// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Tue Feb 10 15:33:28 2026
// Host        : ARSHAD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mobilenet_bd_depthwise_conv_0_0_sim_netlist.v
// Design      : mobilenet_bd_depthwise_conv_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "33'b000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "33'b000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "33'b000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "33'b000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "33'b000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "33'b000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "33'b000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "33'b000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "33'b000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "33'b000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "33'b000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "33'b000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "33'b000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "33'b000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "33'b000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "33'b000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "33'b000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "33'b000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "33'b000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "33'b000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "33'b000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "33'b000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "33'b000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "33'b000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "33'b001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "33'b010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "33'b100000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "33'b000000000000000000000000000001000" *) (* ap_ST_fsm_state5 = "33'b000000000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "33'b000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "33'b000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "33'b000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "33'b000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [5:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;

  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state9;
  wire [32:0]ap_NS_fsm__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter20;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_0_ARADDR13_out;
  wire gmem_0_ARREADY;
  wire gmem_0_AWADDR1;
  wire gmem_0_BVALID;
  wire [7:0]gmem_0_RDATA;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire gmem_m_axi_U_n_74;
  wire gmem_m_axi_U_n_83;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0;
  wire [7:0]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg;
  wire [10:0]grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0;
  wire [7:0]grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24;
  wire [7:0]grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0;
  wire [10:3]in_buf_1_address0;
  wire [7:0]in_buf_1_q0;
  wire in_buf_1_we0;
  wire [10:3]in_buf_2_address0;
  wire [7:0]in_buf_2_q0;
  wire in_buf_2_we0;
  wire [10:0]in_buf_3_address0;
  wire in_buf_3_ce0;
  wire [7:0]in_buf_3_q0;
  wire in_buf_3_we0;
  wire [10:3]in_buf_4_address0;
  wire [7:0]in_buf_4_q0;
  wire in_buf_4_we0;
  wire [10:3]in_buf_5_address0;
  wire [7:0]in_buf_5_q0;
  wire in_buf_5_we0;
  wire [10:3]in_buf_6_address0;
  wire [7:0]in_buf_6_q0;
  wire in_buf_6_we0;
  wire [10:3]in_buf_7_address0;
  wire [7:0]in_buf_7_q0;
  wire in_buf_7_we0;
  wire [10:3]in_buf_8_address0;
  wire [7:0]in_buf_8_q0;
  wire in_buf_8_we0;
  wire [10:3]in_buf_address0;
  wire [7:0]in_buf_q0;
  wire in_buf_we0;
  wire indvar_flatten12_fu_1182;
  wire [63:0]input_r;
  wire [63:0]input_r_read_reg_1779;
  wire interrupt;
  wire \load_unit_0/bus_wide_gen.ready_for_data__0 ;
  wire [63:0]m_axi_gmem_ARADDR;
  wire [7:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:0]m_axi_gmem_AWADDR;
  wire [7:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:0]output_r;
  wire [63:0]output_r_read_reg_1767;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__10;
  wire p_0_in__11;
  wire p_0_in__12;
  wire p_0_in__13;
  wire p_0_in__14;
  wire p_0_in__2;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire p_0_in__6;
  wire p_0_in__7;
  wire p_0_in__8;
  wire p_0_in__9;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire \store_unit_0/bus_wide_gen.buff_wdata_in/push ;
  wire w_buf_10_U_n_0;
  wire w_buf_10_U_n_1;
  wire w_buf_10_U_n_10;
  wire w_buf_10_U_n_11;
  wire w_buf_10_U_n_12;
  wire w_buf_10_U_n_13;
  wire w_buf_10_U_n_14;
  wire w_buf_10_U_n_15;
  wire w_buf_10_U_n_2;
  wire w_buf_10_U_n_3;
  wire w_buf_10_U_n_4;
  wire w_buf_10_U_n_5;
  wire w_buf_10_U_n_6;
  wire w_buf_10_U_n_7;
  wire w_buf_10_U_n_8;
  wire w_buf_10_U_n_9;
  wire [2:0]w_buf_10_address1_local;
  wire w_buf_10_ce1_local;
  wire [7:0]w_buf_10_load_1_reg_2325;
  wire [7:0]w_buf_10_load_2_reg_2405;
  wire [7:0]w_buf_10_load_3_reg_2645;
  wire [7:0]w_buf_10_load_4_reg_2725;
  wire [7:0]w_buf_10_load_5_reg_2970;
  wire [7:0]w_buf_10_load_6_reg_3050;
  wire [7:0]w_buf_10_load_7_reg_3130;
  wire [7:0]w_buf_10_load_8_reg_3210;
  wire [7:0]w_buf_10_load_reg_2085;
  wire w_buf_11_U_n_0;
  wire w_buf_11_U_n_1;
  wire w_buf_11_U_n_10;
  wire w_buf_11_U_n_11;
  wire w_buf_11_U_n_12;
  wire w_buf_11_U_n_13;
  wire w_buf_11_U_n_14;
  wire w_buf_11_U_n_15;
  wire w_buf_11_U_n_2;
  wire w_buf_11_U_n_3;
  wire w_buf_11_U_n_4;
  wire w_buf_11_U_n_5;
  wire w_buf_11_U_n_6;
  wire w_buf_11_U_n_7;
  wire w_buf_11_U_n_8;
  wire w_buf_11_U_n_9;
  wire [7:0]w_buf_11_load_1_reg_2330;
  wire [7:0]w_buf_11_load_2_reg_2410;
  wire [7:0]w_buf_11_load_3_reg_2650;
  wire [7:0]w_buf_11_load_4_reg_2730;
  wire [7:0]w_buf_11_load_5_reg_2975;
  wire [7:0]w_buf_11_load_6_reg_3055;
  wire [7:0]w_buf_11_load_7_reg_3135;
  wire [7:0]w_buf_11_load_8_reg_3215;
  wire [7:0]w_buf_11_load_reg_2090;
  wire w_buf_12_U_n_0;
  wire w_buf_12_U_n_1;
  wire w_buf_12_U_n_10;
  wire w_buf_12_U_n_11;
  wire w_buf_12_U_n_12;
  wire w_buf_12_U_n_13;
  wire w_buf_12_U_n_14;
  wire w_buf_12_U_n_15;
  wire w_buf_12_U_n_2;
  wire w_buf_12_U_n_3;
  wire w_buf_12_U_n_4;
  wire w_buf_12_U_n_5;
  wire w_buf_12_U_n_6;
  wire w_buf_12_U_n_7;
  wire w_buf_12_U_n_8;
  wire w_buf_12_U_n_9;
  wire [7:0]w_buf_12_load_1_reg_2335;
  wire [7:0]w_buf_12_load_2_reg_2415;
  wire [7:0]w_buf_12_load_3_reg_2655;
  wire [7:0]w_buf_12_load_4_reg_2735;
  wire [7:0]w_buf_12_load_5_reg_2980;
  wire [7:0]w_buf_12_load_6_reg_3060;
  wire [7:0]w_buf_12_load_7_reg_3140;
  wire [7:0]w_buf_12_load_8_reg_3220;
  wire [7:0]w_buf_12_load_reg_2095;
  wire w_buf_13_U_n_0;
  wire w_buf_13_U_n_1;
  wire w_buf_13_U_n_10;
  wire w_buf_13_U_n_11;
  wire w_buf_13_U_n_12;
  wire w_buf_13_U_n_13;
  wire w_buf_13_U_n_14;
  wire w_buf_13_U_n_15;
  wire w_buf_13_U_n_2;
  wire w_buf_13_U_n_3;
  wire w_buf_13_U_n_4;
  wire w_buf_13_U_n_5;
  wire w_buf_13_U_n_6;
  wire w_buf_13_U_n_7;
  wire w_buf_13_U_n_8;
  wire w_buf_13_U_n_9;
  wire [7:0]w_buf_13_load_1_reg_2340;
  wire [7:0]w_buf_13_load_2_reg_2420;
  wire [7:0]w_buf_13_load_3_reg_2660;
  wire [7:0]w_buf_13_load_4_reg_2740;
  wire [7:0]w_buf_13_load_5_reg_2985;
  wire [7:0]w_buf_13_load_6_reg_3065;
  wire [7:0]w_buf_13_load_7_reg_3145;
  wire [7:0]w_buf_13_load_8_reg_3225;
  wire [7:0]w_buf_13_load_reg_2100;
  wire w_buf_14_U_n_0;
  wire w_buf_14_U_n_1;
  wire w_buf_14_U_n_10;
  wire w_buf_14_U_n_11;
  wire w_buf_14_U_n_12;
  wire w_buf_14_U_n_13;
  wire w_buf_14_U_n_14;
  wire w_buf_14_U_n_15;
  wire w_buf_14_U_n_2;
  wire w_buf_14_U_n_3;
  wire w_buf_14_U_n_4;
  wire w_buf_14_U_n_5;
  wire w_buf_14_U_n_6;
  wire w_buf_14_U_n_7;
  wire w_buf_14_U_n_8;
  wire w_buf_14_U_n_9;
  wire [7:0]w_buf_14_load_1_reg_2345;
  wire [7:0]w_buf_14_load_2_reg_2425;
  wire [7:0]w_buf_14_load_3_reg_2665;
  wire [7:0]w_buf_14_load_4_reg_2745;
  wire [7:0]w_buf_14_load_5_reg_2990;
  wire [7:0]w_buf_14_load_6_reg_3070;
  wire [7:0]w_buf_14_load_7_reg_3150;
  wire [7:0]w_buf_14_load_8_reg_3230;
  wire [7:0]w_buf_14_load_reg_2105;
  wire w_buf_15_U_n_10;
  wire w_buf_15_U_n_11;
  wire w_buf_15_U_n_12;
  wire w_buf_15_U_n_13;
  wire w_buf_15_U_n_14;
  wire w_buf_15_U_n_15;
  wire w_buf_15_U_n_16;
  wire w_buf_15_U_n_17;
  wire w_buf_15_U_n_18;
  wire w_buf_15_U_n_19;
  wire w_buf_15_U_n_3;
  wire w_buf_15_U_n_4;
  wire w_buf_15_U_n_5;
  wire w_buf_15_U_n_6;
  wire w_buf_15_U_n_7;
  wire w_buf_15_U_n_8;
  wire w_buf_15_U_n_9;
  wire [7:0]w_buf_15_load_1_reg_2350;
  wire [7:0]w_buf_15_load_2_reg_2430;
  wire [7:0]w_buf_15_load_3_reg_2670;
  wire [7:0]w_buf_15_load_4_reg_2750;
  wire [7:0]w_buf_15_load_5_reg_2995;
  wire [7:0]w_buf_15_load_6_reg_3075;
  wire [7:0]w_buf_15_load_7_reg_3155;
  wire [7:0]w_buf_15_load_8_reg_3235;
  wire [7:0]w_buf_15_load_reg_2110;
  wire w_buf_1_U_n_0;
  wire w_buf_1_U_n_1;
  wire w_buf_1_U_n_10;
  wire w_buf_1_U_n_11;
  wire w_buf_1_U_n_12;
  wire w_buf_1_U_n_13;
  wire w_buf_1_U_n_14;
  wire w_buf_1_U_n_15;
  wire w_buf_1_U_n_2;
  wire w_buf_1_U_n_3;
  wire w_buf_1_U_n_4;
  wire w_buf_1_U_n_5;
  wire w_buf_1_U_n_6;
  wire w_buf_1_U_n_7;
  wire w_buf_1_U_n_8;
  wire w_buf_1_U_n_9;
  wire [7:0]w_buf_1_load_1_reg_2280;
  wire [7:0]w_buf_1_load_2_reg_2360;
  wire [7:0]w_buf_1_load_3_reg_2600;
  wire [7:0]w_buf_1_load_4_reg_2680;
  wire [7:0]w_buf_1_load_5_reg_2925;
  wire [7:0]w_buf_1_load_6_reg_3005;
  wire [7:0]w_buf_1_load_7_reg_3085;
  wire [7:0]w_buf_1_load_8_reg_3165;
  wire [7:0]w_buf_1_load_reg_2040;
  wire w_buf_2_U_n_0;
  wire w_buf_2_U_n_1;
  wire w_buf_2_U_n_10;
  wire w_buf_2_U_n_11;
  wire w_buf_2_U_n_12;
  wire w_buf_2_U_n_13;
  wire w_buf_2_U_n_14;
  wire w_buf_2_U_n_15;
  wire w_buf_2_U_n_2;
  wire w_buf_2_U_n_3;
  wire w_buf_2_U_n_4;
  wire w_buf_2_U_n_5;
  wire w_buf_2_U_n_6;
  wire w_buf_2_U_n_7;
  wire w_buf_2_U_n_8;
  wire w_buf_2_U_n_9;
  wire [7:0]w_buf_2_load_1_reg_2285;
  wire [7:0]w_buf_2_load_2_reg_2365;
  wire [7:0]w_buf_2_load_3_reg_2605;
  wire [7:0]w_buf_2_load_4_reg_2685;
  wire [7:0]w_buf_2_load_5_reg_2930;
  wire [7:0]w_buf_2_load_6_reg_3010;
  wire [7:0]w_buf_2_load_7_reg_3090;
  wire [7:0]w_buf_2_load_8_reg_3170;
  wire [7:0]w_buf_2_load_reg_2045;
  wire w_buf_3_U_n_0;
  wire w_buf_3_U_n_1;
  wire w_buf_3_U_n_10;
  wire w_buf_3_U_n_11;
  wire w_buf_3_U_n_12;
  wire w_buf_3_U_n_13;
  wire w_buf_3_U_n_14;
  wire w_buf_3_U_n_15;
  wire w_buf_3_U_n_2;
  wire w_buf_3_U_n_3;
  wire w_buf_3_U_n_4;
  wire w_buf_3_U_n_5;
  wire w_buf_3_U_n_6;
  wire w_buf_3_U_n_7;
  wire w_buf_3_U_n_8;
  wire w_buf_3_U_n_9;
  wire [7:0]w_buf_3_load_1_reg_2290;
  wire [7:0]w_buf_3_load_2_reg_2370;
  wire [7:0]w_buf_3_load_3_reg_2610;
  wire [7:0]w_buf_3_load_4_reg_2690;
  wire [7:0]w_buf_3_load_5_reg_2935;
  wire [7:0]w_buf_3_load_6_reg_3015;
  wire [7:0]w_buf_3_load_7_reg_3095;
  wire [7:0]w_buf_3_load_8_reg_3175;
  wire [7:0]w_buf_3_load_reg_2050;
  wire w_buf_4_U_n_0;
  wire w_buf_4_U_n_1;
  wire w_buf_4_U_n_10;
  wire w_buf_4_U_n_11;
  wire w_buf_4_U_n_12;
  wire w_buf_4_U_n_13;
  wire w_buf_4_U_n_14;
  wire w_buf_4_U_n_15;
  wire w_buf_4_U_n_2;
  wire w_buf_4_U_n_3;
  wire w_buf_4_U_n_4;
  wire w_buf_4_U_n_5;
  wire w_buf_4_U_n_6;
  wire w_buf_4_U_n_7;
  wire w_buf_4_U_n_8;
  wire w_buf_4_U_n_9;
  wire [7:0]w_buf_4_load_1_reg_2295;
  wire [7:0]w_buf_4_load_2_reg_2375;
  wire [7:0]w_buf_4_load_3_reg_2615;
  wire [7:0]w_buf_4_load_4_reg_2695;
  wire [7:0]w_buf_4_load_5_reg_2940;
  wire [7:0]w_buf_4_load_6_reg_3020;
  wire [7:0]w_buf_4_load_7_reg_3100;
  wire [7:0]w_buf_4_load_8_reg_3180;
  wire [7:0]w_buf_4_load_reg_2055;
  wire w_buf_5_U_n_0;
  wire w_buf_5_U_n_1;
  wire w_buf_5_U_n_10;
  wire w_buf_5_U_n_11;
  wire w_buf_5_U_n_12;
  wire w_buf_5_U_n_13;
  wire w_buf_5_U_n_14;
  wire w_buf_5_U_n_15;
  wire w_buf_5_U_n_2;
  wire w_buf_5_U_n_3;
  wire w_buf_5_U_n_4;
  wire w_buf_5_U_n_5;
  wire w_buf_5_U_n_6;
  wire w_buf_5_U_n_7;
  wire w_buf_5_U_n_8;
  wire w_buf_5_U_n_9;
  wire [7:0]w_buf_5_load_1_reg_2300;
  wire [7:0]w_buf_5_load_2_reg_2380;
  wire [7:0]w_buf_5_load_3_reg_2620;
  wire [7:0]w_buf_5_load_4_reg_2700;
  wire [7:0]w_buf_5_load_5_reg_2945;
  wire [7:0]w_buf_5_load_6_reg_3025;
  wire [7:0]w_buf_5_load_7_reg_3105;
  wire [7:0]w_buf_5_load_8_reg_3185;
  wire [7:0]w_buf_5_load_reg_2060;
  wire w_buf_6_U_n_0;
  wire w_buf_6_U_n_1;
  wire w_buf_6_U_n_10;
  wire w_buf_6_U_n_11;
  wire w_buf_6_U_n_12;
  wire w_buf_6_U_n_13;
  wire w_buf_6_U_n_14;
  wire w_buf_6_U_n_15;
  wire w_buf_6_U_n_2;
  wire w_buf_6_U_n_3;
  wire w_buf_6_U_n_4;
  wire w_buf_6_U_n_5;
  wire w_buf_6_U_n_6;
  wire w_buf_6_U_n_7;
  wire w_buf_6_U_n_8;
  wire w_buf_6_U_n_9;
  wire [7:0]w_buf_6_load_1_reg_2305;
  wire [7:0]w_buf_6_load_2_reg_2385;
  wire [7:0]w_buf_6_load_3_reg_2625;
  wire [7:0]w_buf_6_load_4_reg_2705;
  wire [7:0]w_buf_6_load_5_reg_2950;
  wire [7:0]w_buf_6_load_6_reg_3030;
  wire [7:0]w_buf_6_load_7_reg_3110;
  wire [7:0]w_buf_6_load_8_reg_3190;
  wire [7:0]w_buf_6_load_reg_2065;
  wire w_buf_7_U_n_0;
  wire w_buf_7_U_n_1;
  wire w_buf_7_U_n_10;
  wire w_buf_7_U_n_11;
  wire w_buf_7_U_n_12;
  wire w_buf_7_U_n_13;
  wire w_buf_7_U_n_14;
  wire w_buf_7_U_n_15;
  wire w_buf_7_U_n_2;
  wire w_buf_7_U_n_3;
  wire w_buf_7_U_n_4;
  wire w_buf_7_U_n_5;
  wire w_buf_7_U_n_6;
  wire w_buf_7_U_n_7;
  wire w_buf_7_U_n_8;
  wire w_buf_7_U_n_9;
  wire [7:0]w_buf_7_load_1_reg_2310;
  wire [7:0]w_buf_7_load_2_reg_2390;
  wire [7:0]w_buf_7_load_3_reg_2630;
  wire [7:0]w_buf_7_load_4_reg_2710;
  wire [7:0]w_buf_7_load_5_reg_2955;
  wire [7:0]w_buf_7_load_6_reg_3035;
  wire [7:0]w_buf_7_load_7_reg_3115;
  wire [7:0]w_buf_7_load_8_reg_3195;
  wire [7:0]w_buf_7_load_reg_2070;
  wire w_buf_8_U_n_0;
  wire w_buf_8_U_n_1;
  wire w_buf_8_U_n_10;
  wire w_buf_8_U_n_11;
  wire w_buf_8_U_n_12;
  wire w_buf_8_U_n_13;
  wire w_buf_8_U_n_14;
  wire w_buf_8_U_n_15;
  wire w_buf_8_U_n_2;
  wire w_buf_8_U_n_3;
  wire w_buf_8_U_n_4;
  wire w_buf_8_U_n_5;
  wire w_buf_8_U_n_6;
  wire w_buf_8_U_n_7;
  wire w_buf_8_U_n_8;
  wire w_buf_8_U_n_9;
  wire [7:0]w_buf_8_load_1_reg_2315;
  wire [7:0]w_buf_8_load_2_reg_2395;
  wire [7:0]w_buf_8_load_3_reg_2635;
  wire [7:0]w_buf_8_load_4_reg_2715;
  wire [7:0]w_buf_8_load_5_reg_2960;
  wire [7:0]w_buf_8_load_6_reg_3040;
  wire [7:0]w_buf_8_load_7_reg_3120;
  wire [7:0]w_buf_8_load_8_reg_3200;
  wire [7:0]w_buf_8_load_reg_2075;
  wire w_buf_9_U_n_0;
  wire w_buf_9_U_n_1;
  wire w_buf_9_U_n_10;
  wire w_buf_9_U_n_11;
  wire w_buf_9_U_n_12;
  wire w_buf_9_U_n_13;
  wire w_buf_9_U_n_14;
  wire w_buf_9_U_n_15;
  wire w_buf_9_U_n_2;
  wire w_buf_9_U_n_3;
  wire w_buf_9_U_n_4;
  wire w_buf_9_U_n_5;
  wire w_buf_9_U_n_6;
  wire w_buf_9_U_n_7;
  wire w_buf_9_U_n_8;
  wire w_buf_9_U_n_9;
  wire [7:0]w_buf_9_load_1_reg_2320;
  wire [7:0]w_buf_9_load_2_reg_2400;
  wire [7:0]w_buf_9_load_3_reg_2640;
  wire [7:0]w_buf_9_load_4_reg_2720;
  wire [7:0]w_buf_9_load_5_reg_2965;
  wire [7:0]w_buf_9_load_6_reg_3045;
  wire [7:0]w_buf_9_load_7_reg_3125;
  wire [7:0]w_buf_9_load_8_reg_3205;
  wire [7:0]w_buf_9_load_reg_2080;
  wire [2:0]w_buf_address0;
  wire w_buf_ce0;
  wire [7:0]w_buf_load_1_reg_2275;
  wire [7:0]w_buf_load_2_reg_2355;
  wire [7:0]w_buf_load_3_reg_2595;
  wire [7:0]w_buf_load_4_reg_2675;
  wire [7:0]w_buf_load_5_reg_2920;
  wire [7:0]w_buf_load_6_reg_3000;
  wire [7:0]w_buf_load_7_reg_3080;
  wire [7:0]w_buf_load_8_reg_3160;
  wire [7:0]w_buf_load_reg_2035;
  wire [63:0]weights;
  wire [63:0]weights_read_reg_1773;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_0_ARADDR13_out),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_0_AWADDR1),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[28]),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi control_r_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_r(input_r),
        .output_r(output_r),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR[5:2]),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID),
        .weights(weights));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm__0[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state33,\ap_CS_fsm_reg_n_0_[31] ,\ap_CS_fsm_reg_n_0_[30] ,\ap_CS_fsm_reg_n_0_[29] ,\ap_CS_fsm_reg_n_0_[28] ,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state23,ap_CS_fsm_state22,\ap_CS_fsm_reg_n_0_[18] ,\ap_CS_fsm_reg_n_0_[17] ,\ap_CS_fsm_reg_n_0_[16] ,\ap_CS_fsm_reg_n_0_[15] ,\ap_CS_fsm_reg_n_0_[14] ,\ap_CS_fsm_reg_n_0_[13] ,\ap_CS_fsm_reg_n_0_[12] ,ap_CS_fsm_state12,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_0_[7] ,\ap_CS_fsm_reg_n_0_[6] ,\ap_CS_fsm_reg_n_0_[5] ,\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (gmem_m_axi_U_n_83),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_0_BVALID(gmem_0_BVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[3:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({s_axi_control_RDATA[9],s_axi_control_RDATA[7],s_axi_control_RDATA[3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(w_buf_10_ce1_local),
        .Q({ap_CS_fsm_state33,\ap_CS_fsm_reg_n_0_[31] ,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_0_[3] ,\ap_CS_fsm_reg_n_0_[2] ,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[10] (gmem_m_axi_U_n_83),
        .\ap_CS_fsm_reg[19] (gmem_m_axi_U_n_74),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[31] (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23),
        .\bus_wide_gen.data_buf_reg[7] (gmem_0_RDATA),
        .\bus_wide_gen.ready_for_data__0 (\load_unit_0/bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN[3:0],m_axi_gmem_AWADDR[63:2]}),
        .\dout_reg[63] (weights_read_reg_1773),
        .\dout_reg[63]_0 (input_r_read_reg_1779),
        .\dout_reg[63]_1 (output_r_read_reg_1767),
        .\dout_reg[7] (grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA),
        .dout_vld_reg({ap_NS_fsm__0[32],gmem_0_AWADDR1,ap_NS_fsm__0[25],gmem_0_ARADDR13_out,ap_NS_fsm__0[2]}),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .gmem_0_BVALID(gmem_0_BVALID),
        .gmem_0_RVALID(gmem_0_RVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .indvar_flatten12_fu_1182(indvar_flatten12_fu_1182),
        .local_BUS_WVALID_reg(m_axi_gmem_WVALID),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR[63:2]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .push(\store_unit_0/bus_wide_gen.buff_wdata_in/push ),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6 grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557
       (.ADDRARDADDR({in_buf_6_address0,in_buf_3_address0[2:0]}),
        .D(ap_NS_fsm__0[28:27]),
        .DOADO(in_buf_8_q0),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state27}),
        .\ap_CS_fsm_reg[27] (in_buf_3_address0[10:3]),
        .\ap_CS_fsm_reg[27]_0 (in_buf_address0),
        .\ap_CS_fsm_reg[27]_1 (in_buf_8_address0),
        .\ap_CS_fsm_reg[27]_2 (in_buf_5_address0),
        .\ap_CS_fsm_reg[27]_3 (in_buf_2_address0),
        .\ap_CS_fsm_reg[27]_4 (in_buf_4_address0),
        .\ap_CS_fsm_reg[27]_5 (in_buf_1_address0),
        .\ap_CS_fsm_reg[27]_6 (in_buf_7_address0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter20_reg_0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0),
        .m_reg_reg(in_buf_7_q0),
        .m_reg_reg_0(in_buf_6_q0),
        .m_reg_reg_1(in_buf_5_q0),
        .m_reg_reg_2(in_buf_4_q0),
        .m_reg_reg_3(in_buf_3_q0),
        .m_reg_reg_4(in_buf_2_q0),
        .m_reg_reg_5(in_buf_1_q0),
        .m_reg_reg_6(in_buf_q0),
        .m_reg_reg_i_17(w_buf_3_load_7_reg_3095),
        .m_reg_reg_i_17_0(w_buf_2_load_7_reg_3090),
        .m_reg_reg_i_17_1(w_buf_1_load_7_reg_3085),
        .m_reg_reg_i_17_2(w_buf_load_7_reg_3080),
        .m_reg_reg_i_17_3(w_buf_7_load_7_reg_3115),
        .m_reg_reg_i_17_4(w_buf_6_load_7_reg_3110),
        .m_reg_reg_i_17_5(w_buf_5_load_7_reg_3105),
        .m_reg_reg_i_17_6(w_buf_4_load_7_reg_3100),
        .m_reg_reg_i_17__0(w_buf_3_load_4_reg_2690),
        .m_reg_reg_i_17__0_0(w_buf_2_load_4_reg_2685),
        .m_reg_reg_i_17__0_1(w_buf_1_load_4_reg_2680),
        .m_reg_reg_i_17__0_2(w_buf_load_4_reg_2675),
        .m_reg_reg_i_17__0_3(w_buf_7_load_4_reg_2710),
        .m_reg_reg_i_17__0_4(w_buf_6_load_4_reg_2705),
        .m_reg_reg_i_17__0_5(w_buf_5_load_4_reg_2700),
        .m_reg_reg_i_17__0_6(w_buf_4_load_4_reg_2695),
        .m_reg_reg_i_17__1(w_buf_3_load_1_reg_2290),
        .m_reg_reg_i_17__1_0(w_buf_2_load_1_reg_2285),
        .m_reg_reg_i_17__1_1(w_buf_1_load_1_reg_2280),
        .m_reg_reg_i_17__1_2(w_buf_load_1_reg_2275),
        .m_reg_reg_i_17__1_3(w_buf_7_load_1_reg_2310),
        .m_reg_reg_i_17__1_4(w_buf_6_load_1_reg_2305),
        .m_reg_reg_i_17__1_5(w_buf_5_load_1_reg_2300),
        .m_reg_reg_i_17__1_6(w_buf_4_load_1_reg_2295),
        .m_reg_reg_i_17__2(w_buf_3_load_8_reg_3175),
        .m_reg_reg_i_17__2_0(w_buf_2_load_8_reg_3170),
        .m_reg_reg_i_17__2_1(w_buf_1_load_8_reg_3165),
        .m_reg_reg_i_17__2_2(w_buf_load_8_reg_3160),
        .m_reg_reg_i_17__2_3(w_buf_7_load_8_reg_3195),
        .m_reg_reg_i_17__2_4(w_buf_6_load_8_reg_3190),
        .m_reg_reg_i_17__2_5(w_buf_5_load_8_reg_3185),
        .m_reg_reg_i_17__2_6(w_buf_4_load_8_reg_3180),
        .m_reg_reg_i_18(w_buf_11_load_7_reg_3135),
        .m_reg_reg_i_18_0(w_buf_10_load_7_reg_3130),
        .m_reg_reg_i_18_1(w_buf_9_load_7_reg_3125),
        .m_reg_reg_i_18_2(w_buf_8_load_7_reg_3120),
        .m_reg_reg_i_18_3(w_buf_15_load_7_reg_3155),
        .m_reg_reg_i_18_4(w_buf_14_load_7_reg_3150),
        .m_reg_reg_i_18_5(w_buf_13_load_7_reg_3145),
        .m_reg_reg_i_18_6(w_buf_12_load_7_reg_3140),
        .m_reg_reg_i_18__0(w_buf_11_load_4_reg_2730),
        .m_reg_reg_i_18__0_0(w_buf_10_load_4_reg_2725),
        .m_reg_reg_i_18__0_1(w_buf_9_load_4_reg_2720),
        .m_reg_reg_i_18__0_2(w_buf_8_load_4_reg_2715),
        .m_reg_reg_i_18__0_3(w_buf_15_load_4_reg_2750),
        .m_reg_reg_i_18__0_4(w_buf_14_load_4_reg_2745),
        .m_reg_reg_i_18__0_5(w_buf_13_load_4_reg_2740),
        .m_reg_reg_i_18__0_6(w_buf_12_load_4_reg_2735),
        .m_reg_reg_i_18__1(w_buf_11_load_1_reg_2330),
        .m_reg_reg_i_18__1_0(w_buf_10_load_1_reg_2325),
        .m_reg_reg_i_18__1_1(w_buf_9_load_1_reg_2320),
        .m_reg_reg_i_18__1_2(w_buf_8_load_1_reg_2315),
        .m_reg_reg_i_18__1_3(w_buf_15_load_1_reg_2350),
        .m_reg_reg_i_18__1_4(w_buf_14_load_1_reg_2345),
        .m_reg_reg_i_18__1_5(w_buf_13_load_1_reg_2340),
        .m_reg_reg_i_18__1_6(w_buf_12_load_1_reg_2335),
        .m_reg_reg_i_18__2(w_buf_11_load_8_reg_3215),
        .m_reg_reg_i_18__2_0(w_buf_10_load_8_reg_3210),
        .m_reg_reg_i_18__2_1(w_buf_9_load_8_reg_3205),
        .m_reg_reg_i_18__2_2(w_buf_8_load_8_reg_3200),
        .m_reg_reg_i_18__2_3(w_buf_15_load_8_reg_3235),
        .m_reg_reg_i_18__2_4(w_buf_14_load_8_reg_3230),
        .m_reg_reg_i_18__2_5(w_buf_13_load_8_reg_3225),
        .m_reg_reg_i_18__2_6(w_buf_12_load_8_reg_3220),
        .p_reg_reg_i_10(w_buf_11_load_2_reg_2410),
        .p_reg_reg_i_10_0(w_buf_10_load_2_reg_2405),
        .p_reg_reg_i_10_1(w_buf_9_load_2_reg_2400),
        .p_reg_reg_i_10_2(w_buf_8_load_2_reg_2395),
        .p_reg_reg_i_10_3(w_buf_15_load_2_reg_2430),
        .p_reg_reg_i_10_4(w_buf_14_load_2_reg_2425),
        .p_reg_reg_i_10_5(w_buf_13_load_2_reg_2420),
        .p_reg_reg_i_10_6(w_buf_12_load_2_reg_2415),
        .p_reg_reg_i_10__0(w_buf_11_load_3_reg_2650),
        .p_reg_reg_i_10__0_0(w_buf_10_load_3_reg_2645),
        .p_reg_reg_i_10__0_1(w_buf_9_load_3_reg_2640),
        .p_reg_reg_i_10__0_2(w_buf_8_load_3_reg_2635),
        .p_reg_reg_i_10__0_3(w_buf_15_load_3_reg_2670),
        .p_reg_reg_i_10__0_4(w_buf_14_load_3_reg_2665),
        .p_reg_reg_i_10__0_5(w_buf_13_load_3_reg_2660),
        .p_reg_reg_i_10__0_6(w_buf_12_load_3_reg_2655),
        .p_reg_reg_i_9(w_buf_3_load_2_reg_2370),
        .p_reg_reg_i_9_0(w_buf_2_load_2_reg_2365),
        .p_reg_reg_i_9_1(w_buf_1_load_2_reg_2360),
        .p_reg_reg_i_9_2(w_buf_load_2_reg_2355),
        .p_reg_reg_i_9_3(w_buf_7_load_2_reg_2390),
        .p_reg_reg_i_9_4(w_buf_6_load_2_reg_2385),
        .p_reg_reg_i_9_5(w_buf_5_load_2_reg_2380),
        .p_reg_reg_i_9_6(w_buf_4_load_2_reg_2375),
        .p_reg_reg_i_9__0(w_buf_3_load_3_reg_2610),
        .p_reg_reg_i_9__0_0(w_buf_2_load_3_reg_2605),
        .p_reg_reg_i_9__0_1(w_buf_1_load_3_reg_2600),
        .p_reg_reg_i_9__0_2(w_buf_load_3_reg_2595),
        .p_reg_reg_i_9__0_3(w_buf_7_load_3_reg_2630),
        .p_reg_reg_i_9__0_4(w_buf_6_load_3_reg_2625),
        .p_reg_reg_i_9__0_5(w_buf_5_load_3_reg_2620),
        .p_reg_reg_i_9__0_6(w_buf_4_load_3_reg_2615),
        .push(\store_unit_0/bus_wide_gen.buff_wdata_in/push ),
        .ram_reg(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0),
        .\select_ln68_reg_5187_reg[7]_0 (grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_m_axi_gmem_0_WDATA),
        .\tmp_5_reg_5117_reg[7]_i_2_0 (w_buf_3_load_5_reg_2935),
        .\tmp_5_reg_5117_reg[7]_i_2_1 (w_buf_2_load_5_reg_2930),
        .\tmp_5_reg_5117_reg[7]_i_2_2 (w_buf_1_load_5_reg_2925),
        .\tmp_5_reg_5117_reg[7]_i_2_3 (w_buf_load_5_reg_2920),
        .\tmp_5_reg_5117_reg[7]_i_2_4 (w_buf_7_load_5_reg_2955),
        .\tmp_5_reg_5117_reg[7]_i_2_5 (w_buf_6_load_5_reg_2950),
        .\tmp_5_reg_5117_reg[7]_i_2_6 (w_buf_5_load_5_reg_2945),
        .\tmp_5_reg_5117_reg[7]_i_2_7 (w_buf_4_load_5_reg_2940),
        .\tmp_5_reg_5117_reg[7]_i_3_0 (w_buf_11_load_5_reg_2975),
        .\tmp_5_reg_5117_reg[7]_i_3_1 (w_buf_10_load_5_reg_2970),
        .\tmp_5_reg_5117_reg[7]_i_3_2 (w_buf_9_load_5_reg_2965),
        .\tmp_5_reg_5117_reg[7]_i_3_3 (w_buf_8_load_5_reg_2960),
        .\tmp_5_reg_5117_reg[7]_i_3_4 (w_buf_15_load_5_reg_2995),
        .\tmp_5_reg_5117_reg[7]_i_3_5 (w_buf_14_load_5_reg_2990),
        .\tmp_5_reg_5117_reg[7]_i_3_6 (w_buf_13_load_5_reg_2985),
        .\tmp_5_reg_5117_reg[7]_i_3_7 (w_buf_12_load_5_reg_2980),
        .\tmp_6_reg_5122_reg[7]_i_2_0 (w_buf_3_load_6_reg_3015),
        .\tmp_6_reg_5122_reg[7]_i_2_1 (w_buf_2_load_6_reg_3010),
        .\tmp_6_reg_5122_reg[7]_i_2_2 (w_buf_1_load_6_reg_3005),
        .\tmp_6_reg_5122_reg[7]_i_2_3 (w_buf_load_6_reg_3000),
        .\tmp_6_reg_5122_reg[7]_i_2_4 (w_buf_7_load_6_reg_3035),
        .\tmp_6_reg_5122_reg[7]_i_2_5 (w_buf_6_load_6_reg_3030),
        .\tmp_6_reg_5122_reg[7]_i_2_6 (w_buf_5_load_6_reg_3025),
        .\tmp_6_reg_5122_reg[7]_i_2_7 (w_buf_4_load_6_reg_3020),
        .\tmp_6_reg_5122_reg[7]_i_3_0 (w_buf_11_load_6_reg_3055),
        .\tmp_6_reg_5122_reg[7]_i_3_1 (w_buf_10_load_6_reg_3050),
        .\tmp_6_reg_5122_reg[7]_i_3_2 (w_buf_9_load_6_reg_3045),
        .\tmp_6_reg_5122_reg[7]_i_3_3 (w_buf_8_load_6_reg_3040),
        .\tmp_6_reg_5122_reg[7]_i_3_4 (w_buf_15_load_6_reg_3075),
        .\tmp_6_reg_5122_reg[7]_i_3_5 (w_buf_14_load_6_reg_3070),
        .\tmp_6_reg_5122_reg[7]_i_3_6 (w_buf_13_load_6_reg_3065),
        .\tmp_6_reg_5122_reg[7]_i_3_7 (w_buf_12_load_6_reg_3060),
        .\tmp_reg_5102_reg[7]_i_2_0 (w_buf_3_load_reg_2050),
        .\tmp_reg_5102_reg[7]_i_2_1 (w_buf_2_load_reg_2045),
        .\tmp_reg_5102_reg[7]_i_2_2 (w_buf_1_load_reg_2040),
        .\tmp_reg_5102_reg[7]_i_2_3 (w_buf_load_reg_2035),
        .\tmp_reg_5102_reg[7]_i_2_4 (w_buf_7_load_reg_2070),
        .\tmp_reg_5102_reg[7]_i_2_5 (w_buf_6_load_reg_2065),
        .\tmp_reg_5102_reg[7]_i_2_6 (w_buf_5_load_reg_2060),
        .\tmp_reg_5102_reg[7]_i_2_7 (w_buf_4_load_reg_2055),
        .\tmp_reg_5102_reg[7]_i_3_0 (w_buf_11_load_reg_2090),
        .\tmp_reg_5102_reg[7]_i_3_1 (w_buf_10_load_reg_2085),
        .\tmp_reg_5102_reg[7]_i_3_2 (w_buf_9_load_reg_2080),
        .\tmp_reg_5102_reg[7]_i_3_3 (w_buf_8_load_reg_2075),
        .\tmp_reg_5102_reg[7]_i_3_4 (w_buf_15_load_reg_2110),
        .\tmp_reg_5102_reg[7]_i_3_5 (w_buf_14_load_reg_2105),
        .\tmp_reg_5102_reg[7]_i_3_6 (w_buf_13_load_reg_2100),
        .\tmp_reg_5102_reg[7]_i_3_7 (w_buf_12_load_reg_2095));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_n_80),
        .Q(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2 grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518
       (.D(ap_NS_fsm__0[11:10]),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .WEA(in_buf_5_we0),
        .\add_ln33_1_reg_626_reg[10]_0 (grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_address0),
        .\ap_CS_fsm_reg[10] (in_buf_2_we0),
        .\ap_CS_fsm_reg[10]_0 (in_buf_4_we0),
        .\ap_CS_fsm_reg[10]_1 (in_buf_3_we0),
        .\ap_CS_fsm_reg[10]_2 (in_buf_1_we0),
        .\ap_CS_fsm_reg[10]_3 (in_buf_we0),
        .\ap_CS_fsm_reg[10]_4 (in_buf_6_we0),
        .\ap_CS_fsm_reg[10]_5 (in_buf_7_we0),
        .\ap_CS_fsm_reg[10]_6 (in_buf_8_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter11_reg_0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_valid_reg (gmem_m_axi_U_n_74),
        .\bus_wide_gen.data_valid_reg_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23),
        .\bus_wide_gen.ready_for_data__0 (\load_unit_0/bus_wide_gen.ready_for_data__0 ),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .gmem_0_RVALID(gmem_0_RVALID),
        .\gmem_addr_read_reg_636_reg[7]_0 (grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .\gmem_addr_read_reg_636_reg[7]_1 (gmem_0_RDATA),
        .grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0),
        .grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .in_buf_3_ce0(in_buf_3_ce0),
        .indvar_flatten12_fu_1182(indvar_flatten12_fu_1182));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_n_14),
        .Q(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534
       (.D(ap_NS_fsm__0[21:20]),
        .E(w_buf_ce0),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20}),
        .\ap_CS_fsm_reg[19] (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22),
        .\ap_CS_fsm_reg[20] (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_0_RVALID(gmem_0_RVALID),
        .grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .m_axi_gmem_0_RDATA(gmem_0_RDATA),
        .p_0_in(p_0_in),
        .p_0_in__0(p_0_in__0),
        .p_0_in__1(p_0_in__1),
        .p_0_in__10(p_0_in__10),
        .p_0_in__11(p_0_in__11),
        .p_0_in__12(p_0_in__12),
        .p_0_in__13(p_0_in__13),
        .p_0_in__14(p_0_in__14),
        .p_0_in__2(p_0_in__2),
        .p_0_in__3(p_0_in__3),
        .p_0_in__4(p_0_in__4),
        .p_0_in__5(p_0_in__5),
        .p_0_in__6(p_0_in__6),
        .p_0_in__7(p_0_in__7),
        .p_0_in__8(p_0_in__8),
        .p_0_in__9(p_0_in__9),
        .\q0_reg[7] (w_buf_15_U_n_3),
        .\q0_reg[7]_0 (gmem_0_AWADDR1),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_22),
        .Q(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W in_buf_1_U
       (.ADDRARDADDR({in_buf_1_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_1_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0 in_buf_2_U
       (.ADDRARDADDR({in_buf_2_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_2_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_2_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1 in_buf_3_U
       (.ADDRARDADDR(in_buf_3_address0),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_3_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2 in_buf_4_U
       (.ADDRARDADDR({in_buf_4_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_4_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_4_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3 in_buf_5_U
       (.ADDRARDADDR({in_buf_5_address0,in_buf_3_address0[2:0]}),
        .WEA(in_buf_5_we0),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_5_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4 in_buf_6_U
       (.ADDRARDADDR({in_buf_6_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_6_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_6_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5 in_buf_7_U
       (.ADDRARDADDR({in_buf_7_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_7_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_7_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6 in_buf_8_U
       (.ADDRARDADDR({in_buf_8_address0,in_buf_3_address0[2:0]}),
        .DOADO(in_buf_8_q0),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_1(in_buf_8_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7 in_buf_U
       (.ADDRARDADDR({in_buf_address0,in_buf_3_address0[2:0]}),
        .ap_clk(ap_clk),
        .in_buf_3_ce0(in_buf_3_ce0),
        .ram_reg_0(in_buf_q0),
        .ram_reg_1(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_d0),
        .ram_reg_2(in_buf_we0));
  FDRE \input_r_read_reg_1779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[0]),
        .Q(input_r_read_reg_1779[0]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[10]),
        .Q(input_r_read_reg_1779[10]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[11]),
        .Q(input_r_read_reg_1779[11]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[12]),
        .Q(input_r_read_reg_1779[12]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[13]),
        .Q(input_r_read_reg_1779[13]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[14]),
        .Q(input_r_read_reg_1779[14]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[15]),
        .Q(input_r_read_reg_1779[15]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[16]),
        .Q(input_r_read_reg_1779[16]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[17]),
        .Q(input_r_read_reg_1779[17]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[18]),
        .Q(input_r_read_reg_1779[18]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[19]),
        .Q(input_r_read_reg_1779[19]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[1]),
        .Q(input_r_read_reg_1779[1]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[20]),
        .Q(input_r_read_reg_1779[20]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[21]),
        .Q(input_r_read_reg_1779[21]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[22]),
        .Q(input_r_read_reg_1779[22]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[23]),
        .Q(input_r_read_reg_1779[23]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[24]),
        .Q(input_r_read_reg_1779[24]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[25]),
        .Q(input_r_read_reg_1779[25]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[26]),
        .Q(input_r_read_reg_1779[26]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[27]),
        .Q(input_r_read_reg_1779[27]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[28]),
        .Q(input_r_read_reg_1779[28]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[29]),
        .Q(input_r_read_reg_1779[29]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[2]),
        .Q(input_r_read_reg_1779[2]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[30]),
        .Q(input_r_read_reg_1779[30]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[31]),
        .Q(input_r_read_reg_1779[31]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[32]),
        .Q(input_r_read_reg_1779[32]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[33]),
        .Q(input_r_read_reg_1779[33]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[34]),
        .Q(input_r_read_reg_1779[34]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[35]),
        .Q(input_r_read_reg_1779[35]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[36]),
        .Q(input_r_read_reg_1779[36]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[37]),
        .Q(input_r_read_reg_1779[37]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[38]),
        .Q(input_r_read_reg_1779[38]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[39]),
        .Q(input_r_read_reg_1779[39]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[3]),
        .Q(input_r_read_reg_1779[3]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[40]),
        .Q(input_r_read_reg_1779[40]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[41]),
        .Q(input_r_read_reg_1779[41]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[42]),
        .Q(input_r_read_reg_1779[42]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[43]),
        .Q(input_r_read_reg_1779[43]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[44]),
        .Q(input_r_read_reg_1779[44]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[45]),
        .Q(input_r_read_reg_1779[45]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[46]),
        .Q(input_r_read_reg_1779[46]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[47]),
        .Q(input_r_read_reg_1779[47]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[48]),
        .Q(input_r_read_reg_1779[48]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[49]),
        .Q(input_r_read_reg_1779[49]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[4]),
        .Q(input_r_read_reg_1779[4]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[50]),
        .Q(input_r_read_reg_1779[50]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[51]),
        .Q(input_r_read_reg_1779[51]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[52]),
        .Q(input_r_read_reg_1779[52]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[53]),
        .Q(input_r_read_reg_1779[53]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[54]),
        .Q(input_r_read_reg_1779[54]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[55]),
        .Q(input_r_read_reg_1779[55]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[56]),
        .Q(input_r_read_reg_1779[56]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[57]),
        .Q(input_r_read_reg_1779[57]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[58]),
        .Q(input_r_read_reg_1779[58]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[59]),
        .Q(input_r_read_reg_1779[59]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[5]),
        .Q(input_r_read_reg_1779[5]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[60]),
        .Q(input_r_read_reg_1779[60]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[61]),
        .Q(input_r_read_reg_1779[61]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[62]),
        .Q(input_r_read_reg_1779[62]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[63]),
        .Q(input_r_read_reg_1779[63]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[6]),
        .Q(input_r_read_reg_1779[6]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[7]),
        .Q(input_r_read_reg_1779[7]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[8]),
        .Q(input_r_read_reg_1779[8]),
        .R(1'b0));
  FDRE \input_r_read_reg_1779_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[9]),
        .Q(input_r_read_reg_1779[9]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[0]),
        .Q(output_r_read_reg_1767[0]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[10]),
        .Q(output_r_read_reg_1767[10]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[11]),
        .Q(output_r_read_reg_1767[11]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[12]),
        .Q(output_r_read_reg_1767[12]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[13]),
        .Q(output_r_read_reg_1767[13]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[14]),
        .Q(output_r_read_reg_1767[14]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[15]),
        .Q(output_r_read_reg_1767[15]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[16]),
        .Q(output_r_read_reg_1767[16]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[17]),
        .Q(output_r_read_reg_1767[17]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[18]),
        .Q(output_r_read_reg_1767[18]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[19]),
        .Q(output_r_read_reg_1767[19]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[1]),
        .Q(output_r_read_reg_1767[1]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[20]),
        .Q(output_r_read_reg_1767[20]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[21]),
        .Q(output_r_read_reg_1767[21]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[22]),
        .Q(output_r_read_reg_1767[22]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[23]),
        .Q(output_r_read_reg_1767[23]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[24]),
        .Q(output_r_read_reg_1767[24]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[25]),
        .Q(output_r_read_reg_1767[25]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[26]),
        .Q(output_r_read_reg_1767[26]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[27]),
        .Q(output_r_read_reg_1767[27]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[28]),
        .Q(output_r_read_reg_1767[28]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[29]),
        .Q(output_r_read_reg_1767[29]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[2]),
        .Q(output_r_read_reg_1767[2]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[30]),
        .Q(output_r_read_reg_1767[30]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[31]),
        .Q(output_r_read_reg_1767[31]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[32]),
        .Q(output_r_read_reg_1767[32]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[33]),
        .Q(output_r_read_reg_1767[33]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[34]),
        .Q(output_r_read_reg_1767[34]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[35]),
        .Q(output_r_read_reg_1767[35]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[36]),
        .Q(output_r_read_reg_1767[36]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[37]),
        .Q(output_r_read_reg_1767[37]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[38]),
        .Q(output_r_read_reg_1767[38]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[39]),
        .Q(output_r_read_reg_1767[39]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[3]),
        .Q(output_r_read_reg_1767[3]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[40]),
        .Q(output_r_read_reg_1767[40]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[41]),
        .Q(output_r_read_reg_1767[41]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[42]),
        .Q(output_r_read_reg_1767[42]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[43]),
        .Q(output_r_read_reg_1767[43]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[44]),
        .Q(output_r_read_reg_1767[44]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[45]),
        .Q(output_r_read_reg_1767[45]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[46]),
        .Q(output_r_read_reg_1767[46]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[47]),
        .Q(output_r_read_reg_1767[47]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[48]),
        .Q(output_r_read_reg_1767[48]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[49]),
        .Q(output_r_read_reg_1767[49]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[4]),
        .Q(output_r_read_reg_1767[4]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[50]),
        .Q(output_r_read_reg_1767[50]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[51]),
        .Q(output_r_read_reg_1767[51]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[52]),
        .Q(output_r_read_reg_1767[52]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[53]),
        .Q(output_r_read_reg_1767[53]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[54]),
        .Q(output_r_read_reg_1767[54]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[55]),
        .Q(output_r_read_reg_1767[55]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[56]),
        .Q(output_r_read_reg_1767[56]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[57]),
        .Q(output_r_read_reg_1767[57]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[58]),
        .Q(output_r_read_reg_1767[58]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[59]),
        .Q(output_r_read_reg_1767[59]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[5]),
        .Q(output_r_read_reg_1767[5]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[60]),
        .Q(output_r_read_reg_1767[60]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[61]),
        .Q(output_r_read_reg_1767[61]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[62]),
        .Q(output_r_read_reg_1767[62]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[63]),
        .Q(output_r_read_reg_1767[63]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[6]),
        .Q(output_r_read_reg_1767[6]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[7]),
        .Q(output_r_read_reg_1767[7]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[8]),
        .Q(output_r_read_reg_1767[8]),
        .R(1'b0));
  FDRE \output_r_read_reg_1767_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[9]),
        .Q(output_r_read_reg_1767[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W w_buf_10_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__9(p_0_in__9),
        .q0({w_buf_10_U_n_8,w_buf_10_U_n_9,w_buf_10_U_n_10,w_buf_10_U_n_11,w_buf_10_U_n_12,w_buf_10_U_n_13,w_buf_10_U_n_14,w_buf_10_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_10_U_n_0,w_buf_10_U_n_1,w_buf_10_U_n_2,w_buf_10_U_n_3,w_buf_10_U_n_4,w_buf_10_U_n_5,w_buf_10_U_n_6,w_buf_10_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_15_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0),
        .w_buf_address0(w_buf_address0));
  FDRE \w_buf_10_load_1_reg_2325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_7),
        .Q(w_buf_10_load_1_reg_2325[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_6),
        .Q(w_buf_10_load_1_reg_2325[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_5),
        .Q(w_buf_10_load_1_reg_2325[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_4),
        .Q(w_buf_10_load_1_reg_2325[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_3),
        .Q(w_buf_10_load_1_reg_2325[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_2),
        .Q(w_buf_10_load_1_reg_2325[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_1),
        .Q(w_buf_10_load_1_reg_2325[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_1_reg_2325_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_0),
        .Q(w_buf_10_load_1_reg_2325[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_15),
        .Q(w_buf_10_load_2_reg_2405[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_14),
        .Q(w_buf_10_load_2_reg_2405[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_13),
        .Q(w_buf_10_load_2_reg_2405[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_12),
        .Q(w_buf_10_load_2_reg_2405[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_11),
        .Q(w_buf_10_load_2_reg_2405[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_10),
        .Q(w_buf_10_load_2_reg_2405[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_9),
        .Q(w_buf_10_load_2_reg_2405[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_2_reg_2405_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_10_U_n_8),
        .Q(w_buf_10_load_2_reg_2405[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_15),
        .Q(w_buf_10_load_3_reg_2645[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_14),
        .Q(w_buf_10_load_3_reg_2645[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_13),
        .Q(w_buf_10_load_3_reg_2645[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_12),
        .Q(w_buf_10_load_3_reg_2645[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_11),
        .Q(w_buf_10_load_3_reg_2645[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_10),
        .Q(w_buf_10_load_3_reg_2645[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_9),
        .Q(w_buf_10_load_3_reg_2645[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_3_reg_2645_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_8),
        .Q(w_buf_10_load_3_reg_2645[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_7),
        .Q(w_buf_10_load_4_reg_2725[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_6),
        .Q(w_buf_10_load_4_reg_2725[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_5),
        .Q(w_buf_10_load_4_reg_2725[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_4),
        .Q(w_buf_10_load_4_reg_2725[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_3),
        .Q(w_buf_10_load_4_reg_2725[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_2),
        .Q(w_buf_10_load_4_reg_2725[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_1),
        .Q(w_buf_10_load_4_reg_2725[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_4_reg_2725_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_10_U_n_0),
        .Q(w_buf_10_load_4_reg_2725[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_15),
        .Q(w_buf_10_load_5_reg_2970[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_14),
        .Q(w_buf_10_load_5_reg_2970[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_13),
        .Q(w_buf_10_load_5_reg_2970[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_12),
        .Q(w_buf_10_load_5_reg_2970[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_11),
        .Q(w_buf_10_load_5_reg_2970[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_10),
        .Q(w_buf_10_load_5_reg_2970[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_9),
        .Q(w_buf_10_load_5_reg_2970[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_5_reg_2970_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_8),
        .Q(w_buf_10_load_5_reg_2970[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_7),
        .Q(w_buf_10_load_6_reg_3050[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_6),
        .Q(w_buf_10_load_6_reg_3050[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_5),
        .Q(w_buf_10_load_6_reg_3050[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_4),
        .Q(w_buf_10_load_6_reg_3050[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_3),
        .Q(w_buf_10_load_6_reg_3050[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_2),
        .Q(w_buf_10_load_6_reg_3050[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_1),
        .Q(w_buf_10_load_6_reg_3050[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_6_reg_3050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_10_U_n_0),
        .Q(w_buf_10_load_6_reg_3050[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_15),
        .Q(w_buf_10_load_7_reg_3130[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_14),
        .Q(w_buf_10_load_7_reg_3130[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_13),
        .Q(w_buf_10_load_7_reg_3130[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_12),
        .Q(w_buf_10_load_7_reg_3130[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_11),
        .Q(w_buf_10_load_7_reg_3130[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_10),
        .Q(w_buf_10_load_7_reg_3130[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_9),
        .Q(w_buf_10_load_7_reg_3130[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_7_reg_3130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_8),
        .Q(w_buf_10_load_7_reg_3130[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_7),
        .Q(w_buf_10_load_8_reg_3210[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_6),
        .Q(w_buf_10_load_8_reg_3210[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_5),
        .Q(w_buf_10_load_8_reg_3210[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_4),
        .Q(w_buf_10_load_8_reg_3210[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_3),
        .Q(w_buf_10_load_8_reg_3210[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_2),
        .Q(w_buf_10_load_8_reg_3210[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_1),
        .Q(w_buf_10_load_8_reg_3210[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_8_reg_3210_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_10_U_n_0),
        .Q(w_buf_10_load_8_reg_3210[7]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_15),
        .Q(w_buf_10_load_reg_2085[0]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_14),
        .Q(w_buf_10_load_reg_2085[1]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_13),
        .Q(w_buf_10_load_reg_2085[2]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_12),
        .Q(w_buf_10_load_reg_2085[3]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_11),
        .Q(w_buf_10_load_reg_2085[4]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_10),
        .Q(w_buf_10_load_reg_2085[5]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_9),
        .Q(w_buf_10_load_reg_2085[6]),
        .R(1'b0));
  FDRE \w_buf_10_load_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_10_U_n_8),
        .Q(w_buf_10_load_reg_2085[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8 w_buf_11_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__10(p_0_in__10),
        .q0({w_buf_11_U_n_8,w_buf_11_U_n_9,w_buf_11_U_n_10,w_buf_11_U_n_11,w_buf_11_U_n_12,w_buf_11_U_n_13,w_buf_11_U_n_14,w_buf_11_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_11_U_n_0,w_buf_11_U_n_1,w_buf_11_U_n_2,w_buf_11_U_n_3,w_buf_11_U_n_4,w_buf_11_U_n_5,w_buf_11_U_n_6,w_buf_11_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_15_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0),
        .w_buf_address0(w_buf_address0));
  FDRE \w_buf_11_load_1_reg_2330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_7),
        .Q(w_buf_11_load_1_reg_2330[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_6),
        .Q(w_buf_11_load_1_reg_2330[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_5),
        .Q(w_buf_11_load_1_reg_2330[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_4),
        .Q(w_buf_11_load_1_reg_2330[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_3),
        .Q(w_buf_11_load_1_reg_2330[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_2),
        .Q(w_buf_11_load_1_reg_2330[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_1),
        .Q(w_buf_11_load_1_reg_2330[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_1_reg_2330_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_0),
        .Q(w_buf_11_load_1_reg_2330[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_15),
        .Q(w_buf_11_load_2_reg_2410[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_14),
        .Q(w_buf_11_load_2_reg_2410[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_13),
        .Q(w_buf_11_load_2_reg_2410[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_12),
        .Q(w_buf_11_load_2_reg_2410[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_11),
        .Q(w_buf_11_load_2_reg_2410[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_10),
        .Q(w_buf_11_load_2_reg_2410[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_9),
        .Q(w_buf_11_load_2_reg_2410[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_2_reg_2410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_11_U_n_8),
        .Q(w_buf_11_load_2_reg_2410[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_15),
        .Q(w_buf_11_load_3_reg_2650[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_14),
        .Q(w_buf_11_load_3_reg_2650[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_13),
        .Q(w_buf_11_load_3_reg_2650[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_12),
        .Q(w_buf_11_load_3_reg_2650[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_11),
        .Q(w_buf_11_load_3_reg_2650[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_10),
        .Q(w_buf_11_load_3_reg_2650[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_9),
        .Q(w_buf_11_load_3_reg_2650[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_3_reg_2650_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_8),
        .Q(w_buf_11_load_3_reg_2650[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_7),
        .Q(w_buf_11_load_4_reg_2730[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_6),
        .Q(w_buf_11_load_4_reg_2730[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_5),
        .Q(w_buf_11_load_4_reg_2730[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_4),
        .Q(w_buf_11_load_4_reg_2730[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_3),
        .Q(w_buf_11_load_4_reg_2730[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_2),
        .Q(w_buf_11_load_4_reg_2730[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_1),
        .Q(w_buf_11_load_4_reg_2730[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_4_reg_2730_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_11_U_n_0),
        .Q(w_buf_11_load_4_reg_2730[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_15),
        .Q(w_buf_11_load_5_reg_2975[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_14),
        .Q(w_buf_11_load_5_reg_2975[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_13),
        .Q(w_buf_11_load_5_reg_2975[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_12),
        .Q(w_buf_11_load_5_reg_2975[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_11),
        .Q(w_buf_11_load_5_reg_2975[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_10),
        .Q(w_buf_11_load_5_reg_2975[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_9),
        .Q(w_buf_11_load_5_reg_2975[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_5_reg_2975_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_8),
        .Q(w_buf_11_load_5_reg_2975[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_7),
        .Q(w_buf_11_load_6_reg_3055[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_6),
        .Q(w_buf_11_load_6_reg_3055[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_5),
        .Q(w_buf_11_load_6_reg_3055[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_4),
        .Q(w_buf_11_load_6_reg_3055[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_3),
        .Q(w_buf_11_load_6_reg_3055[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_2),
        .Q(w_buf_11_load_6_reg_3055[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_1),
        .Q(w_buf_11_load_6_reg_3055[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_6_reg_3055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_11_U_n_0),
        .Q(w_buf_11_load_6_reg_3055[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_15),
        .Q(w_buf_11_load_7_reg_3135[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_14),
        .Q(w_buf_11_load_7_reg_3135[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_13),
        .Q(w_buf_11_load_7_reg_3135[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_12),
        .Q(w_buf_11_load_7_reg_3135[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_11),
        .Q(w_buf_11_load_7_reg_3135[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_10),
        .Q(w_buf_11_load_7_reg_3135[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_9),
        .Q(w_buf_11_load_7_reg_3135[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_7_reg_3135_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_8),
        .Q(w_buf_11_load_7_reg_3135[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_7),
        .Q(w_buf_11_load_8_reg_3215[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_6),
        .Q(w_buf_11_load_8_reg_3215[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_5),
        .Q(w_buf_11_load_8_reg_3215[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_4),
        .Q(w_buf_11_load_8_reg_3215[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_3),
        .Q(w_buf_11_load_8_reg_3215[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_2),
        .Q(w_buf_11_load_8_reg_3215[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_1),
        .Q(w_buf_11_load_8_reg_3215[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_8_reg_3215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_11_U_n_0),
        .Q(w_buf_11_load_8_reg_3215[7]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_15),
        .Q(w_buf_11_load_reg_2090[0]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_14),
        .Q(w_buf_11_load_reg_2090[1]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_13),
        .Q(w_buf_11_load_reg_2090[2]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_12),
        .Q(w_buf_11_load_reg_2090[3]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_11),
        .Q(w_buf_11_load_reg_2090[4]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_10),
        .Q(w_buf_11_load_reg_2090[5]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_9),
        .Q(w_buf_11_load_reg_2090[6]),
        .R(1'b0));
  FDRE \w_buf_11_load_reg_2090_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_11_U_n_8),
        .Q(w_buf_11_load_reg_2090[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9 w_buf_12_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__11(p_0_in__11),
        .q0({w_buf_12_U_n_8,w_buf_12_U_n_9,w_buf_12_U_n_10,w_buf_12_U_n_11,w_buf_12_U_n_12,w_buf_12_U_n_13,w_buf_12_U_n_14,w_buf_12_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_12_U_n_0,w_buf_12_U_n_1,w_buf_12_U_n_2,w_buf_12_U_n_3,w_buf_12_U_n_4,w_buf_12_U_n_5,w_buf_12_U_n_6,w_buf_12_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_15_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0),
        .w_buf_address0(w_buf_address0));
  FDRE \w_buf_12_load_1_reg_2335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_7),
        .Q(w_buf_12_load_1_reg_2335[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_6),
        .Q(w_buf_12_load_1_reg_2335[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_5),
        .Q(w_buf_12_load_1_reg_2335[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_4),
        .Q(w_buf_12_load_1_reg_2335[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_3),
        .Q(w_buf_12_load_1_reg_2335[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_2),
        .Q(w_buf_12_load_1_reg_2335[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_1),
        .Q(w_buf_12_load_1_reg_2335[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_1_reg_2335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_0),
        .Q(w_buf_12_load_1_reg_2335[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_15),
        .Q(w_buf_12_load_2_reg_2415[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_14),
        .Q(w_buf_12_load_2_reg_2415[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_13),
        .Q(w_buf_12_load_2_reg_2415[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_12),
        .Q(w_buf_12_load_2_reg_2415[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_11),
        .Q(w_buf_12_load_2_reg_2415[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_10),
        .Q(w_buf_12_load_2_reg_2415[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_9),
        .Q(w_buf_12_load_2_reg_2415[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_2_reg_2415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_12_U_n_8),
        .Q(w_buf_12_load_2_reg_2415[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_15),
        .Q(w_buf_12_load_3_reg_2655[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_14),
        .Q(w_buf_12_load_3_reg_2655[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_13),
        .Q(w_buf_12_load_3_reg_2655[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_12),
        .Q(w_buf_12_load_3_reg_2655[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_11),
        .Q(w_buf_12_load_3_reg_2655[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_10),
        .Q(w_buf_12_load_3_reg_2655[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_9),
        .Q(w_buf_12_load_3_reg_2655[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_3_reg_2655_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_8),
        .Q(w_buf_12_load_3_reg_2655[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_7),
        .Q(w_buf_12_load_4_reg_2735[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_6),
        .Q(w_buf_12_load_4_reg_2735[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_5),
        .Q(w_buf_12_load_4_reg_2735[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_4),
        .Q(w_buf_12_load_4_reg_2735[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_3),
        .Q(w_buf_12_load_4_reg_2735[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_2),
        .Q(w_buf_12_load_4_reg_2735[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_1),
        .Q(w_buf_12_load_4_reg_2735[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_4_reg_2735_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_12_U_n_0),
        .Q(w_buf_12_load_4_reg_2735[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_15),
        .Q(w_buf_12_load_5_reg_2980[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_14),
        .Q(w_buf_12_load_5_reg_2980[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_13),
        .Q(w_buf_12_load_5_reg_2980[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_12),
        .Q(w_buf_12_load_5_reg_2980[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_11),
        .Q(w_buf_12_load_5_reg_2980[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_10),
        .Q(w_buf_12_load_5_reg_2980[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_9),
        .Q(w_buf_12_load_5_reg_2980[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_5_reg_2980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_8),
        .Q(w_buf_12_load_5_reg_2980[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_7),
        .Q(w_buf_12_load_6_reg_3060[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_6),
        .Q(w_buf_12_load_6_reg_3060[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_5),
        .Q(w_buf_12_load_6_reg_3060[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_4),
        .Q(w_buf_12_load_6_reg_3060[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_3),
        .Q(w_buf_12_load_6_reg_3060[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_2),
        .Q(w_buf_12_load_6_reg_3060[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_1),
        .Q(w_buf_12_load_6_reg_3060[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_6_reg_3060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_12_U_n_0),
        .Q(w_buf_12_load_6_reg_3060[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_15),
        .Q(w_buf_12_load_7_reg_3140[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_14),
        .Q(w_buf_12_load_7_reg_3140[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_13),
        .Q(w_buf_12_load_7_reg_3140[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_12),
        .Q(w_buf_12_load_7_reg_3140[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_11),
        .Q(w_buf_12_load_7_reg_3140[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_10),
        .Q(w_buf_12_load_7_reg_3140[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_9),
        .Q(w_buf_12_load_7_reg_3140[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_7_reg_3140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_8),
        .Q(w_buf_12_load_7_reg_3140[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_7),
        .Q(w_buf_12_load_8_reg_3220[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_6),
        .Q(w_buf_12_load_8_reg_3220[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_5),
        .Q(w_buf_12_load_8_reg_3220[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_4),
        .Q(w_buf_12_load_8_reg_3220[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_3),
        .Q(w_buf_12_load_8_reg_3220[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_2),
        .Q(w_buf_12_load_8_reg_3220[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_1),
        .Q(w_buf_12_load_8_reg_3220[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_8_reg_3220_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_12_U_n_0),
        .Q(w_buf_12_load_8_reg_3220[7]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_15),
        .Q(w_buf_12_load_reg_2095[0]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_14),
        .Q(w_buf_12_load_reg_2095[1]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_13),
        .Q(w_buf_12_load_reg_2095[2]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_12),
        .Q(w_buf_12_load_reg_2095[3]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_11),
        .Q(w_buf_12_load_reg_2095[4]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_10),
        .Q(w_buf_12_load_reg_2095[5]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_9),
        .Q(w_buf_12_load_reg_2095[6]),
        .R(1'b0));
  FDRE \w_buf_12_load_reg_2095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_12_U_n_8),
        .Q(w_buf_12_load_reg_2095[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10 w_buf_13_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__12(p_0_in__12),
        .q0({w_buf_13_U_n_8,w_buf_13_U_n_9,w_buf_13_U_n_10,w_buf_13_U_n_11,w_buf_13_U_n_12,w_buf_13_U_n_13,w_buf_13_U_n_14,w_buf_13_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_13_U_n_0,w_buf_13_U_n_1,w_buf_13_U_n_2,w_buf_13_U_n_3,w_buf_13_U_n_4,w_buf_13_U_n_5,w_buf_13_U_n_6,w_buf_13_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_13_load_1_reg_2340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_7),
        .Q(w_buf_13_load_1_reg_2340[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_6),
        .Q(w_buf_13_load_1_reg_2340[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_5),
        .Q(w_buf_13_load_1_reg_2340[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_4),
        .Q(w_buf_13_load_1_reg_2340[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_3),
        .Q(w_buf_13_load_1_reg_2340[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_2),
        .Q(w_buf_13_load_1_reg_2340[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_1),
        .Q(w_buf_13_load_1_reg_2340[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_1_reg_2340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_0),
        .Q(w_buf_13_load_1_reg_2340[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_15),
        .Q(w_buf_13_load_2_reg_2420[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_14),
        .Q(w_buf_13_load_2_reg_2420[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_13),
        .Q(w_buf_13_load_2_reg_2420[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_12),
        .Q(w_buf_13_load_2_reg_2420[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_11),
        .Q(w_buf_13_load_2_reg_2420[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_10),
        .Q(w_buf_13_load_2_reg_2420[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_9),
        .Q(w_buf_13_load_2_reg_2420[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_2_reg_2420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_13_U_n_8),
        .Q(w_buf_13_load_2_reg_2420[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_15),
        .Q(w_buf_13_load_3_reg_2660[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_14),
        .Q(w_buf_13_load_3_reg_2660[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_13),
        .Q(w_buf_13_load_3_reg_2660[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_12),
        .Q(w_buf_13_load_3_reg_2660[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_11),
        .Q(w_buf_13_load_3_reg_2660[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_10),
        .Q(w_buf_13_load_3_reg_2660[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_9),
        .Q(w_buf_13_load_3_reg_2660[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_3_reg_2660_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_8),
        .Q(w_buf_13_load_3_reg_2660[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_7),
        .Q(w_buf_13_load_4_reg_2740[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_6),
        .Q(w_buf_13_load_4_reg_2740[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_5),
        .Q(w_buf_13_load_4_reg_2740[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_4),
        .Q(w_buf_13_load_4_reg_2740[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_3),
        .Q(w_buf_13_load_4_reg_2740[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_2),
        .Q(w_buf_13_load_4_reg_2740[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_1),
        .Q(w_buf_13_load_4_reg_2740[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_4_reg_2740_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_13_U_n_0),
        .Q(w_buf_13_load_4_reg_2740[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_15),
        .Q(w_buf_13_load_5_reg_2985[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_14),
        .Q(w_buf_13_load_5_reg_2985[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_13),
        .Q(w_buf_13_load_5_reg_2985[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_12),
        .Q(w_buf_13_load_5_reg_2985[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_11),
        .Q(w_buf_13_load_5_reg_2985[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_10),
        .Q(w_buf_13_load_5_reg_2985[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_9),
        .Q(w_buf_13_load_5_reg_2985[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_5_reg_2985_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_8),
        .Q(w_buf_13_load_5_reg_2985[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_7),
        .Q(w_buf_13_load_6_reg_3065[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_6),
        .Q(w_buf_13_load_6_reg_3065[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_5),
        .Q(w_buf_13_load_6_reg_3065[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_4),
        .Q(w_buf_13_load_6_reg_3065[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_3),
        .Q(w_buf_13_load_6_reg_3065[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_2),
        .Q(w_buf_13_load_6_reg_3065[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_1),
        .Q(w_buf_13_load_6_reg_3065[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_6_reg_3065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_13_U_n_0),
        .Q(w_buf_13_load_6_reg_3065[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_15),
        .Q(w_buf_13_load_7_reg_3145[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_14),
        .Q(w_buf_13_load_7_reg_3145[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_13),
        .Q(w_buf_13_load_7_reg_3145[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_12),
        .Q(w_buf_13_load_7_reg_3145[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_11),
        .Q(w_buf_13_load_7_reg_3145[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_10),
        .Q(w_buf_13_load_7_reg_3145[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_9),
        .Q(w_buf_13_load_7_reg_3145[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_7_reg_3145_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_8),
        .Q(w_buf_13_load_7_reg_3145[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_7),
        .Q(w_buf_13_load_8_reg_3225[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_6),
        .Q(w_buf_13_load_8_reg_3225[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_5),
        .Q(w_buf_13_load_8_reg_3225[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_4),
        .Q(w_buf_13_load_8_reg_3225[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_3),
        .Q(w_buf_13_load_8_reg_3225[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_2),
        .Q(w_buf_13_load_8_reg_3225[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_1),
        .Q(w_buf_13_load_8_reg_3225[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_8_reg_3225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_13_U_n_0),
        .Q(w_buf_13_load_8_reg_3225[7]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_15),
        .Q(w_buf_13_load_reg_2100[0]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_14),
        .Q(w_buf_13_load_reg_2100[1]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_13),
        .Q(w_buf_13_load_reg_2100[2]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_12),
        .Q(w_buf_13_load_reg_2100[3]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_11),
        .Q(w_buf_13_load_reg_2100[4]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_10),
        .Q(w_buf_13_load_reg_2100[5]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_9),
        .Q(w_buf_13_load_reg_2100[6]),
        .R(1'b0));
  FDRE \w_buf_13_load_reg_2100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_13_U_n_8),
        .Q(w_buf_13_load_reg_2100[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11 w_buf_14_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__13(p_0_in__13),
        .q0({w_buf_14_U_n_8,w_buf_14_U_n_9,w_buf_14_U_n_10,w_buf_14_U_n_11,w_buf_14_U_n_12,w_buf_14_U_n_13,w_buf_14_U_n_14,w_buf_14_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_14_U_n_0,w_buf_14_U_n_1,w_buf_14_U_n_2,w_buf_14_U_n_3,w_buf_14_U_n_4,w_buf_14_U_n_5,w_buf_14_U_n_6,w_buf_14_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_14_load_1_reg_2345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_7),
        .Q(w_buf_14_load_1_reg_2345[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_6),
        .Q(w_buf_14_load_1_reg_2345[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_5),
        .Q(w_buf_14_load_1_reg_2345[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_4),
        .Q(w_buf_14_load_1_reg_2345[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_3),
        .Q(w_buf_14_load_1_reg_2345[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_2),
        .Q(w_buf_14_load_1_reg_2345[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_1),
        .Q(w_buf_14_load_1_reg_2345[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_1_reg_2345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_0),
        .Q(w_buf_14_load_1_reg_2345[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_15),
        .Q(w_buf_14_load_2_reg_2425[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_14),
        .Q(w_buf_14_load_2_reg_2425[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_13),
        .Q(w_buf_14_load_2_reg_2425[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_12),
        .Q(w_buf_14_load_2_reg_2425[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_11),
        .Q(w_buf_14_load_2_reg_2425[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_10),
        .Q(w_buf_14_load_2_reg_2425[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_9),
        .Q(w_buf_14_load_2_reg_2425[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_2_reg_2425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_14_U_n_8),
        .Q(w_buf_14_load_2_reg_2425[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_15),
        .Q(w_buf_14_load_3_reg_2665[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_14),
        .Q(w_buf_14_load_3_reg_2665[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_13),
        .Q(w_buf_14_load_3_reg_2665[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_12),
        .Q(w_buf_14_load_3_reg_2665[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_11),
        .Q(w_buf_14_load_3_reg_2665[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_10),
        .Q(w_buf_14_load_3_reg_2665[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_9),
        .Q(w_buf_14_load_3_reg_2665[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_3_reg_2665_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_8),
        .Q(w_buf_14_load_3_reg_2665[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_7),
        .Q(w_buf_14_load_4_reg_2745[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_6),
        .Q(w_buf_14_load_4_reg_2745[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_5),
        .Q(w_buf_14_load_4_reg_2745[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_4),
        .Q(w_buf_14_load_4_reg_2745[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_3),
        .Q(w_buf_14_load_4_reg_2745[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_2),
        .Q(w_buf_14_load_4_reg_2745[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_1),
        .Q(w_buf_14_load_4_reg_2745[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_4_reg_2745_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_14_U_n_0),
        .Q(w_buf_14_load_4_reg_2745[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_15),
        .Q(w_buf_14_load_5_reg_2990[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_14),
        .Q(w_buf_14_load_5_reg_2990[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_13),
        .Q(w_buf_14_load_5_reg_2990[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_12),
        .Q(w_buf_14_load_5_reg_2990[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_11),
        .Q(w_buf_14_load_5_reg_2990[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_10),
        .Q(w_buf_14_load_5_reg_2990[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_9),
        .Q(w_buf_14_load_5_reg_2990[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_5_reg_2990_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_8),
        .Q(w_buf_14_load_5_reg_2990[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_7),
        .Q(w_buf_14_load_6_reg_3070[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_6),
        .Q(w_buf_14_load_6_reg_3070[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_5),
        .Q(w_buf_14_load_6_reg_3070[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_4),
        .Q(w_buf_14_load_6_reg_3070[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_3),
        .Q(w_buf_14_load_6_reg_3070[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_2),
        .Q(w_buf_14_load_6_reg_3070[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_1),
        .Q(w_buf_14_load_6_reg_3070[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_6_reg_3070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_14_U_n_0),
        .Q(w_buf_14_load_6_reg_3070[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_15),
        .Q(w_buf_14_load_7_reg_3150[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_14),
        .Q(w_buf_14_load_7_reg_3150[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_13),
        .Q(w_buf_14_load_7_reg_3150[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_12),
        .Q(w_buf_14_load_7_reg_3150[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_11),
        .Q(w_buf_14_load_7_reg_3150[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_10),
        .Q(w_buf_14_load_7_reg_3150[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_9),
        .Q(w_buf_14_load_7_reg_3150[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_7_reg_3150_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_8),
        .Q(w_buf_14_load_7_reg_3150[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_7),
        .Q(w_buf_14_load_8_reg_3230[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_6),
        .Q(w_buf_14_load_8_reg_3230[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_5),
        .Q(w_buf_14_load_8_reg_3230[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_4),
        .Q(w_buf_14_load_8_reg_3230[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_3),
        .Q(w_buf_14_load_8_reg_3230[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_2),
        .Q(w_buf_14_load_8_reg_3230[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_1),
        .Q(w_buf_14_load_8_reg_3230[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_8_reg_3230_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_14_U_n_0),
        .Q(w_buf_14_load_8_reg_3230[7]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_15),
        .Q(w_buf_14_load_reg_2105[0]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_14),
        .Q(w_buf_14_load_reg_2105[1]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_13),
        .Q(w_buf_14_load_reg_2105[2]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_12),
        .Q(w_buf_14_load_reg_2105[3]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_11),
        .Q(w_buf_14_load_reg_2105[4]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_10),
        .Q(w_buf_14_load_reg_2105[5]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_9),
        .Q(w_buf_14_load_reg_2105[6]),
        .R(1'b0));
  FDRE \w_buf_14_load_reg_2105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_14_U_n_8),
        .Q(w_buf_14_load_reg_2105[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12 w_buf_15_U
       (.E(w_buf_10_ce1_local),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24}),
        .\ap_CS_fsm_reg[23] (w_buf_15_U_n_3),
        .ap_clk(ap_clk),
        .p_0_in__14(p_0_in__14),
        .q0({w_buf_15_U_n_12,w_buf_15_U_n_13,w_buf_15_U_n_14,w_buf_15_U_n_15,w_buf_15_U_n_16,w_buf_15_U_n_17,w_buf_15_U_n_18,w_buf_15_U_n_19}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_15_U_n_4,w_buf_15_U_n_5,w_buf_15_U_n_6,w_buf_15_U_n_7,w_buf_15_U_n_8,w_buf_15_U_n_9,w_buf_15_U_n_10,w_buf_15_U_n_11}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_15_load_1_reg_2350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_11),
        .Q(w_buf_15_load_1_reg_2350[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_10),
        .Q(w_buf_15_load_1_reg_2350[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_9),
        .Q(w_buf_15_load_1_reg_2350[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_8),
        .Q(w_buf_15_load_1_reg_2350[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_7),
        .Q(w_buf_15_load_1_reg_2350[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_6),
        .Q(w_buf_15_load_1_reg_2350[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_5),
        .Q(w_buf_15_load_1_reg_2350[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_1_reg_2350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_4),
        .Q(w_buf_15_load_1_reg_2350[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_19),
        .Q(w_buf_15_load_2_reg_2430[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_18),
        .Q(w_buf_15_load_2_reg_2430[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_17),
        .Q(w_buf_15_load_2_reg_2430[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_16),
        .Q(w_buf_15_load_2_reg_2430[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_15),
        .Q(w_buf_15_load_2_reg_2430[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_14),
        .Q(w_buf_15_load_2_reg_2430[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_13),
        .Q(w_buf_15_load_2_reg_2430[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_2_reg_2430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_15_U_n_12),
        .Q(w_buf_15_load_2_reg_2430[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_19),
        .Q(w_buf_15_load_3_reg_2670[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_18),
        .Q(w_buf_15_load_3_reg_2670[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_17),
        .Q(w_buf_15_load_3_reg_2670[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_16),
        .Q(w_buf_15_load_3_reg_2670[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_15),
        .Q(w_buf_15_load_3_reg_2670[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_14),
        .Q(w_buf_15_load_3_reg_2670[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_13),
        .Q(w_buf_15_load_3_reg_2670[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_3_reg_2670_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_12),
        .Q(w_buf_15_load_3_reg_2670[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_11),
        .Q(w_buf_15_load_4_reg_2750[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_10),
        .Q(w_buf_15_load_4_reg_2750[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_9),
        .Q(w_buf_15_load_4_reg_2750[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_8),
        .Q(w_buf_15_load_4_reg_2750[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_7),
        .Q(w_buf_15_load_4_reg_2750[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_6),
        .Q(w_buf_15_load_4_reg_2750[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_5),
        .Q(w_buf_15_load_4_reg_2750[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_4_reg_2750_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_15_U_n_4),
        .Q(w_buf_15_load_4_reg_2750[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_19),
        .Q(w_buf_15_load_5_reg_2995[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_18),
        .Q(w_buf_15_load_5_reg_2995[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_17),
        .Q(w_buf_15_load_5_reg_2995[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_16),
        .Q(w_buf_15_load_5_reg_2995[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_15),
        .Q(w_buf_15_load_5_reg_2995[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_14),
        .Q(w_buf_15_load_5_reg_2995[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_13),
        .Q(w_buf_15_load_5_reg_2995[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_5_reg_2995_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_12),
        .Q(w_buf_15_load_5_reg_2995[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_11),
        .Q(w_buf_15_load_6_reg_3075[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_10),
        .Q(w_buf_15_load_6_reg_3075[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_9),
        .Q(w_buf_15_load_6_reg_3075[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_8),
        .Q(w_buf_15_load_6_reg_3075[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_7),
        .Q(w_buf_15_load_6_reg_3075[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_6),
        .Q(w_buf_15_load_6_reg_3075[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_5),
        .Q(w_buf_15_load_6_reg_3075[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_6_reg_3075_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_15_U_n_4),
        .Q(w_buf_15_load_6_reg_3075[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_19),
        .Q(w_buf_15_load_7_reg_3155[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_18),
        .Q(w_buf_15_load_7_reg_3155[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_17),
        .Q(w_buf_15_load_7_reg_3155[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_16),
        .Q(w_buf_15_load_7_reg_3155[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_15),
        .Q(w_buf_15_load_7_reg_3155[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_14),
        .Q(w_buf_15_load_7_reg_3155[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_13),
        .Q(w_buf_15_load_7_reg_3155[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_7_reg_3155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_12),
        .Q(w_buf_15_load_7_reg_3155[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_11),
        .Q(w_buf_15_load_8_reg_3235[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_10),
        .Q(w_buf_15_load_8_reg_3235[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_9),
        .Q(w_buf_15_load_8_reg_3235[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_8),
        .Q(w_buf_15_load_8_reg_3235[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_7),
        .Q(w_buf_15_load_8_reg_3235[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_6),
        .Q(w_buf_15_load_8_reg_3235[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_5),
        .Q(w_buf_15_load_8_reg_3235[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_8_reg_3235_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_15_U_n_4),
        .Q(w_buf_15_load_8_reg_3235[7]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_19),
        .Q(w_buf_15_load_reg_2110[0]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_18),
        .Q(w_buf_15_load_reg_2110[1]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_17),
        .Q(w_buf_15_load_reg_2110[2]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_16),
        .Q(w_buf_15_load_reg_2110[3]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_15),
        .Q(w_buf_15_load_reg_2110[4]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_14),
        .Q(w_buf_15_load_reg_2110[5]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_13),
        .Q(w_buf_15_load_reg_2110[6]),
        .R(1'b0));
  FDRE \w_buf_15_load_reg_2110_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_15_U_n_12),
        .Q(w_buf_15_load_reg_2110[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13 w_buf_1_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__0(p_0_in__0),
        .q0({w_buf_1_U_n_8,w_buf_1_U_n_9,w_buf_1_U_n_10,w_buf_1_U_n_11,w_buf_1_U_n_12,w_buf_1_U_n_13,w_buf_1_U_n_14,w_buf_1_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_1_U_n_0,w_buf_1_U_n_1,w_buf_1_U_n_2,w_buf_1_U_n_3,w_buf_1_U_n_4,w_buf_1_U_n_5,w_buf_1_U_n_6,w_buf_1_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_1_load_1_reg_2280_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_7),
        .Q(w_buf_1_load_1_reg_2280[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_6),
        .Q(w_buf_1_load_1_reg_2280[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_5),
        .Q(w_buf_1_load_1_reg_2280[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_4),
        .Q(w_buf_1_load_1_reg_2280[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_3),
        .Q(w_buf_1_load_1_reg_2280[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_2),
        .Q(w_buf_1_load_1_reg_2280[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_1),
        .Q(w_buf_1_load_1_reg_2280[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_1_reg_2280_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_0),
        .Q(w_buf_1_load_1_reg_2280[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_15),
        .Q(w_buf_1_load_2_reg_2360[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_14),
        .Q(w_buf_1_load_2_reg_2360[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_13),
        .Q(w_buf_1_load_2_reg_2360[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_12),
        .Q(w_buf_1_load_2_reg_2360[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_11),
        .Q(w_buf_1_load_2_reg_2360[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_10),
        .Q(w_buf_1_load_2_reg_2360[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_9),
        .Q(w_buf_1_load_2_reg_2360[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_2_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_1_U_n_8),
        .Q(w_buf_1_load_2_reg_2360[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_15),
        .Q(w_buf_1_load_3_reg_2600[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_14),
        .Q(w_buf_1_load_3_reg_2600[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_13),
        .Q(w_buf_1_load_3_reg_2600[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_12),
        .Q(w_buf_1_load_3_reg_2600[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_11),
        .Q(w_buf_1_load_3_reg_2600[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_10),
        .Q(w_buf_1_load_3_reg_2600[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_9),
        .Q(w_buf_1_load_3_reg_2600[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_3_reg_2600_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_8),
        .Q(w_buf_1_load_3_reg_2600[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_7),
        .Q(w_buf_1_load_4_reg_2680[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_6),
        .Q(w_buf_1_load_4_reg_2680[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_5),
        .Q(w_buf_1_load_4_reg_2680[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_4),
        .Q(w_buf_1_load_4_reg_2680[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_3),
        .Q(w_buf_1_load_4_reg_2680[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_2),
        .Q(w_buf_1_load_4_reg_2680[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_1),
        .Q(w_buf_1_load_4_reg_2680[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_4_reg_2680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_1_U_n_0),
        .Q(w_buf_1_load_4_reg_2680[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_15),
        .Q(w_buf_1_load_5_reg_2925[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_14),
        .Q(w_buf_1_load_5_reg_2925[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_13),
        .Q(w_buf_1_load_5_reg_2925[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_12),
        .Q(w_buf_1_load_5_reg_2925[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_11),
        .Q(w_buf_1_load_5_reg_2925[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_10),
        .Q(w_buf_1_load_5_reg_2925[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_9),
        .Q(w_buf_1_load_5_reg_2925[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_5_reg_2925_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_8),
        .Q(w_buf_1_load_5_reg_2925[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_7),
        .Q(w_buf_1_load_6_reg_3005[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_6),
        .Q(w_buf_1_load_6_reg_3005[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_5),
        .Q(w_buf_1_load_6_reg_3005[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_4),
        .Q(w_buf_1_load_6_reg_3005[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_3),
        .Q(w_buf_1_load_6_reg_3005[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_2),
        .Q(w_buf_1_load_6_reg_3005[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_1),
        .Q(w_buf_1_load_6_reg_3005[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_6_reg_3005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_1_U_n_0),
        .Q(w_buf_1_load_6_reg_3005[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_15),
        .Q(w_buf_1_load_7_reg_3085[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_14),
        .Q(w_buf_1_load_7_reg_3085[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_13),
        .Q(w_buf_1_load_7_reg_3085[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_12),
        .Q(w_buf_1_load_7_reg_3085[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_11),
        .Q(w_buf_1_load_7_reg_3085[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_10),
        .Q(w_buf_1_load_7_reg_3085[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_9),
        .Q(w_buf_1_load_7_reg_3085[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_7_reg_3085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_8),
        .Q(w_buf_1_load_7_reg_3085[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_7),
        .Q(w_buf_1_load_8_reg_3165[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_6),
        .Q(w_buf_1_load_8_reg_3165[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_5),
        .Q(w_buf_1_load_8_reg_3165[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_4),
        .Q(w_buf_1_load_8_reg_3165[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_3),
        .Q(w_buf_1_load_8_reg_3165[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_2),
        .Q(w_buf_1_load_8_reg_3165[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_1),
        .Q(w_buf_1_load_8_reg_3165[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_8_reg_3165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_1_U_n_0),
        .Q(w_buf_1_load_8_reg_3165[7]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_15),
        .Q(w_buf_1_load_reg_2040[0]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_14),
        .Q(w_buf_1_load_reg_2040[1]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_13),
        .Q(w_buf_1_load_reg_2040[2]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_12),
        .Q(w_buf_1_load_reg_2040[3]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_11),
        .Q(w_buf_1_load_reg_2040[4]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_10),
        .Q(w_buf_1_load_reg_2040[5]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_9),
        .Q(w_buf_1_load_reg_2040[6]),
        .R(1'b0));
  FDRE \w_buf_1_load_reg_2040_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_1_U_n_8),
        .Q(w_buf_1_load_reg_2040[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14 w_buf_2_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__1(p_0_in__1),
        .q0({w_buf_2_U_n_8,w_buf_2_U_n_9,w_buf_2_U_n_10,w_buf_2_U_n_11,w_buf_2_U_n_12,w_buf_2_U_n_13,w_buf_2_U_n_14,w_buf_2_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_2_U_n_0,w_buf_2_U_n_1,w_buf_2_U_n_2,w_buf_2_U_n_3,w_buf_2_U_n_4,w_buf_2_U_n_5,w_buf_2_U_n_6,w_buf_2_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_2_load_1_reg_2285_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_7),
        .Q(w_buf_2_load_1_reg_2285[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_6),
        .Q(w_buf_2_load_1_reg_2285[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_5),
        .Q(w_buf_2_load_1_reg_2285[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_4),
        .Q(w_buf_2_load_1_reg_2285[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_3),
        .Q(w_buf_2_load_1_reg_2285[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_2),
        .Q(w_buf_2_load_1_reg_2285[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_1),
        .Q(w_buf_2_load_1_reg_2285[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_1_reg_2285_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_0),
        .Q(w_buf_2_load_1_reg_2285[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_15),
        .Q(w_buf_2_load_2_reg_2365[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_14),
        .Q(w_buf_2_load_2_reg_2365[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_13),
        .Q(w_buf_2_load_2_reg_2365[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_12),
        .Q(w_buf_2_load_2_reg_2365[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_11),
        .Q(w_buf_2_load_2_reg_2365[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_10),
        .Q(w_buf_2_load_2_reg_2365[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_9),
        .Q(w_buf_2_load_2_reg_2365[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_2_reg_2365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_2_U_n_8),
        .Q(w_buf_2_load_2_reg_2365[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_15),
        .Q(w_buf_2_load_3_reg_2605[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_14),
        .Q(w_buf_2_load_3_reg_2605[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_13),
        .Q(w_buf_2_load_3_reg_2605[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_12),
        .Q(w_buf_2_load_3_reg_2605[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_11),
        .Q(w_buf_2_load_3_reg_2605[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_10),
        .Q(w_buf_2_load_3_reg_2605[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_9),
        .Q(w_buf_2_load_3_reg_2605[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_3_reg_2605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_8),
        .Q(w_buf_2_load_3_reg_2605[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_7),
        .Q(w_buf_2_load_4_reg_2685[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_6),
        .Q(w_buf_2_load_4_reg_2685[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_5),
        .Q(w_buf_2_load_4_reg_2685[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_4),
        .Q(w_buf_2_load_4_reg_2685[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_3),
        .Q(w_buf_2_load_4_reg_2685[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_2),
        .Q(w_buf_2_load_4_reg_2685[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_1),
        .Q(w_buf_2_load_4_reg_2685[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_4_reg_2685_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_2_U_n_0),
        .Q(w_buf_2_load_4_reg_2685[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_15),
        .Q(w_buf_2_load_5_reg_2930[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_14),
        .Q(w_buf_2_load_5_reg_2930[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_13),
        .Q(w_buf_2_load_5_reg_2930[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_12),
        .Q(w_buf_2_load_5_reg_2930[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_11),
        .Q(w_buf_2_load_5_reg_2930[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_10),
        .Q(w_buf_2_load_5_reg_2930[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_9),
        .Q(w_buf_2_load_5_reg_2930[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_5_reg_2930_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_8),
        .Q(w_buf_2_load_5_reg_2930[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_7),
        .Q(w_buf_2_load_6_reg_3010[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_6),
        .Q(w_buf_2_load_6_reg_3010[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_5),
        .Q(w_buf_2_load_6_reg_3010[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_4),
        .Q(w_buf_2_load_6_reg_3010[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_3),
        .Q(w_buf_2_load_6_reg_3010[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_2),
        .Q(w_buf_2_load_6_reg_3010[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_1),
        .Q(w_buf_2_load_6_reg_3010[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_6_reg_3010_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_2_U_n_0),
        .Q(w_buf_2_load_6_reg_3010[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_15),
        .Q(w_buf_2_load_7_reg_3090[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_14),
        .Q(w_buf_2_load_7_reg_3090[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_13),
        .Q(w_buf_2_load_7_reg_3090[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_12),
        .Q(w_buf_2_load_7_reg_3090[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_11),
        .Q(w_buf_2_load_7_reg_3090[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_10),
        .Q(w_buf_2_load_7_reg_3090[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_9),
        .Q(w_buf_2_load_7_reg_3090[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_7_reg_3090_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_8),
        .Q(w_buf_2_load_7_reg_3090[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_7),
        .Q(w_buf_2_load_8_reg_3170[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_6),
        .Q(w_buf_2_load_8_reg_3170[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_5),
        .Q(w_buf_2_load_8_reg_3170[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_4),
        .Q(w_buf_2_load_8_reg_3170[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_3),
        .Q(w_buf_2_load_8_reg_3170[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_2),
        .Q(w_buf_2_load_8_reg_3170[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_1),
        .Q(w_buf_2_load_8_reg_3170[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_8_reg_3170_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_2_U_n_0),
        .Q(w_buf_2_load_8_reg_3170[7]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_15),
        .Q(w_buf_2_load_reg_2045[0]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_14),
        .Q(w_buf_2_load_reg_2045[1]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_13),
        .Q(w_buf_2_load_reg_2045[2]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_12),
        .Q(w_buf_2_load_reg_2045[3]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_11),
        .Q(w_buf_2_load_reg_2045[4]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_10),
        .Q(w_buf_2_load_reg_2045[5]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_9),
        .Q(w_buf_2_load_reg_2045[6]),
        .R(1'b0));
  FDRE \w_buf_2_load_reg_2045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_2_U_n_8),
        .Q(w_buf_2_load_reg_2045[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15 w_buf_3_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__2(p_0_in__2),
        .q0({w_buf_3_U_n_8,w_buf_3_U_n_9,w_buf_3_U_n_10,w_buf_3_U_n_11,w_buf_3_U_n_12,w_buf_3_U_n_13,w_buf_3_U_n_14,w_buf_3_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_3_U_n_0,w_buf_3_U_n_1,w_buf_3_U_n_2,w_buf_3_U_n_3,w_buf_3_U_n_4,w_buf_3_U_n_5,w_buf_3_U_n_6,w_buf_3_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_3_load_1_reg_2290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_7),
        .Q(w_buf_3_load_1_reg_2290[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_6),
        .Q(w_buf_3_load_1_reg_2290[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_5),
        .Q(w_buf_3_load_1_reg_2290[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_4),
        .Q(w_buf_3_load_1_reg_2290[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_3),
        .Q(w_buf_3_load_1_reg_2290[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_2),
        .Q(w_buf_3_load_1_reg_2290[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_1),
        .Q(w_buf_3_load_1_reg_2290[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_1_reg_2290_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_0),
        .Q(w_buf_3_load_1_reg_2290[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_15),
        .Q(w_buf_3_load_2_reg_2370[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_14),
        .Q(w_buf_3_load_2_reg_2370[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_13),
        .Q(w_buf_3_load_2_reg_2370[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_12),
        .Q(w_buf_3_load_2_reg_2370[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_11),
        .Q(w_buf_3_load_2_reg_2370[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_10),
        .Q(w_buf_3_load_2_reg_2370[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_9),
        .Q(w_buf_3_load_2_reg_2370[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_2_reg_2370_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_3_U_n_8),
        .Q(w_buf_3_load_2_reg_2370[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_15),
        .Q(w_buf_3_load_3_reg_2610[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_14),
        .Q(w_buf_3_load_3_reg_2610[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_13),
        .Q(w_buf_3_load_3_reg_2610[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_12),
        .Q(w_buf_3_load_3_reg_2610[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_11),
        .Q(w_buf_3_load_3_reg_2610[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_10),
        .Q(w_buf_3_load_3_reg_2610[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_9),
        .Q(w_buf_3_load_3_reg_2610[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_3_reg_2610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_8),
        .Q(w_buf_3_load_3_reg_2610[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_7),
        .Q(w_buf_3_load_4_reg_2690[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_6),
        .Q(w_buf_3_load_4_reg_2690[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_5),
        .Q(w_buf_3_load_4_reg_2690[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_4),
        .Q(w_buf_3_load_4_reg_2690[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_3),
        .Q(w_buf_3_load_4_reg_2690[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_2),
        .Q(w_buf_3_load_4_reg_2690[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_1),
        .Q(w_buf_3_load_4_reg_2690[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_4_reg_2690_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_3_U_n_0),
        .Q(w_buf_3_load_4_reg_2690[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_15),
        .Q(w_buf_3_load_5_reg_2935[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_14),
        .Q(w_buf_3_load_5_reg_2935[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_13),
        .Q(w_buf_3_load_5_reg_2935[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_12),
        .Q(w_buf_3_load_5_reg_2935[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_11),
        .Q(w_buf_3_load_5_reg_2935[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_10),
        .Q(w_buf_3_load_5_reg_2935[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_9),
        .Q(w_buf_3_load_5_reg_2935[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_5_reg_2935_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_8),
        .Q(w_buf_3_load_5_reg_2935[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_7),
        .Q(w_buf_3_load_6_reg_3015[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_6),
        .Q(w_buf_3_load_6_reg_3015[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_5),
        .Q(w_buf_3_load_6_reg_3015[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_4),
        .Q(w_buf_3_load_6_reg_3015[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_3),
        .Q(w_buf_3_load_6_reg_3015[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_2),
        .Q(w_buf_3_load_6_reg_3015[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_1),
        .Q(w_buf_3_load_6_reg_3015[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_6_reg_3015_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_3_U_n_0),
        .Q(w_buf_3_load_6_reg_3015[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_15),
        .Q(w_buf_3_load_7_reg_3095[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_14),
        .Q(w_buf_3_load_7_reg_3095[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_13),
        .Q(w_buf_3_load_7_reg_3095[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_12),
        .Q(w_buf_3_load_7_reg_3095[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_11),
        .Q(w_buf_3_load_7_reg_3095[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_10),
        .Q(w_buf_3_load_7_reg_3095[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_9),
        .Q(w_buf_3_load_7_reg_3095[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_7_reg_3095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_8),
        .Q(w_buf_3_load_7_reg_3095[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_7),
        .Q(w_buf_3_load_8_reg_3175[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_6),
        .Q(w_buf_3_load_8_reg_3175[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_5),
        .Q(w_buf_3_load_8_reg_3175[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_4),
        .Q(w_buf_3_load_8_reg_3175[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_3),
        .Q(w_buf_3_load_8_reg_3175[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_2),
        .Q(w_buf_3_load_8_reg_3175[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_1),
        .Q(w_buf_3_load_8_reg_3175[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_8_reg_3175_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_3_U_n_0),
        .Q(w_buf_3_load_8_reg_3175[7]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_15),
        .Q(w_buf_3_load_reg_2050[0]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_14),
        .Q(w_buf_3_load_reg_2050[1]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_13),
        .Q(w_buf_3_load_reg_2050[2]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_12),
        .Q(w_buf_3_load_reg_2050[3]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_11),
        .Q(w_buf_3_load_reg_2050[4]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_10),
        .Q(w_buf_3_load_reg_2050[5]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_9),
        .Q(w_buf_3_load_reg_2050[6]),
        .R(1'b0));
  FDRE \w_buf_3_load_reg_2050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_3_U_n_8),
        .Q(w_buf_3_load_reg_2050[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16 w_buf_4_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__3(p_0_in__3),
        .q0({w_buf_4_U_n_8,w_buf_4_U_n_9,w_buf_4_U_n_10,w_buf_4_U_n_11,w_buf_4_U_n_12,w_buf_4_U_n_13,w_buf_4_U_n_14,w_buf_4_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_4_U_n_0,w_buf_4_U_n_1,w_buf_4_U_n_2,w_buf_4_U_n_3,w_buf_4_U_n_4,w_buf_4_U_n_5,w_buf_4_U_n_6,w_buf_4_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_4_load_1_reg_2295_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_7),
        .Q(w_buf_4_load_1_reg_2295[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_6),
        .Q(w_buf_4_load_1_reg_2295[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_5),
        .Q(w_buf_4_load_1_reg_2295[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_4),
        .Q(w_buf_4_load_1_reg_2295[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_3),
        .Q(w_buf_4_load_1_reg_2295[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_2),
        .Q(w_buf_4_load_1_reg_2295[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_1),
        .Q(w_buf_4_load_1_reg_2295[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_1_reg_2295_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_0),
        .Q(w_buf_4_load_1_reg_2295[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_15),
        .Q(w_buf_4_load_2_reg_2375[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_14),
        .Q(w_buf_4_load_2_reg_2375[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_13),
        .Q(w_buf_4_load_2_reg_2375[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_12),
        .Q(w_buf_4_load_2_reg_2375[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_11),
        .Q(w_buf_4_load_2_reg_2375[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_10),
        .Q(w_buf_4_load_2_reg_2375[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_9),
        .Q(w_buf_4_load_2_reg_2375[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_2_reg_2375_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_4_U_n_8),
        .Q(w_buf_4_load_2_reg_2375[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_15),
        .Q(w_buf_4_load_3_reg_2615[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_14),
        .Q(w_buf_4_load_3_reg_2615[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_13),
        .Q(w_buf_4_load_3_reg_2615[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_12),
        .Q(w_buf_4_load_3_reg_2615[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_11),
        .Q(w_buf_4_load_3_reg_2615[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_10),
        .Q(w_buf_4_load_3_reg_2615[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_9),
        .Q(w_buf_4_load_3_reg_2615[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_3_reg_2615_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_8),
        .Q(w_buf_4_load_3_reg_2615[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_7),
        .Q(w_buf_4_load_4_reg_2695[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_6),
        .Q(w_buf_4_load_4_reg_2695[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_5),
        .Q(w_buf_4_load_4_reg_2695[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_4),
        .Q(w_buf_4_load_4_reg_2695[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_3),
        .Q(w_buf_4_load_4_reg_2695[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_2),
        .Q(w_buf_4_load_4_reg_2695[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_1),
        .Q(w_buf_4_load_4_reg_2695[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_4_reg_2695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_4_U_n_0),
        .Q(w_buf_4_load_4_reg_2695[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_15),
        .Q(w_buf_4_load_5_reg_2940[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_14),
        .Q(w_buf_4_load_5_reg_2940[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_13),
        .Q(w_buf_4_load_5_reg_2940[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_12),
        .Q(w_buf_4_load_5_reg_2940[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_11),
        .Q(w_buf_4_load_5_reg_2940[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_10),
        .Q(w_buf_4_load_5_reg_2940[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_9),
        .Q(w_buf_4_load_5_reg_2940[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_5_reg_2940_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_8),
        .Q(w_buf_4_load_5_reg_2940[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_7),
        .Q(w_buf_4_load_6_reg_3020[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_6),
        .Q(w_buf_4_load_6_reg_3020[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_5),
        .Q(w_buf_4_load_6_reg_3020[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_4),
        .Q(w_buf_4_load_6_reg_3020[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_3),
        .Q(w_buf_4_load_6_reg_3020[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_2),
        .Q(w_buf_4_load_6_reg_3020[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_1),
        .Q(w_buf_4_load_6_reg_3020[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_6_reg_3020_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_4_U_n_0),
        .Q(w_buf_4_load_6_reg_3020[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_15),
        .Q(w_buf_4_load_7_reg_3100[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_14),
        .Q(w_buf_4_load_7_reg_3100[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_13),
        .Q(w_buf_4_load_7_reg_3100[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_12),
        .Q(w_buf_4_load_7_reg_3100[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_11),
        .Q(w_buf_4_load_7_reg_3100[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_10),
        .Q(w_buf_4_load_7_reg_3100[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_9),
        .Q(w_buf_4_load_7_reg_3100[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_7_reg_3100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_8),
        .Q(w_buf_4_load_7_reg_3100[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_7),
        .Q(w_buf_4_load_8_reg_3180[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_6),
        .Q(w_buf_4_load_8_reg_3180[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_5),
        .Q(w_buf_4_load_8_reg_3180[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_4),
        .Q(w_buf_4_load_8_reg_3180[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_3),
        .Q(w_buf_4_load_8_reg_3180[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_2),
        .Q(w_buf_4_load_8_reg_3180[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_1),
        .Q(w_buf_4_load_8_reg_3180[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_8_reg_3180_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_4_U_n_0),
        .Q(w_buf_4_load_8_reg_3180[7]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_15),
        .Q(w_buf_4_load_reg_2055[0]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_14),
        .Q(w_buf_4_load_reg_2055[1]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_13),
        .Q(w_buf_4_load_reg_2055[2]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_12),
        .Q(w_buf_4_load_reg_2055[3]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_11),
        .Q(w_buf_4_load_reg_2055[4]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_10),
        .Q(w_buf_4_load_reg_2055[5]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_9),
        .Q(w_buf_4_load_reg_2055[6]),
        .R(1'b0));
  FDRE \w_buf_4_load_reg_2055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_4_U_n_8),
        .Q(w_buf_4_load_reg_2055[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17 w_buf_5_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__4(p_0_in__4),
        .q0({w_buf_5_U_n_8,w_buf_5_U_n_9,w_buf_5_U_n_10,w_buf_5_U_n_11,w_buf_5_U_n_12,w_buf_5_U_n_13,w_buf_5_U_n_14,w_buf_5_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_5_U_n_0,w_buf_5_U_n_1,w_buf_5_U_n_2,w_buf_5_U_n_3,w_buf_5_U_n_4,w_buf_5_U_n_5,w_buf_5_U_n_6,w_buf_5_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_5_load_1_reg_2300_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_7),
        .Q(w_buf_5_load_1_reg_2300[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_6),
        .Q(w_buf_5_load_1_reg_2300[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_5),
        .Q(w_buf_5_load_1_reg_2300[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_4),
        .Q(w_buf_5_load_1_reg_2300[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_3),
        .Q(w_buf_5_load_1_reg_2300[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_2),
        .Q(w_buf_5_load_1_reg_2300[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_1),
        .Q(w_buf_5_load_1_reg_2300[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_1_reg_2300_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_0),
        .Q(w_buf_5_load_1_reg_2300[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_15),
        .Q(w_buf_5_load_2_reg_2380[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_14),
        .Q(w_buf_5_load_2_reg_2380[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_13),
        .Q(w_buf_5_load_2_reg_2380[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_12),
        .Q(w_buf_5_load_2_reg_2380[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_11),
        .Q(w_buf_5_load_2_reg_2380[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_10),
        .Q(w_buf_5_load_2_reg_2380[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_9),
        .Q(w_buf_5_load_2_reg_2380[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_2_reg_2380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_5_U_n_8),
        .Q(w_buf_5_load_2_reg_2380[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_15),
        .Q(w_buf_5_load_3_reg_2620[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_14),
        .Q(w_buf_5_load_3_reg_2620[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_13),
        .Q(w_buf_5_load_3_reg_2620[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_12),
        .Q(w_buf_5_load_3_reg_2620[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_11),
        .Q(w_buf_5_load_3_reg_2620[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_10),
        .Q(w_buf_5_load_3_reg_2620[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_9),
        .Q(w_buf_5_load_3_reg_2620[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_3_reg_2620_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_8),
        .Q(w_buf_5_load_3_reg_2620[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_7),
        .Q(w_buf_5_load_4_reg_2700[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_6),
        .Q(w_buf_5_load_4_reg_2700[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_5),
        .Q(w_buf_5_load_4_reg_2700[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_4),
        .Q(w_buf_5_load_4_reg_2700[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_3),
        .Q(w_buf_5_load_4_reg_2700[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_2),
        .Q(w_buf_5_load_4_reg_2700[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_1),
        .Q(w_buf_5_load_4_reg_2700[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_4_reg_2700_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_5_U_n_0),
        .Q(w_buf_5_load_4_reg_2700[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_15),
        .Q(w_buf_5_load_5_reg_2945[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_14),
        .Q(w_buf_5_load_5_reg_2945[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_13),
        .Q(w_buf_5_load_5_reg_2945[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_12),
        .Q(w_buf_5_load_5_reg_2945[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_11),
        .Q(w_buf_5_load_5_reg_2945[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_10),
        .Q(w_buf_5_load_5_reg_2945[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_9),
        .Q(w_buf_5_load_5_reg_2945[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_5_reg_2945_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_8),
        .Q(w_buf_5_load_5_reg_2945[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_7),
        .Q(w_buf_5_load_6_reg_3025[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_6),
        .Q(w_buf_5_load_6_reg_3025[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_5),
        .Q(w_buf_5_load_6_reg_3025[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_4),
        .Q(w_buf_5_load_6_reg_3025[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_3),
        .Q(w_buf_5_load_6_reg_3025[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_2),
        .Q(w_buf_5_load_6_reg_3025[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_1),
        .Q(w_buf_5_load_6_reg_3025[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_6_reg_3025_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_5_U_n_0),
        .Q(w_buf_5_load_6_reg_3025[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_15),
        .Q(w_buf_5_load_7_reg_3105[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_14),
        .Q(w_buf_5_load_7_reg_3105[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_13),
        .Q(w_buf_5_load_7_reg_3105[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_12),
        .Q(w_buf_5_load_7_reg_3105[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_11),
        .Q(w_buf_5_load_7_reg_3105[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_10),
        .Q(w_buf_5_load_7_reg_3105[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_9),
        .Q(w_buf_5_load_7_reg_3105[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_7_reg_3105_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_8),
        .Q(w_buf_5_load_7_reg_3105[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_7),
        .Q(w_buf_5_load_8_reg_3185[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_6),
        .Q(w_buf_5_load_8_reg_3185[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_5),
        .Q(w_buf_5_load_8_reg_3185[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_4),
        .Q(w_buf_5_load_8_reg_3185[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_3),
        .Q(w_buf_5_load_8_reg_3185[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_2),
        .Q(w_buf_5_load_8_reg_3185[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_1),
        .Q(w_buf_5_load_8_reg_3185[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_8_reg_3185_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_5_U_n_0),
        .Q(w_buf_5_load_8_reg_3185[7]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_15),
        .Q(w_buf_5_load_reg_2060[0]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_14),
        .Q(w_buf_5_load_reg_2060[1]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_13),
        .Q(w_buf_5_load_reg_2060[2]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_12),
        .Q(w_buf_5_load_reg_2060[3]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_11),
        .Q(w_buf_5_load_reg_2060[4]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_10),
        .Q(w_buf_5_load_reg_2060[5]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_9),
        .Q(w_buf_5_load_reg_2060[6]),
        .R(1'b0));
  FDRE \w_buf_5_load_reg_2060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_5_U_n_8),
        .Q(w_buf_5_load_reg_2060[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18 w_buf_6_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__5(p_0_in__5),
        .q0({w_buf_6_U_n_8,w_buf_6_U_n_9,w_buf_6_U_n_10,w_buf_6_U_n_11,w_buf_6_U_n_12,w_buf_6_U_n_13,w_buf_6_U_n_14,w_buf_6_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_6_U_n_0,w_buf_6_U_n_1,w_buf_6_U_n_2,w_buf_6_U_n_3,w_buf_6_U_n_4,w_buf_6_U_n_5,w_buf_6_U_n_6,w_buf_6_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_6_load_1_reg_2305_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_7),
        .Q(w_buf_6_load_1_reg_2305[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_6),
        .Q(w_buf_6_load_1_reg_2305[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_5),
        .Q(w_buf_6_load_1_reg_2305[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_4),
        .Q(w_buf_6_load_1_reg_2305[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_3),
        .Q(w_buf_6_load_1_reg_2305[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_2),
        .Q(w_buf_6_load_1_reg_2305[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_1),
        .Q(w_buf_6_load_1_reg_2305[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_1_reg_2305_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_0),
        .Q(w_buf_6_load_1_reg_2305[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_15),
        .Q(w_buf_6_load_2_reg_2385[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_14),
        .Q(w_buf_6_load_2_reg_2385[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_13),
        .Q(w_buf_6_load_2_reg_2385[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_12),
        .Q(w_buf_6_load_2_reg_2385[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_11),
        .Q(w_buf_6_load_2_reg_2385[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_10),
        .Q(w_buf_6_load_2_reg_2385[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_9),
        .Q(w_buf_6_load_2_reg_2385[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_2_reg_2385_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_6_U_n_8),
        .Q(w_buf_6_load_2_reg_2385[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_15),
        .Q(w_buf_6_load_3_reg_2625[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_14),
        .Q(w_buf_6_load_3_reg_2625[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_13),
        .Q(w_buf_6_load_3_reg_2625[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_12),
        .Q(w_buf_6_load_3_reg_2625[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_11),
        .Q(w_buf_6_load_3_reg_2625[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_10),
        .Q(w_buf_6_load_3_reg_2625[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_9),
        .Q(w_buf_6_load_3_reg_2625[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_3_reg_2625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_8),
        .Q(w_buf_6_load_3_reg_2625[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_7),
        .Q(w_buf_6_load_4_reg_2705[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_6),
        .Q(w_buf_6_load_4_reg_2705[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_5),
        .Q(w_buf_6_load_4_reg_2705[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_4),
        .Q(w_buf_6_load_4_reg_2705[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_3),
        .Q(w_buf_6_load_4_reg_2705[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_2),
        .Q(w_buf_6_load_4_reg_2705[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_1),
        .Q(w_buf_6_load_4_reg_2705[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_4_reg_2705_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_6_U_n_0),
        .Q(w_buf_6_load_4_reg_2705[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_15),
        .Q(w_buf_6_load_5_reg_2950[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_14),
        .Q(w_buf_6_load_5_reg_2950[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_13),
        .Q(w_buf_6_load_5_reg_2950[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_12),
        .Q(w_buf_6_load_5_reg_2950[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_11),
        .Q(w_buf_6_load_5_reg_2950[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_10),
        .Q(w_buf_6_load_5_reg_2950[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_9),
        .Q(w_buf_6_load_5_reg_2950[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_5_reg_2950_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_8),
        .Q(w_buf_6_load_5_reg_2950[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_7),
        .Q(w_buf_6_load_6_reg_3030[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_6),
        .Q(w_buf_6_load_6_reg_3030[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_5),
        .Q(w_buf_6_load_6_reg_3030[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_4),
        .Q(w_buf_6_load_6_reg_3030[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_3),
        .Q(w_buf_6_load_6_reg_3030[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_2),
        .Q(w_buf_6_load_6_reg_3030[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_1),
        .Q(w_buf_6_load_6_reg_3030[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_6_reg_3030_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_6_U_n_0),
        .Q(w_buf_6_load_6_reg_3030[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_15),
        .Q(w_buf_6_load_7_reg_3110[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_14),
        .Q(w_buf_6_load_7_reg_3110[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_13),
        .Q(w_buf_6_load_7_reg_3110[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_12),
        .Q(w_buf_6_load_7_reg_3110[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_11),
        .Q(w_buf_6_load_7_reg_3110[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_10),
        .Q(w_buf_6_load_7_reg_3110[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_9),
        .Q(w_buf_6_load_7_reg_3110[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_7_reg_3110_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_8),
        .Q(w_buf_6_load_7_reg_3110[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_7),
        .Q(w_buf_6_load_8_reg_3190[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_6),
        .Q(w_buf_6_load_8_reg_3190[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_5),
        .Q(w_buf_6_load_8_reg_3190[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_4),
        .Q(w_buf_6_load_8_reg_3190[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_3),
        .Q(w_buf_6_load_8_reg_3190[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_2),
        .Q(w_buf_6_load_8_reg_3190[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_1),
        .Q(w_buf_6_load_8_reg_3190[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_8_reg_3190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_6_U_n_0),
        .Q(w_buf_6_load_8_reg_3190[7]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_15),
        .Q(w_buf_6_load_reg_2065[0]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_14),
        .Q(w_buf_6_load_reg_2065[1]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_13),
        .Q(w_buf_6_load_reg_2065[2]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_12),
        .Q(w_buf_6_load_reg_2065[3]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_11),
        .Q(w_buf_6_load_reg_2065[4]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_10),
        .Q(w_buf_6_load_reg_2065[5]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_9),
        .Q(w_buf_6_load_reg_2065[6]),
        .R(1'b0));
  FDRE \w_buf_6_load_reg_2065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_6_U_n_8),
        .Q(w_buf_6_load_reg_2065[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19 w_buf_7_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__6(p_0_in__6),
        .q0({w_buf_7_U_n_8,w_buf_7_U_n_9,w_buf_7_U_n_10,w_buf_7_U_n_11,w_buf_7_U_n_12,w_buf_7_U_n_13,w_buf_7_U_n_14,w_buf_7_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_7_U_n_0,w_buf_7_U_n_1,w_buf_7_U_n_2,w_buf_7_U_n_3,w_buf_7_U_n_4,w_buf_7_U_n_5,w_buf_7_U_n_6,w_buf_7_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_7_load_1_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_7),
        .Q(w_buf_7_load_1_reg_2310[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_6),
        .Q(w_buf_7_load_1_reg_2310[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_5),
        .Q(w_buf_7_load_1_reg_2310[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_4),
        .Q(w_buf_7_load_1_reg_2310[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_3),
        .Q(w_buf_7_load_1_reg_2310[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_2),
        .Q(w_buf_7_load_1_reg_2310[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_1),
        .Q(w_buf_7_load_1_reg_2310[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_1_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_0),
        .Q(w_buf_7_load_1_reg_2310[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_15),
        .Q(w_buf_7_load_2_reg_2390[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_14),
        .Q(w_buf_7_load_2_reg_2390[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_13),
        .Q(w_buf_7_load_2_reg_2390[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_12),
        .Q(w_buf_7_load_2_reg_2390[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_11),
        .Q(w_buf_7_load_2_reg_2390[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_10),
        .Q(w_buf_7_load_2_reg_2390[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_9),
        .Q(w_buf_7_load_2_reg_2390[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_2_reg_2390_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_7_U_n_8),
        .Q(w_buf_7_load_2_reg_2390[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_15),
        .Q(w_buf_7_load_3_reg_2630[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_14),
        .Q(w_buf_7_load_3_reg_2630[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_13),
        .Q(w_buf_7_load_3_reg_2630[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_12),
        .Q(w_buf_7_load_3_reg_2630[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_11),
        .Q(w_buf_7_load_3_reg_2630[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_10),
        .Q(w_buf_7_load_3_reg_2630[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_9),
        .Q(w_buf_7_load_3_reg_2630[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_3_reg_2630_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_8),
        .Q(w_buf_7_load_3_reg_2630[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_7),
        .Q(w_buf_7_load_4_reg_2710[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_6),
        .Q(w_buf_7_load_4_reg_2710[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_5),
        .Q(w_buf_7_load_4_reg_2710[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_4),
        .Q(w_buf_7_load_4_reg_2710[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_3),
        .Q(w_buf_7_load_4_reg_2710[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_2),
        .Q(w_buf_7_load_4_reg_2710[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_1),
        .Q(w_buf_7_load_4_reg_2710[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_4_reg_2710_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_7_U_n_0),
        .Q(w_buf_7_load_4_reg_2710[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_15),
        .Q(w_buf_7_load_5_reg_2955[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_14),
        .Q(w_buf_7_load_5_reg_2955[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_13),
        .Q(w_buf_7_load_5_reg_2955[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_12),
        .Q(w_buf_7_load_5_reg_2955[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_11),
        .Q(w_buf_7_load_5_reg_2955[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_10),
        .Q(w_buf_7_load_5_reg_2955[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_9),
        .Q(w_buf_7_load_5_reg_2955[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_5_reg_2955_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_8),
        .Q(w_buf_7_load_5_reg_2955[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_7),
        .Q(w_buf_7_load_6_reg_3035[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_6),
        .Q(w_buf_7_load_6_reg_3035[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_5),
        .Q(w_buf_7_load_6_reg_3035[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_4),
        .Q(w_buf_7_load_6_reg_3035[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_3),
        .Q(w_buf_7_load_6_reg_3035[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_2),
        .Q(w_buf_7_load_6_reg_3035[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_1),
        .Q(w_buf_7_load_6_reg_3035[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_6_reg_3035_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_7_U_n_0),
        .Q(w_buf_7_load_6_reg_3035[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_15),
        .Q(w_buf_7_load_7_reg_3115[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_14),
        .Q(w_buf_7_load_7_reg_3115[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_13),
        .Q(w_buf_7_load_7_reg_3115[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_12),
        .Q(w_buf_7_load_7_reg_3115[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_11),
        .Q(w_buf_7_load_7_reg_3115[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_10),
        .Q(w_buf_7_load_7_reg_3115[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_9),
        .Q(w_buf_7_load_7_reg_3115[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_7_reg_3115_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_8),
        .Q(w_buf_7_load_7_reg_3115[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_7),
        .Q(w_buf_7_load_8_reg_3195[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_6),
        .Q(w_buf_7_load_8_reg_3195[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_5),
        .Q(w_buf_7_load_8_reg_3195[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_4),
        .Q(w_buf_7_load_8_reg_3195[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_3),
        .Q(w_buf_7_load_8_reg_3195[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_2),
        .Q(w_buf_7_load_8_reg_3195[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_1),
        .Q(w_buf_7_load_8_reg_3195[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_8_reg_3195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_7_U_n_0),
        .Q(w_buf_7_load_8_reg_3195[7]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_15),
        .Q(w_buf_7_load_reg_2070[0]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_14),
        .Q(w_buf_7_load_reg_2070[1]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_13),
        .Q(w_buf_7_load_reg_2070[2]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_12),
        .Q(w_buf_7_load_reg_2070[3]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_11),
        .Q(w_buf_7_load_reg_2070[4]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_10),
        .Q(w_buf_7_load_reg_2070[5]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_9),
        .Q(w_buf_7_load_reg_2070[6]),
        .R(1'b0));
  FDRE \w_buf_7_load_reg_2070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_7_U_n_8),
        .Q(w_buf_7_load_reg_2070[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20 w_buf_8_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__7(p_0_in__7),
        .q0({w_buf_8_U_n_8,w_buf_8_U_n_9,w_buf_8_U_n_10,w_buf_8_U_n_11,w_buf_8_U_n_12,w_buf_8_U_n_13,w_buf_8_U_n_14,w_buf_8_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_8_U_n_0,w_buf_8_U_n_1,w_buf_8_U_n_2,w_buf_8_U_n_3,w_buf_8_U_n_4,w_buf_8_U_n_5,w_buf_8_U_n_6,w_buf_8_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_8_load_1_reg_2315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_7),
        .Q(w_buf_8_load_1_reg_2315[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_6),
        .Q(w_buf_8_load_1_reg_2315[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_5),
        .Q(w_buf_8_load_1_reg_2315[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_4),
        .Q(w_buf_8_load_1_reg_2315[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_3),
        .Q(w_buf_8_load_1_reg_2315[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_2),
        .Q(w_buf_8_load_1_reg_2315[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_1),
        .Q(w_buf_8_load_1_reg_2315[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_1_reg_2315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_0),
        .Q(w_buf_8_load_1_reg_2315[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_15),
        .Q(w_buf_8_load_2_reg_2395[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_14),
        .Q(w_buf_8_load_2_reg_2395[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_13),
        .Q(w_buf_8_load_2_reg_2395[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_12),
        .Q(w_buf_8_load_2_reg_2395[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_11),
        .Q(w_buf_8_load_2_reg_2395[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_10),
        .Q(w_buf_8_load_2_reg_2395[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_9),
        .Q(w_buf_8_load_2_reg_2395[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_2_reg_2395_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_8_U_n_8),
        .Q(w_buf_8_load_2_reg_2395[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_15),
        .Q(w_buf_8_load_3_reg_2635[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_14),
        .Q(w_buf_8_load_3_reg_2635[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_13),
        .Q(w_buf_8_load_3_reg_2635[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_12),
        .Q(w_buf_8_load_3_reg_2635[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_11),
        .Q(w_buf_8_load_3_reg_2635[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_10),
        .Q(w_buf_8_load_3_reg_2635[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_9),
        .Q(w_buf_8_load_3_reg_2635[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_3_reg_2635_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_8),
        .Q(w_buf_8_load_3_reg_2635[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_7),
        .Q(w_buf_8_load_4_reg_2715[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_6),
        .Q(w_buf_8_load_4_reg_2715[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_5),
        .Q(w_buf_8_load_4_reg_2715[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_4),
        .Q(w_buf_8_load_4_reg_2715[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_3),
        .Q(w_buf_8_load_4_reg_2715[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_2),
        .Q(w_buf_8_load_4_reg_2715[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_1),
        .Q(w_buf_8_load_4_reg_2715[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_4_reg_2715_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_8_U_n_0),
        .Q(w_buf_8_load_4_reg_2715[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_15),
        .Q(w_buf_8_load_5_reg_2960[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_14),
        .Q(w_buf_8_load_5_reg_2960[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_13),
        .Q(w_buf_8_load_5_reg_2960[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_12),
        .Q(w_buf_8_load_5_reg_2960[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_11),
        .Q(w_buf_8_load_5_reg_2960[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_10),
        .Q(w_buf_8_load_5_reg_2960[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_9),
        .Q(w_buf_8_load_5_reg_2960[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_5_reg_2960_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_8),
        .Q(w_buf_8_load_5_reg_2960[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_7),
        .Q(w_buf_8_load_6_reg_3040[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_6),
        .Q(w_buf_8_load_6_reg_3040[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_5),
        .Q(w_buf_8_load_6_reg_3040[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_4),
        .Q(w_buf_8_load_6_reg_3040[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_3),
        .Q(w_buf_8_load_6_reg_3040[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_2),
        .Q(w_buf_8_load_6_reg_3040[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_1),
        .Q(w_buf_8_load_6_reg_3040[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_6_reg_3040_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_8_U_n_0),
        .Q(w_buf_8_load_6_reg_3040[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_15),
        .Q(w_buf_8_load_7_reg_3120[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_14),
        .Q(w_buf_8_load_7_reg_3120[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_13),
        .Q(w_buf_8_load_7_reg_3120[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_12),
        .Q(w_buf_8_load_7_reg_3120[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_11),
        .Q(w_buf_8_load_7_reg_3120[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_10),
        .Q(w_buf_8_load_7_reg_3120[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_9),
        .Q(w_buf_8_load_7_reg_3120[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_7_reg_3120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_8),
        .Q(w_buf_8_load_7_reg_3120[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_7),
        .Q(w_buf_8_load_8_reg_3200[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_6),
        .Q(w_buf_8_load_8_reg_3200[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_5),
        .Q(w_buf_8_load_8_reg_3200[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_4),
        .Q(w_buf_8_load_8_reg_3200[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_3),
        .Q(w_buf_8_load_8_reg_3200[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_2),
        .Q(w_buf_8_load_8_reg_3200[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_1),
        .Q(w_buf_8_load_8_reg_3200[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_8_reg_3200_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_8_U_n_0),
        .Q(w_buf_8_load_8_reg_3200[7]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_15),
        .Q(w_buf_8_load_reg_2075[0]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_14),
        .Q(w_buf_8_load_reg_2075[1]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_13),
        .Q(w_buf_8_load_reg_2075[2]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_12),
        .Q(w_buf_8_load_reg_2075[3]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_11),
        .Q(w_buf_8_load_reg_2075[4]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_10),
        .Q(w_buf_8_load_reg_2075[5]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_9),
        .Q(w_buf_8_load_reg_2075[6]),
        .R(1'b0));
  FDRE \w_buf_8_load_reg_2075_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_8_U_n_8),
        .Q(w_buf_8_load_reg_2075[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21 w_buf_9_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in__8(p_0_in__8),
        .q0({w_buf_9_U_n_8,w_buf_9_U_n_9,w_buf_9_U_n_10,w_buf_9_U_n_11,w_buf_9_U_n_12,w_buf_9_U_n_13,w_buf_9_U_n_14,w_buf_9_U_n_15}),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1({w_buf_9_U_n_0,w_buf_9_U_n_1,w_buf_9_U_n_2,w_buf_9_U_n_3,w_buf_9_U_n_4,w_buf_9_U_n_5,w_buf_9_U_n_6,w_buf_9_U_n_7}),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_9_load_1_reg_2320_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_7),
        .Q(w_buf_9_load_1_reg_2320[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_6),
        .Q(w_buf_9_load_1_reg_2320[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_5),
        .Q(w_buf_9_load_1_reg_2320[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_4),
        .Q(w_buf_9_load_1_reg_2320[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_3),
        .Q(w_buf_9_load_1_reg_2320[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_2),
        .Q(w_buf_9_load_1_reg_2320[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_1),
        .Q(w_buf_9_load_1_reg_2320[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_1_reg_2320_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_0),
        .Q(w_buf_9_load_1_reg_2320[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_15),
        .Q(w_buf_9_load_2_reg_2400[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_14),
        .Q(w_buf_9_load_2_reg_2400[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_13),
        .Q(w_buf_9_load_2_reg_2400[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_12),
        .Q(w_buf_9_load_2_reg_2400[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_11),
        .Q(w_buf_9_load_2_reg_2400[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_10),
        .Q(w_buf_9_load_2_reg_2400[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_9),
        .Q(w_buf_9_load_2_reg_2400[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_2_reg_2400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(w_buf_9_U_n_8),
        .Q(w_buf_9_load_2_reg_2400[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_15),
        .Q(w_buf_9_load_3_reg_2640[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_14),
        .Q(w_buf_9_load_3_reg_2640[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_13),
        .Q(w_buf_9_load_3_reg_2640[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_12),
        .Q(w_buf_9_load_3_reg_2640[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_11),
        .Q(w_buf_9_load_3_reg_2640[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_10),
        .Q(w_buf_9_load_3_reg_2640[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_9),
        .Q(w_buf_9_load_3_reg_2640[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_3_reg_2640_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_8),
        .Q(w_buf_9_load_3_reg_2640[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_7),
        .Q(w_buf_9_load_4_reg_2720[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_6),
        .Q(w_buf_9_load_4_reg_2720[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_5),
        .Q(w_buf_9_load_4_reg_2720[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_4),
        .Q(w_buf_9_load_4_reg_2720[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_3),
        .Q(w_buf_9_load_4_reg_2720[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_2),
        .Q(w_buf_9_load_4_reg_2720[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_1),
        .Q(w_buf_9_load_4_reg_2720[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_4_reg_2720_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(w_buf_9_U_n_0),
        .Q(w_buf_9_load_4_reg_2720[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_15),
        .Q(w_buf_9_load_5_reg_2965[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_14),
        .Q(w_buf_9_load_5_reg_2965[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_13),
        .Q(w_buf_9_load_5_reg_2965[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_12),
        .Q(w_buf_9_load_5_reg_2965[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_11),
        .Q(w_buf_9_load_5_reg_2965[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_10),
        .Q(w_buf_9_load_5_reg_2965[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_9),
        .Q(w_buf_9_load_5_reg_2965[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_5_reg_2965_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_8),
        .Q(w_buf_9_load_5_reg_2965[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_7),
        .Q(w_buf_9_load_6_reg_3045[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_6),
        .Q(w_buf_9_load_6_reg_3045[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_5),
        .Q(w_buf_9_load_6_reg_3045[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_4),
        .Q(w_buf_9_load_6_reg_3045[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_3),
        .Q(w_buf_9_load_6_reg_3045[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_2),
        .Q(w_buf_9_load_6_reg_3045[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_1),
        .Q(w_buf_9_load_6_reg_3045[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_6_reg_3045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(w_buf_9_U_n_0),
        .Q(w_buf_9_load_6_reg_3045[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_15),
        .Q(w_buf_9_load_7_reg_3125[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_14),
        .Q(w_buf_9_load_7_reg_3125[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_13),
        .Q(w_buf_9_load_7_reg_3125[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_12),
        .Q(w_buf_9_load_7_reg_3125[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_11),
        .Q(w_buf_9_load_7_reg_3125[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_10),
        .Q(w_buf_9_load_7_reg_3125[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_9),
        .Q(w_buf_9_load_7_reg_3125[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_7_reg_3125_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_8),
        .Q(w_buf_9_load_7_reg_3125[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_7),
        .Q(w_buf_9_load_8_reg_3205[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_6),
        .Q(w_buf_9_load_8_reg_3205[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_5),
        .Q(w_buf_9_load_8_reg_3205[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_4),
        .Q(w_buf_9_load_8_reg_3205[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_3),
        .Q(w_buf_9_load_8_reg_3205[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_2),
        .Q(w_buf_9_load_8_reg_3205[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_1),
        .Q(w_buf_9_load_8_reg_3205[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_8_reg_3205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(w_buf_9_U_n_0),
        .Q(w_buf_9_load_8_reg_3205[7]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_15),
        .Q(w_buf_9_load_reg_2080[0]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_14),
        .Q(w_buf_9_load_reg_2080[1]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_13),
        .Q(w_buf_9_load_reg_2080[2]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_12),
        .Q(w_buf_9_load_reg_2080[3]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_11),
        .Q(w_buf_9_load_reg_2080[4]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_10),
        .Q(w_buf_9_load_reg_2080[5]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_9),
        .Q(w_buf_9_load_reg_2080[6]),
        .R(1'b0));
  FDRE \w_buf_9_load_reg_2080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(w_buf_9_U_n_8),
        .Q(w_buf_9_load_reg_2080[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22 w_buf_U
       (.E(w_buf_10_ce1_local),
        .Q(ap_CS_fsm_state26),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .q0(q0),
        .\q0_reg[7]_0 (w_buf_ce0),
        .q1(q1),
        .\q1_reg[0]_0 (grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_n_24),
        .w_buf_10_address1_local(w_buf_10_address1_local),
        .w_buf_address0(w_buf_address0),
        .w_buf_d0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_w_buf_d0));
  FDRE \w_buf_load_1_reg_2275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[0]),
        .Q(w_buf_load_1_reg_2275[0]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[1]),
        .Q(w_buf_load_1_reg_2275[1]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[2]),
        .Q(w_buf_load_1_reg_2275[2]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[3]),
        .Q(w_buf_load_1_reg_2275[3]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[4]),
        .Q(w_buf_load_1_reg_2275[4]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[5]),
        .Q(w_buf_load_1_reg_2275[5]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[6]),
        .Q(w_buf_load_1_reg_2275[6]),
        .R(1'b0));
  FDRE \w_buf_load_1_reg_2275_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q1[7]),
        .Q(w_buf_load_1_reg_2275[7]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[0]),
        .Q(w_buf_load_2_reg_2355[0]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[1]),
        .Q(w_buf_load_2_reg_2355[1]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[2]),
        .Q(w_buf_load_2_reg_2355[2]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[3]),
        .Q(w_buf_load_2_reg_2355[3]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[4]),
        .Q(w_buf_load_2_reg_2355[4]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[5]),
        .Q(w_buf_load_2_reg_2355[5]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[6]),
        .Q(w_buf_load_2_reg_2355[6]),
        .R(1'b0));
  FDRE \w_buf_load_2_reg_2355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(q0[7]),
        .Q(w_buf_load_2_reg_2355[7]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[0]),
        .Q(w_buf_load_3_reg_2595[0]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[1]),
        .Q(w_buf_load_3_reg_2595[1]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[2]),
        .Q(w_buf_load_3_reg_2595[2]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[3]),
        .Q(w_buf_load_3_reg_2595[3]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[4]),
        .Q(w_buf_load_3_reg_2595[4]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[5]),
        .Q(w_buf_load_3_reg_2595[5]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[6]),
        .Q(w_buf_load_3_reg_2595[6]),
        .R(1'b0));
  FDRE \w_buf_load_3_reg_2595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q0[7]),
        .Q(w_buf_load_3_reg_2595[7]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[0]),
        .Q(w_buf_load_4_reg_2675[0]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[1]),
        .Q(w_buf_load_4_reg_2675[1]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[2]),
        .Q(w_buf_load_4_reg_2675[2]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[3]),
        .Q(w_buf_load_4_reg_2675[3]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[4]),
        .Q(w_buf_load_4_reg_2675[4]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[5]),
        .Q(w_buf_load_4_reg_2675[5]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[6]),
        .Q(w_buf_load_4_reg_2675[6]),
        .R(1'b0));
  FDRE \w_buf_load_4_reg_2675_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(q1[7]),
        .Q(w_buf_load_4_reg_2675[7]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[0]),
        .Q(w_buf_load_5_reg_2920[0]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[1]),
        .Q(w_buf_load_5_reg_2920[1]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[2]),
        .Q(w_buf_load_5_reg_2920[2]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[3]),
        .Q(w_buf_load_5_reg_2920[3]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[4]),
        .Q(w_buf_load_5_reg_2920[4]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[5]),
        .Q(w_buf_load_5_reg_2920[5]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[6]),
        .Q(w_buf_load_5_reg_2920[6]),
        .R(1'b0));
  FDRE \w_buf_load_5_reg_2920_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q0[7]),
        .Q(w_buf_load_5_reg_2920[7]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[0]),
        .Q(w_buf_load_6_reg_3000[0]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[1]),
        .Q(w_buf_load_6_reg_3000[1]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[2]),
        .Q(w_buf_load_6_reg_3000[2]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[3]),
        .Q(w_buf_load_6_reg_3000[3]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[4]),
        .Q(w_buf_load_6_reg_3000[4]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[5]),
        .Q(w_buf_load_6_reg_3000[5]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[6]),
        .Q(w_buf_load_6_reg_3000[6]),
        .R(1'b0));
  FDRE \w_buf_load_6_reg_3000_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(q1[7]),
        .Q(w_buf_load_6_reg_3000[7]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[0]),
        .Q(w_buf_load_7_reg_3080[0]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[1]),
        .Q(w_buf_load_7_reg_3080[1]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[2]),
        .Q(w_buf_load_7_reg_3080[2]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[3]),
        .Q(w_buf_load_7_reg_3080[3]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[4]),
        .Q(w_buf_load_7_reg_3080[4]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[5]),
        .Q(w_buf_load_7_reg_3080[5]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[6]),
        .Q(w_buf_load_7_reg_3080[6]),
        .R(1'b0));
  FDRE \w_buf_load_7_reg_3080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q0[7]),
        .Q(w_buf_load_7_reg_3080[7]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[0]),
        .Q(w_buf_load_8_reg_3160[0]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[1]),
        .Q(w_buf_load_8_reg_3160[1]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[2]),
        .Q(w_buf_load_8_reg_3160[2]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[3]),
        .Q(w_buf_load_8_reg_3160[3]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[4]),
        .Q(w_buf_load_8_reg_3160[4]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[5]),
        .Q(w_buf_load_8_reg_3160[5]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[6]),
        .Q(w_buf_load_8_reg_3160[6]),
        .R(1'b0));
  FDRE \w_buf_load_8_reg_3160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(q1[7]),
        .Q(w_buf_load_8_reg_3160[7]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[0]),
        .Q(w_buf_load_reg_2035[0]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[1]),
        .Q(w_buf_load_reg_2035[1]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[2]),
        .Q(w_buf_load_reg_2035[2]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[3]),
        .Q(w_buf_load_reg_2035[3]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[4]),
        .Q(w_buf_load_reg_2035[4]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[5]),
        .Q(w_buf_load_reg_2035[5]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[6]),
        .Q(w_buf_load_reg_2035[6]),
        .R(1'b0));
  FDRE \w_buf_load_reg_2035_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(q0[7]),
        .Q(w_buf_load_reg_2035[7]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[0]),
        .Q(weights_read_reg_1773[0]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[10]),
        .Q(weights_read_reg_1773[10]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[11]),
        .Q(weights_read_reg_1773[11]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[12]),
        .Q(weights_read_reg_1773[12]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[13]),
        .Q(weights_read_reg_1773[13]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[14]),
        .Q(weights_read_reg_1773[14]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[15]),
        .Q(weights_read_reg_1773[15]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[16]),
        .Q(weights_read_reg_1773[16]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[17]),
        .Q(weights_read_reg_1773[17]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[18]),
        .Q(weights_read_reg_1773[18]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[19]),
        .Q(weights_read_reg_1773[19]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[1]),
        .Q(weights_read_reg_1773[1]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[20]),
        .Q(weights_read_reg_1773[20]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[21]),
        .Q(weights_read_reg_1773[21]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[22]),
        .Q(weights_read_reg_1773[22]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[23]),
        .Q(weights_read_reg_1773[23]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[24]),
        .Q(weights_read_reg_1773[24]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[25]),
        .Q(weights_read_reg_1773[25]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[26]),
        .Q(weights_read_reg_1773[26]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[27]),
        .Q(weights_read_reg_1773[27]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[28]),
        .Q(weights_read_reg_1773[28]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[29]),
        .Q(weights_read_reg_1773[29]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[2]),
        .Q(weights_read_reg_1773[2]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[30]),
        .Q(weights_read_reg_1773[30]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[31]),
        .Q(weights_read_reg_1773[31]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[32]),
        .Q(weights_read_reg_1773[32]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[33]),
        .Q(weights_read_reg_1773[33]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[34]),
        .Q(weights_read_reg_1773[34]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[35]),
        .Q(weights_read_reg_1773[35]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[36]),
        .Q(weights_read_reg_1773[36]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[37]),
        .Q(weights_read_reg_1773[37]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[38]),
        .Q(weights_read_reg_1773[38]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[39]),
        .Q(weights_read_reg_1773[39]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[3]),
        .Q(weights_read_reg_1773[3]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[40]),
        .Q(weights_read_reg_1773[40]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[41]),
        .Q(weights_read_reg_1773[41]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[42]),
        .Q(weights_read_reg_1773[42]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[43]),
        .Q(weights_read_reg_1773[43]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[44]),
        .Q(weights_read_reg_1773[44]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[45]),
        .Q(weights_read_reg_1773[45]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[46]),
        .Q(weights_read_reg_1773[46]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[47]),
        .Q(weights_read_reg_1773[47]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[48]),
        .Q(weights_read_reg_1773[48]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[49]),
        .Q(weights_read_reg_1773[49]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[4]),
        .Q(weights_read_reg_1773[4]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[50]),
        .Q(weights_read_reg_1773[50]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[51]),
        .Q(weights_read_reg_1773[51]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[52]),
        .Q(weights_read_reg_1773[52]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[53]),
        .Q(weights_read_reg_1773[53]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[54]),
        .Q(weights_read_reg_1773[54]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[55]),
        .Q(weights_read_reg_1773[55]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[56]),
        .Q(weights_read_reg_1773[56]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[57]),
        .Q(weights_read_reg_1773[57]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[58]),
        .Q(weights_read_reg_1773[58]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[59]),
        .Q(weights_read_reg_1773[59]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[5]),
        .Q(weights_read_reg_1773[5]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[60]),
        .Q(weights_read_reg_1773[60]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[61]),
        .Q(weights_read_reg_1773[61]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[62]),
        .Q(weights_read_reg_1773[62]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[63]),
        .Q(weights_read_reg_1773[63]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[6]),
        .Q(weights_read_reg_1773[6]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[7]),
        .Q(weights_read_reg_1773[7]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[8]),
        .Q(weights_read_reg_1773[8]),
        .R(1'b0));
  FDRE \weights_read_reg_1773_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[9]),
        .Q(weights_read_reg_1773[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_r_s_axi
   (\FSM_onehot_wstate_reg[2]_0 ,
    weights,
    output_r,
    s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    input_r,
    s_axi_control_r_RDATA,
    s_axi_control_r_WVALID,
    s_axi_control_r_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_r_AWADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB);
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [63:0]weights;
  output [63:0]output_r;
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]input_r;
  output [31:0]s_axi_control_r_RDATA;
  input s_axi_control_r_WVALID;
  input [5:0]s_axi_control_r_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_ARVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_AWVALID;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]input_r;
  wire \int_input_r[31]_i_1_n_0 ;
  wire [31:0]int_input_r_reg0;
  wire [31:0]int_input_r_reg06_out;
  wire \int_output_r[31]_i_1_n_0 ;
  wire \int_output_r[63]_i_1_n_0 ;
  wire [31:0]int_output_r_reg0;
  wire [31:0]int_output_r_reg01_out;
  wire \int_weights[31]_i_1_n_0 ;
  wire \int_weights[63]_i_1_n_0 ;
  wire [31:0]int_weights_reg0;
  wire [31:0]int_weights_reg03_out;
  wire [63:0]output_r;
  wire p_0_in;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_2__0_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_2__0_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1__0_n_0 ;
  wire \rdata[9]_i_2__0_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [3:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [63:0]weights;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RVALID),
        .I3(s_axi_control_r_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RREADY),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_r_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_r_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[0]),
        .O(int_input_r_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[10]),
        .O(int_input_r_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[11]),
        .O(int_input_r_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[12]),
        .O(int_input_r_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[13]),
        .O(int_input_r_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[14]),
        .O(int_input_r_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[15]),
        .O(int_input_r_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[16]),
        .O(int_input_r_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[17]),
        .O(int_input_r_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[18]),
        .O(int_input_r_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[19]),
        .O(int_input_r_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[1]),
        .O(int_input_r_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[20]),
        .O(int_input_r_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[21]),
        .O(int_input_r_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[22]),
        .O(int_input_r_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[23]),
        .O(int_input_r_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[24]),
        .O(int_input_r_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[25]),
        .O(int_input_r_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[26]),
        .O(int_input_r_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[27]),
        .O(int_input_r_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[28]),
        .O(int_input_r_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[29]),
        .O(int_input_r_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[2]),
        .O(int_input_r_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[30]),
        .O(int_input_r_reg06_out[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_input_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_input_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[31]),
        .O(int_input_r_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[32]),
        .O(int_input_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[33]),
        .O(int_input_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[34]),
        .O(int_input_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[35]),
        .O(int_input_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[36]),
        .O(int_input_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[37]),
        .O(int_input_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[38]),
        .O(int_input_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[39]),
        .O(int_input_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[3]),
        .O(int_input_r_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[40]),
        .O(int_input_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[41]),
        .O(int_input_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[42]),
        .O(int_input_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[43]),
        .O(int_input_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[44]),
        .O(int_input_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[45]),
        .O(int_input_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[46]),
        .O(int_input_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[47]),
        .O(int_input_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[48]),
        .O(int_input_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[49]),
        .O(int_input_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[4]),
        .O(int_input_r_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[50]),
        .O(int_input_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[51]),
        .O(int_input_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[52]),
        .O(int_input_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[53]),
        .O(int_input_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[54]),
        .O(int_input_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(input_r[55]),
        .O(int_input_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[56]),
        .O(int_input_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[57]),
        .O(int_input_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[58]),
        .O(int_input_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[59]),
        .O(int_input_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[5]),
        .O(int_input_r_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[60]),
        .O(int_input_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[61]),
        .O(int_input_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[62]),
        .O(int_input_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \int_input_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(s_axi_control_r_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(input_r[63]),
        .O(int_input_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[6]),
        .O(int_input_r_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(input_r[7]),
        .O(int_input_r_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[8]),
        .O(int_input_r_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(input_r[9]),
        .O(int_input_r_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[0]),
        .Q(input_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[10]),
        .Q(input_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[11]),
        .Q(input_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[12]),
        .Q(input_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[13]),
        .Q(input_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[14]),
        .Q(input_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[15]),
        .Q(input_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[16]),
        .Q(input_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[17]),
        .Q(input_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[18]),
        .Q(input_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[19]),
        .Q(input_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[1]),
        .Q(input_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[20]),
        .Q(input_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[21]),
        .Q(input_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[22]),
        .Q(input_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[23]),
        .Q(input_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[24]),
        .Q(input_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[25]),
        .Q(input_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[26]),
        .Q(input_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[27]),
        .Q(input_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[28]),
        .Q(input_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[29]),
        .Q(input_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[2]),
        .Q(input_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[30]),
        .Q(input_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[31]),
        .Q(input_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[0]),
        .Q(input_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[1]),
        .Q(input_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[2]),
        .Q(input_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[3]),
        .Q(input_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[4]),
        .Q(input_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[5]),
        .Q(input_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[6]),
        .Q(input_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[7]),
        .Q(input_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[3]),
        .Q(input_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[8]),
        .Q(input_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[9]),
        .Q(input_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[10]),
        .Q(input_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[11]),
        .Q(input_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[12]),
        .Q(input_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[13]),
        .Q(input_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[14]),
        .Q(input_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[15]),
        .Q(input_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[16]),
        .Q(input_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[17]),
        .Q(input_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[4]),
        .Q(input_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[18]),
        .Q(input_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[19]),
        .Q(input_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[20]),
        .Q(input_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[21]),
        .Q(input_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[22]),
        .Q(input_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[23]),
        .Q(input_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[24]),
        .Q(input_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[25]),
        .Q(input_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[26]),
        .Q(input_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[27]),
        .Q(input_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[5]),
        .Q(input_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[28]),
        .Q(input_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[29]),
        .Q(input_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[30]),
        .Q(input_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_input_r_reg0[31]),
        .Q(input_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[6]),
        .Q(input_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[7]),
        .Q(input_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[8]),
        .Q(input_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[9]),
        .Q(input_r[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[0]),
        .O(int_output_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[10]),
        .O(int_output_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[11]),
        .O(int_output_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[12]),
        .O(int_output_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[13]),
        .O(int_output_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[14]),
        .O(int_output_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[15]),
        .O(int_output_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[16]),
        .O(int_output_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[17]),
        .O(int_output_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[18]),
        .O(int_output_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[19]),
        .O(int_output_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[1]),
        .O(int_output_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[20]),
        .O(int_output_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[21]),
        .O(int_output_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[22]),
        .O(int_output_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[23]),
        .O(int_output_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[24]),
        .O(int_output_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[25]),
        .O(int_output_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[26]),
        .O(int_output_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[27]),
        .O(int_output_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[28]),
        .O(int_output_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[29]),
        .O(int_output_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[2]),
        .O(int_output_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[30]),
        .O(int_output_r_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_output_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_control_r_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_output_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[31]),
        .O(int_output_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[32]),
        .O(int_output_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[33]),
        .O(int_output_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[34]),
        .O(int_output_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[35]),
        .O(int_output_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[36]),
        .O(int_output_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[37]),
        .O(int_output_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[38]),
        .O(int_output_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[39]),
        .O(int_output_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[3]),
        .O(int_output_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[40]),
        .O(int_output_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[41]),
        .O(int_output_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[42]),
        .O(int_output_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[43]),
        .O(int_output_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[44]),
        .O(int_output_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[45]),
        .O(int_output_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[46]),
        .O(int_output_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[47]),
        .O(int_output_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[48]),
        .O(int_output_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[49]),
        .O(int_output_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[4]),
        .O(int_output_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[50]),
        .O(int_output_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[51]),
        .O(int_output_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[52]),
        .O(int_output_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[53]),
        .O(int_output_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[54]),
        .O(int_output_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(output_r[55]),
        .O(int_output_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[56]),
        .O(int_output_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[57]),
        .O(int_output_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[58]),
        .O(int_output_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[59]),
        .O(int_output_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[5]),
        .O(int_output_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[60]),
        .O(int_output_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[61]),
        .O(int_output_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[62]),
        .O(int_output_r_reg0[30]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \int_output_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_output_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(output_r[63]),
        .O(int_output_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[6]),
        .O(int_output_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(output_r[7]),
        .O(int_output_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[8]),
        .O(int_output_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(output_r[9]),
        .O(int_output_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[0]),
        .Q(output_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[10]),
        .Q(output_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[11]),
        .Q(output_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[12]),
        .Q(output_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[13]),
        .Q(output_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[14]),
        .Q(output_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[15]),
        .Q(output_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[16]),
        .Q(output_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[17]),
        .Q(output_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[18]),
        .Q(output_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[19]),
        .Q(output_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[1]),
        .Q(output_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[20]),
        .Q(output_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[21]),
        .Q(output_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[22]),
        .Q(output_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[23]),
        .Q(output_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[24]),
        .Q(output_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[25]),
        .Q(output_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[26]),
        .Q(output_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[27]),
        .Q(output_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[28]),
        .Q(output_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[29]),
        .Q(output_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[2]),
        .Q(output_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[30]),
        .Q(output_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[31]),
        .Q(output_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[0]),
        .Q(output_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[1]),
        .Q(output_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[2]),
        .Q(output_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[3]),
        .Q(output_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[4]),
        .Q(output_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[5]),
        .Q(output_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[6]),
        .Q(output_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[7]),
        .Q(output_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[3]),
        .Q(output_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[8]),
        .Q(output_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[9]),
        .Q(output_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[10]),
        .Q(output_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[11]),
        .Q(output_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[12]),
        .Q(output_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[13]),
        .Q(output_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[14]),
        .Q(output_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[15]),
        .Q(output_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[16]),
        .Q(output_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[17]),
        .Q(output_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[4]),
        .Q(output_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[18]),
        .Q(output_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[19]),
        .Q(output_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[20]),
        .Q(output_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[21]),
        .Q(output_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[22]),
        .Q(output_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[23]),
        .Q(output_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[24]),
        .Q(output_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[25]),
        .Q(output_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[26]),
        .Q(output_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[27]),
        .Q(output_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[5]),
        .Q(output_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[28]),
        .Q(output_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[29]),
        .Q(output_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[30]),
        .Q(output_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[31]),
        .Q(output_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[6]),
        .Q(output_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[7]),
        .Q(output_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[8]),
        .Q(output_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[9]),
        .Q(output_r[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[0]),
        .O(int_weights_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[10]),
        .O(int_weights_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[11]),
        .O(int_weights_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[12]),
        .O(int_weights_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[13]),
        .O(int_weights_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[14]),
        .O(int_weights_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[15]),
        .O(int_weights_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[16]),
        .O(int_weights_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[17]),
        .O(int_weights_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[18]),
        .O(int_weights_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[19]),
        .O(int_weights_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[1]),
        .O(int_weights_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[20]),
        .O(int_weights_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[21]),
        .O(int_weights_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[22]),
        .O(int_weights_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[23]),
        .O(int_weights_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[24]),
        .O(int_weights_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[25]),
        .O(int_weights_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[26]),
        .O(int_weights_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[27]),
        .O(int_weights_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[28]),
        .O(int_weights_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[29]),
        .O(int_weights_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[2]),
        .O(int_weights_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[30]),
        .O(int_weights_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_weights[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_r_WVALID),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_weights[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[31]),
        .O(int_weights_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[32]),
        .O(int_weights_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[33]),
        .O(int_weights_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[34]),
        .O(int_weights_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[35]),
        .O(int_weights_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[36]),
        .O(int_weights_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[37]),
        .O(int_weights_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[38]),
        .O(int_weights_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[39]),
        .O(int_weights_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[3]),
        .O(int_weights_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[40]),
        .O(int_weights_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[41]),
        .O(int_weights_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[42]),
        .O(int_weights_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[43]),
        .O(int_weights_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[44]),
        .O(int_weights_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[45]),
        .O(int_weights_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[46]),
        .O(int_weights_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[47]),
        .O(int_weights_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[48]),
        .O(int_weights_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[49]),
        .O(int_weights_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[4]),
        .O(int_weights_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[50]),
        .O(int_weights_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[51]),
        .O(int_weights_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[52]),
        .O(int_weights_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[53]),
        .O(int_weights_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[54]),
        .O(int_weights_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(weights[55]),
        .O(int_weights_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[56]),
        .O(int_weights_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[57]),
        .O(int_weights_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[58]),
        .O(int_weights_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[59]),
        .O(int_weights_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[5]),
        .O(int_weights_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[60]),
        .O(int_weights_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[61]),
        .O(int_weights_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[62]),
        .O(int_weights_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_weights[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_r_WVALID),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_weights[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(weights[63]),
        .O(int_weights_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[6]),
        .O(int_weights_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(weights[7]),
        .O(int_weights_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[8]),
        .O(int_weights_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_weights[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(weights[9]),
        .O(int_weights_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[0] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[0]),
        .Q(weights[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[10] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[10]),
        .Q(weights[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[11] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[11]),
        .Q(weights[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[12] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[12]),
        .Q(weights[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[13] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[13]),
        .Q(weights[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[14] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[14]),
        .Q(weights[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[15] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[15]),
        .Q(weights[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[16] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[16]),
        .Q(weights[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[17] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[17]),
        .Q(weights[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[18] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[18]),
        .Q(weights[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[19] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[19]),
        .Q(weights[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[1] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[1]),
        .Q(weights[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[20] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[20]),
        .Q(weights[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[21] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[21]),
        .Q(weights[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[22] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[22]),
        .Q(weights[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[23] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[23]),
        .Q(weights[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[24] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[24]),
        .Q(weights[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[25] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[25]),
        .Q(weights[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[26] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[26]),
        .Q(weights[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[27] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[27]),
        .Q(weights[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[28] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[28]),
        .Q(weights[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[29] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[29]),
        .Q(weights[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[2] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[2]),
        .Q(weights[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[30] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[30]),
        .Q(weights[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[31] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[31]),
        .Q(weights[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[32] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[0]),
        .Q(weights[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[33] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[1]),
        .Q(weights[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[34] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[2]),
        .Q(weights[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[35] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[3]),
        .Q(weights[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[36] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[4]),
        .Q(weights[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[37] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[5]),
        .Q(weights[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[38] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[6]),
        .Q(weights[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[39] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[7]),
        .Q(weights[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[3] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[3]),
        .Q(weights[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[40] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[8]),
        .Q(weights[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[41] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[9]),
        .Q(weights[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[42] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[10]),
        .Q(weights[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[43] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[11]),
        .Q(weights[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[44] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[12]),
        .Q(weights[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[45] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[13]),
        .Q(weights[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[46] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[14]),
        .Q(weights[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[47] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[15]),
        .Q(weights[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[48] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[16]),
        .Q(weights[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[49] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[17]),
        .Q(weights[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[4] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[4]),
        .Q(weights[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[50] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[18]),
        .Q(weights[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[51] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[19]),
        .Q(weights[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[52] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[20]),
        .Q(weights[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[53] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[21]),
        .Q(weights[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[54] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[22]),
        .Q(weights[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[55] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[23]),
        .Q(weights[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[56] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[24]),
        .Q(weights[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[57] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[25]),
        .Q(weights[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[58] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[26]),
        .Q(weights[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[59] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[27]),
        .Q(weights[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[5] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[5]),
        .Q(weights[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[60] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[28]),
        .Q(weights[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[61] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[29]),
        .Q(weights[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[62] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[30]),
        .Q(weights[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[63] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[31]),
        .Q(weights[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[6] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[6]),
        .Q(weights[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[7] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[7]),
        .Q(weights[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[8] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[8]),
        .Q(weights[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[9] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[9]),
        .Q(weights[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[0]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[0]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[32]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[0]),
        .O(\rdata[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[32]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[0]),
        .I4(output_r[32]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[10]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[42]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[10]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[42]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[10]),
        .I4(output_r[42]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[11]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[43]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[11]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[43]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[11]),
        .I4(output_r[43]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[12]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[44]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[12]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[44]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[12]),
        .I4(output_r[44]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[13]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[45]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[13]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[45]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[13]),
        .I4(output_r[45]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[14]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[46]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[14]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[46]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[14]),
        .I4(output_r[46]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[15]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[47]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[15]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[47]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[15]),
        .I4(output_r[47]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[16]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[48]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[16]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[48]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[16]),
        .I4(output_r[48]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[17]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[49]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[17]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[49]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[17]),
        .I4(output_r[49]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[18]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[50]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[18]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[50]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[18]),
        .I4(output_r[50]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[19]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[51]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[19]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[51]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[19]),
        .I4(output_r[51]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[1]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[1]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[33]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[1]),
        .O(\rdata[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[33]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[1]),
        .I4(output_r[33]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[20]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[52]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[20]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[52]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[20]),
        .I4(output_r[52]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[21]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[53]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[21]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[53]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[21]),
        .I4(output_r[53]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[22]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[54]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[22]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[54]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[22]),
        .I4(output_r[54]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[23]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[55]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[23]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[55]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[23]),
        .I4(output_r[55]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[24]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[56]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[24]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[56]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[24]),
        .I4(output_r[56]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[25]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[57]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[25]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[57]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[25]),
        .I4(output_r[57]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[26]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[58]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[26]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[58]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[26]),
        .I4(output_r[58]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[27]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[59]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[27]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[59]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[27]),
        .I4(output_r[59]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[28]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[60]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[28]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[60]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[28]),
        .I4(output_r[60]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[29]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[61]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[29]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[61]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[29]),
        .I4(output_r[61]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[2]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[34]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[34]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[2]),
        .I4(output_r[34]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[30]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[62]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[30]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[62]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[30]),
        .I4(output_r[62]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_r_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[31]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[63]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[31]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[63]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[31]),
        .I4(output_r[63]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[3]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[35]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[35]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[3]),
        .I4(output_r[35]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[4]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[36]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[36]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[4]),
        .I4(output_r[36]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[5]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[37]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[5]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[37]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[5]),
        .I4(output_r[37]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[6]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[38]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[38]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[6]),
        .I4(output_r[38]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[7]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[39]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[39]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[7]),
        .I4(output_r[39]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[8]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[40]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[8]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[40]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[8]),
        .I4(output_r[40]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[9]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(input_r[9]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(input_r[41]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(weights[9]),
        .O(\rdata[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(weights[41]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(output_r[9]),
        .I4(output_r[41]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_r_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[9]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_control_s_axi
   (D,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    Q,
    gmem_0_BVALID,
    \ap_CS_fsm_reg[1] ,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_WDATA,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    ap_done);
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [5:0]s_axi_control_RDATA;
  output interrupt;
  input [22:0]Q;
  input gmem_0_BVALID;
  input \ap_CS_fsm_reg[1] ;
  input s_axi_control_ARVALID;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input [2:0]s_axi_control_WDATA;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input [0:0]s_axi_control_WSTRB;
  input ap_done;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [22:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire gmem_0_BVALID;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier10_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [1:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [5:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[22]),
        .I3(gmem_0_BVALID),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[13]),
        .I3(Q[18]),
        .I4(Q[22]),
        .I5(Q[21]),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[1]_i_6_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(gmem_0_BVALID),
        .I2(Q[22]),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(Q[22]),
        .I2(gmem_0_BVALID),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(s_axi_control_WSTRB),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(int_ap_start1),
        .I2(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    int_auto_restart_i_2
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(int_gie_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_gie_i_2
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[3] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier10_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier10_out),
        .I2(p_0_in__0),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(int_ier10_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(gmem_0_BVALID),
        .I3(Q[22]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(gmem_0_BVALID),
        .I4(Q[22]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(p_0_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[1]_i_2_n_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready__0),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_control_AWADDR[0]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWADDR[1]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6
   (ap_enable_reg_pp0_iter20,
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0,
    push,
    D,
    ADDRARDADDR,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[27]_1 ,
    \ap_CS_fsm_reg[27]_2 ,
    \ap_CS_fsm_reg[27]_3 ,
    \ap_CS_fsm_reg[27]_4 ,
    \ap_CS_fsm_reg[27]_5 ,
    \ap_CS_fsm_reg[27]_6 ,
    ap_enable_reg_pp0_iter20_reg_0,
    \select_ln68_reg_5187_reg[7]_0 ,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    gmem_0_WREADY,
    ap_rst_n,
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
    Q,
    ram_reg,
    \tmp_6_reg_5122_reg[7]_i_2_0 ,
    \tmp_6_reg_5122_reg[7]_i_2_1 ,
    \tmp_6_reg_5122_reg[7]_i_2_2 ,
    \tmp_6_reg_5122_reg[7]_i_2_3 ,
    \tmp_6_reg_5122_reg[7]_i_2_4 ,
    \tmp_6_reg_5122_reg[7]_i_2_5 ,
    \tmp_6_reg_5122_reg[7]_i_2_6 ,
    \tmp_6_reg_5122_reg[7]_i_2_7 ,
    \tmp_6_reg_5122_reg[7]_i_3_0 ,
    \tmp_6_reg_5122_reg[7]_i_3_1 ,
    \tmp_6_reg_5122_reg[7]_i_3_2 ,
    \tmp_6_reg_5122_reg[7]_i_3_3 ,
    \tmp_6_reg_5122_reg[7]_i_3_4 ,
    \tmp_6_reg_5122_reg[7]_i_3_5 ,
    \tmp_6_reg_5122_reg[7]_i_3_6 ,
    \tmp_6_reg_5122_reg[7]_i_3_7 ,
    \tmp_5_reg_5117_reg[7]_i_2_0 ,
    \tmp_5_reg_5117_reg[7]_i_2_1 ,
    \tmp_5_reg_5117_reg[7]_i_2_2 ,
    \tmp_5_reg_5117_reg[7]_i_2_3 ,
    \tmp_5_reg_5117_reg[7]_i_2_4 ,
    \tmp_5_reg_5117_reg[7]_i_2_5 ,
    \tmp_5_reg_5117_reg[7]_i_2_6 ,
    \tmp_5_reg_5117_reg[7]_i_2_7 ,
    \tmp_5_reg_5117_reg[7]_i_3_0 ,
    \tmp_5_reg_5117_reg[7]_i_3_1 ,
    \tmp_5_reg_5117_reg[7]_i_3_2 ,
    \tmp_5_reg_5117_reg[7]_i_3_3 ,
    \tmp_5_reg_5117_reg[7]_i_3_4 ,
    \tmp_5_reg_5117_reg[7]_i_3_5 ,
    \tmp_5_reg_5117_reg[7]_i_3_6 ,
    \tmp_5_reg_5117_reg[7]_i_3_7 ,
    \tmp_reg_5102_reg[7]_i_2_0 ,
    \tmp_reg_5102_reg[7]_i_2_1 ,
    \tmp_reg_5102_reg[7]_i_2_2 ,
    \tmp_reg_5102_reg[7]_i_2_3 ,
    \tmp_reg_5102_reg[7]_i_2_4 ,
    \tmp_reg_5102_reg[7]_i_2_5 ,
    \tmp_reg_5102_reg[7]_i_2_6 ,
    \tmp_reg_5102_reg[7]_i_2_7 ,
    \tmp_reg_5102_reg[7]_i_3_0 ,
    \tmp_reg_5102_reg[7]_i_3_1 ,
    \tmp_reg_5102_reg[7]_i_3_2 ,
    \tmp_reg_5102_reg[7]_i_3_3 ,
    \tmp_reg_5102_reg[7]_i_3_4 ,
    \tmp_reg_5102_reg[7]_i_3_5 ,
    \tmp_reg_5102_reg[7]_i_3_6 ,
    \tmp_reg_5102_reg[7]_i_3_7 ,
    p_reg_reg_i_9,
    p_reg_reg_i_9_0,
    p_reg_reg_i_9_1,
    p_reg_reg_i_9_2,
    p_reg_reg_i_9_3,
    p_reg_reg_i_9_4,
    p_reg_reg_i_9_5,
    p_reg_reg_i_9_6,
    p_reg_reg_i_10,
    p_reg_reg_i_10_0,
    p_reg_reg_i_10_1,
    p_reg_reg_i_10_2,
    p_reg_reg_i_10_3,
    p_reg_reg_i_10_4,
    p_reg_reg_i_10_5,
    p_reg_reg_i_10_6,
    p_reg_reg_i_9__0,
    p_reg_reg_i_9__0_0,
    p_reg_reg_i_9__0_1,
    p_reg_reg_i_9__0_2,
    p_reg_reg_i_9__0_3,
    p_reg_reg_i_9__0_4,
    p_reg_reg_i_9__0_5,
    p_reg_reg_i_9__0_6,
    p_reg_reg_i_10__0,
    p_reg_reg_i_10__0_0,
    p_reg_reg_i_10__0_1,
    p_reg_reg_i_10__0_2,
    p_reg_reg_i_10__0_3,
    p_reg_reg_i_10__0_4,
    p_reg_reg_i_10__0_5,
    p_reg_reg_i_10__0_6,
    DOADO,
    m_reg_reg,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_i_17,
    m_reg_reg_i_17_0,
    m_reg_reg_i_17_1,
    m_reg_reg_i_17_2,
    m_reg_reg_i_17_3,
    m_reg_reg_i_17_4,
    m_reg_reg_i_17_5,
    m_reg_reg_i_17_6,
    m_reg_reg_i_18,
    m_reg_reg_i_18_0,
    m_reg_reg_i_18_1,
    m_reg_reg_i_18_2,
    m_reg_reg_i_18_3,
    m_reg_reg_i_18_4,
    m_reg_reg_i_18_5,
    m_reg_reg_i_18_6,
    m_reg_reg_i_17__0,
    m_reg_reg_i_17__0_0,
    m_reg_reg_i_17__0_1,
    m_reg_reg_i_17__0_2,
    m_reg_reg_i_17__0_3,
    m_reg_reg_i_17__0_4,
    m_reg_reg_i_17__0_5,
    m_reg_reg_i_17__0_6,
    m_reg_reg_i_18__0,
    m_reg_reg_i_18__0_0,
    m_reg_reg_i_18__0_1,
    m_reg_reg_i_18__0_2,
    m_reg_reg_i_18__0_3,
    m_reg_reg_i_18__0_4,
    m_reg_reg_i_18__0_5,
    m_reg_reg_i_18__0_6,
    m_reg_reg_i_17__1,
    m_reg_reg_i_17__1_0,
    m_reg_reg_i_17__1_1,
    m_reg_reg_i_17__1_2,
    m_reg_reg_i_17__1_3,
    m_reg_reg_i_17__1_4,
    m_reg_reg_i_17__1_5,
    m_reg_reg_i_17__1_6,
    m_reg_reg_i_18__1,
    m_reg_reg_i_18__1_0,
    m_reg_reg_i_18__1_1,
    m_reg_reg_i_18__1_2,
    m_reg_reg_i_18__1_3,
    m_reg_reg_i_18__1_4,
    m_reg_reg_i_18__1_5,
    m_reg_reg_i_18__1_6,
    m_reg_reg_i_17__2,
    m_reg_reg_i_17__2_0,
    m_reg_reg_i_17__2_1,
    m_reg_reg_i_17__2_2,
    m_reg_reg_i_17__2_3,
    m_reg_reg_i_17__2_4,
    m_reg_reg_i_17__2_5,
    m_reg_reg_i_17__2_6,
    m_reg_reg_i_18__2,
    m_reg_reg_i_18__2_0,
    m_reg_reg_i_18__2_1,
    m_reg_reg_i_18__2_2,
    m_reg_reg_i_18__2_3,
    m_reg_reg_i_18__2_4,
    m_reg_reg_i_18__2_5,
    m_reg_reg_i_18__2_6);
  output ap_enable_reg_pp0_iter20;
  output grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0;
  output push;
  output [1:0]D;
  output [10:0]ADDRARDADDR;
  output [7:0]\ap_CS_fsm_reg[27] ;
  output [7:0]\ap_CS_fsm_reg[27]_0 ;
  output [7:0]\ap_CS_fsm_reg[27]_1 ;
  output [7:0]\ap_CS_fsm_reg[27]_2 ;
  output [7:0]\ap_CS_fsm_reg[27]_3 ;
  output [7:0]\ap_CS_fsm_reg[27]_4 ;
  output [7:0]\ap_CS_fsm_reg[27]_5 ;
  output [7:0]\ap_CS_fsm_reg[27]_6 ;
  output ap_enable_reg_pp0_iter20_reg_0;
  output [7:0]\select_ln68_reg_5187_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input gmem_0_WREADY;
  input ap_rst_n;
  input grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg;
  input [1:0]Q;
  input [10:0]ram_reg;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_0 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_1 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_2 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_3 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_4 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_5 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_6 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_2_7 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_0 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_1 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_2 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_3 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_4 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_5 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_6 ;
  input [7:0]\tmp_6_reg_5122_reg[7]_i_3_7 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_0 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_1 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_2 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_3 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_4 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_5 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_6 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_2_7 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_0 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_1 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_2 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_3 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_4 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_5 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_6 ;
  input [7:0]\tmp_5_reg_5117_reg[7]_i_3_7 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_0 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_1 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_2 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_3 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_4 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_5 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_6 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_2_7 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_0 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_1 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_2 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_3 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_4 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_5 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_6 ;
  input [7:0]\tmp_reg_5102_reg[7]_i_3_7 ;
  input [7:0]p_reg_reg_i_9;
  input [7:0]p_reg_reg_i_9_0;
  input [7:0]p_reg_reg_i_9_1;
  input [7:0]p_reg_reg_i_9_2;
  input [7:0]p_reg_reg_i_9_3;
  input [7:0]p_reg_reg_i_9_4;
  input [7:0]p_reg_reg_i_9_5;
  input [7:0]p_reg_reg_i_9_6;
  input [7:0]p_reg_reg_i_10;
  input [7:0]p_reg_reg_i_10_0;
  input [7:0]p_reg_reg_i_10_1;
  input [7:0]p_reg_reg_i_10_2;
  input [7:0]p_reg_reg_i_10_3;
  input [7:0]p_reg_reg_i_10_4;
  input [7:0]p_reg_reg_i_10_5;
  input [7:0]p_reg_reg_i_10_6;
  input [7:0]p_reg_reg_i_9__0;
  input [7:0]p_reg_reg_i_9__0_0;
  input [7:0]p_reg_reg_i_9__0_1;
  input [7:0]p_reg_reg_i_9__0_2;
  input [7:0]p_reg_reg_i_9__0_3;
  input [7:0]p_reg_reg_i_9__0_4;
  input [7:0]p_reg_reg_i_9__0_5;
  input [7:0]p_reg_reg_i_9__0_6;
  input [7:0]p_reg_reg_i_10__0;
  input [7:0]p_reg_reg_i_10__0_0;
  input [7:0]p_reg_reg_i_10__0_1;
  input [7:0]p_reg_reg_i_10__0_2;
  input [7:0]p_reg_reg_i_10__0_3;
  input [7:0]p_reg_reg_i_10__0_4;
  input [7:0]p_reg_reg_i_10__0_5;
  input [7:0]p_reg_reg_i_10__0_6;
  input [7:0]DOADO;
  input [7:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input [7:0]m_reg_reg_1;
  input [7:0]m_reg_reg_2;
  input [7:0]m_reg_reg_3;
  input [7:0]m_reg_reg_4;
  input [7:0]m_reg_reg_5;
  input [7:0]m_reg_reg_6;
  input [7:0]m_reg_reg_i_17;
  input [7:0]m_reg_reg_i_17_0;
  input [7:0]m_reg_reg_i_17_1;
  input [7:0]m_reg_reg_i_17_2;
  input [7:0]m_reg_reg_i_17_3;
  input [7:0]m_reg_reg_i_17_4;
  input [7:0]m_reg_reg_i_17_5;
  input [7:0]m_reg_reg_i_17_6;
  input [7:0]m_reg_reg_i_18;
  input [7:0]m_reg_reg_i_18_0;
  input [7:0]m_reg_reg_i_18_1;
  input [7:0]m_reg_reg_i_18_2;
  input [7:0]m_reg_reg_i_18_3;
  input [7:0]m_reg_reg_i_18_4;
  input [7:0]m_reg_reg_i_18_5;
  input [7:0]m_reg_reg_i_18_6;
  input [7:0]m_reg_reg_i_17__0;
  input [7:0]m_reg_reg_i_17__0_0;
  input [7:0]m_reg_reg_i_17__0_1;
  input [7:0]m_reg_reg_i_17__0_2;
  input [7:0]m_reg_reg_i_17__0_3;
  input [7:0]m_reg_reg_i_17__0_4;
  input [7:0]m_reg_reg_i_17__0_5;
  input [7:0]m_reg_reg_i_17__0_6;
  input [7:0]m_reg_reg_i_18__0;
  input [7:0]m_reg_reg_i_18__0_0;
  input [7:0]m_reg_reg_i_18__0_1;
  input [7:0]m_reg_reg_i_18__0_2;
  input [7:0]m_reg_reg_i_18__0_3;
  input [7:0]m_reg_reg_i_18__0_4;
  input [7:0]m_reg_reg_i_18__0_5;
  input [7:0]m_reg_reg_i_18__0_6;
  input [7:0]m_reg_reg_i_17__1;
  input [7:0]m_reg_reg_i_17__1_0;
  input [7:0]m_reg_reg_i_17__1_1;
  input [7:0]m_reg_reg_i_17__1_2;
  input [7:0]m_reg_reg_i_17__1_3;
  input [7:0]m_reg_reg_i_17__1_4;
  input [7:0]m_reg_reg_i_17__1_5;
  input [7:0]m_reg_reg_i_17__1_6;
  input [7:0]m_reg_reg_i_18__1;
  input [7:0]m_reg_reg_i_18__1_0;
  input [7:0]m_reg_reg_i_18__1_1;
  input [7:0]m_reg_reg_i_18__1_2;
  input [7:0]m_reg_reg_i_18__1_3;
  input [7:0]m_reg_reg_i_18__1_4;
  input [7:0]m_reg_reg_i_18__1_5;
  input [7:0]m_reg_reg_i_18__1_6;
  input [7:0]m_reg_reg_i_17__2;
  input [7:0]m_reg_reg_i_17__2_0;
  input [7:0]m_reg_reg_i_17__2_1;
  input [7:0]m_reg_reg_i_17__2_2;
  input [7:0]m_reg_reg_i_17__2_3;
  input [7:0]m_reg_reg_i_17__2_4;
  input [7:0]m_reg_reg_i_17__2_5;
  input [7:0]m_reg_reg_i_17__2_6;
  input [7:0]m_reg_reg_i_18__2;
  input [7:0]m_reg_reg_i_18__2_0;
  input [7:0]m_reg_reg_i_18__2_1;
  input [7:0]m_reg_reg_i_18__2_2;
  input [7:0]m_reg_reg_i_18__2_3;
  input [7:0]m_reg_reg_i_18__2_4;
  input [7:0]m_reg_reg_i_18__2_5;
  input [7:0]m_reg_reg_i_18__2_6;

  wire [10:0]ADDRARDADDR;
  wire [15:0]C;
  wire [1:0]D;
  wire [7:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire [13:0]add_ln53_1_fu_2236_p2;
  wire [6:4]add_ln61_11_fu_2609_p2;
  wire [6:4]add_ln61_13_fu_2641_p2;
  wire [6:4]add_ln61_15_fu_2676_p2;
  wire [6:4]add_ln61_17_fu_2708_p2;
  wire [6:4]add_ln61_19_fu_2740_p2;
  wire [6:4]add_ln61_21_fu_2775_p2;
  wire [6:4]add_ln61_23_fu_2807_p2;
  wire [6:4]add_ln61_25_fu_2839_p2;
  wire [15:0]add_ln61_2_reg_5152;
  wire add_ln61_2_reg_51520;
  wire [15:0]add_ln61_2_reg_5152_pp0_iter17_reg;
  wire [15:0]add_ln61_3_reg_5157;
  wire [15:0]add_ln61_3_reg_5157_pp0_iter17_reg;
  wire [15:0]add_ln61_5_reg_5162;
  wire [15:0]add_ln61_8_fu_3620_p2;
  wire [15:0]add_ln61_8_reg_5172;
  wire \add_ln61_8_reg_5172[11]_i_2_n_0 ;
  wire \add_ln61_8_reg_5172[11]_i_3_n_0 ;
  wire \add_ln61_8_reg_5172[11]_i_4_n_0 ;
  wire \add_ln61_8_reg_5172[11]_i_5_n_0 ;
  wire \add_ln61_8_reg_5172[15]_i_2_n_0 ;
  wire \add_ln61_8_reg_5172[15]_i_3_n_0 ;
  wire \add_ln61_8_reg_5172[15]_i_4_n_0 ;
  wire \add_ln61_8_reg_5172[15]_i_5_n_0 ;
  wire \add_ln61_8_reg_5172[3]_i_2_n_0 ;
  wire \add_ln61_8_reg_5172[3]_i_3_n_0 ;
  wire \add_ln61_8_reg_5172[3]_i_4_n_0 ;
  wire \add_ln61_8_reg_5172[3]_i_5_n_0 ;
  wire \add_ln61_8_reg_5172[7]_i_2_n_0 ;
  wire \add_ln61_8_reg_5172[7]_i_3_n_0 ;
  wire \add_ln61_8_reg_5172[7]_i_4_n_0 ;
  wire \add_ln61_8_reg_5172[7]_i_5_n_0 ;
  wire \add_ln61_8_reg_5172_reg[11]_i_1_n_0 ;
  wire \add_ln61_8_reg_5172_reg[11]_i_1_n_1 ;
  wire \add_ln61_8_reg_5172_reg[11]_i_1_n_2 ;
  wire \add_ln61_8_reg_5172_reg[11]_i_1_n_3 ;
  wire \add_ln61_8_reg_5172_reg[15]_i_1_n_1 ;
  wire \add_ln61_8_reg_5172_reg[15]_i_1_n_2 ;
  wire \add_ln61_8_reg_5172_reg[15]_i_1_n_3 ;
  wire \add_ln61_8_reg_5172_reg[3]_i_1_n_0 ;
  wire \add_ln61_8_reg_5172_reg[3]_i_1_n_1 ;
  wire \add_ln61_8_reg_5172_reg[3]_i_1_n_2 ;
  wire \add_ln61_8_reg_5172_reg[3]_i_1_n_3 ;
  wire \add_ln61_8_reg_5172_reg[7]_i_1_n_0 ;
  wire \add_ln61_8_reg_5172_reg[7]_i_1_n_1 ;
  wire \add_ln61_8_reg_5172_reg[7]_i_1_n_2 ;
  wire \add_ln61_8_reg_5172_reg[7]_i_1_n_3 ;
  wire [6:4]add_ln61_9_fu_2577_p2;
  wire [4:0]add_ln61_fu_2359_p2;
  wire [4:0]add_ln61_reg_4512;
  wire \ap_CS_fsm[27]_i_2_n_0 ;
  wire [7:0]\ap_CS_fsm_reg[27] ;
  wire [7:0]\ap_CS_fsm_reg[27]_0 ;
  wire [7:0]\ap_CS_fsm_reg[27]_1 ;
  wire [7:0]\ap_CS_fsm_reg[27]_2 ;
  wire [7:0]\ap_CS_fsm_reg[27]_3 ;
  wire [7:0]\ap_CS_fsm_reg[27]_4 ;
  wire [7:0]\ap_CS_fsm_reg[27]_5 ;
  wire [7:0]\ap_CS_fsm_reg[27]_6 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0;
  wire ap_enable_reg_pp0_iter15_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0;
  wire ap_enable_reg_pp0_iter19_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_r_n_0;
  wire ap_enable_reg_pp0_iter3_reg_r_n_0;
  wire ap_enable_reg_pp0_iter4_reg_r_n_0;
  wire ap_enable_reg_pp0_iter5_reg_r_n_0;
  wire ap_enable_reg_pp0_iter6_reg_r_n_0;
  wire ap_enable_reg_pp0_iter7_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0;
  wire ap_loop_exit_ready_pp0_iter19_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire c_fu_452;
  wire [4:0]c_fu_452_reg;
  wire [10:4]data0;
  wire [10:4]data1;
  wire [10:4]data2;
  wire [10:4]data3;
  wire [10:4]data4;
  wire [10:4]data5;
  wire [10:4]data6;
  wire [10:4]data7;
  wire [10:3]data8;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire gmem_0_WREADY;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0;
  wire [10:3]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0;
  wire [10:3]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0;
  wire [10:3]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0;
  wire [10:4]grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0;
  wire i_fu_444;
  wire \i_fu_444[3]_i_2_n_0 ;
  wire \i_fu_444[4]_i_4_n_0 ;
  wire \i_fu_444_reg_n_0_[0] ;
  wire \i_fu_444_reg_n_0_[1] ;
  wire \i_fu_444_reg_n_0_[2] ;
  wire \i_fu_444_reg_n_0_[3] ;
  wire \i_fu_444_reg_n_0_[4] ;
  wire icmp_ln54_fu_2245_p2;
  wire icmp_ln54_reg_4484;
  wire \icmp_ln54_reg_4484[0]_i_2_n_0 ;
  wire \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire icmp_ln54_reg_4484_pp0_iter9_reg;
  wire icmp_ln64_reg_5182;
  wire \icmp_ln64_reg_5182[0]_i_1_n_0 ;
  wire \icmp_ln64_reg_5182[0]_i_2_n_0 ;
  wire indvar_flatten39_fu_448;
  wire \indvar_flatten39_fu_448_reg_n_0_[0] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[1] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[2] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[3] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[4] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[5] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[6] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[7] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[8] ;
  wire \indvar_flatten39_fu_448_reg_n_0_[9] ;
  wire [13:0]indvar_flatten54_fu_456;
  wire \indvar_flatten54_fu_456[13]_i_5_n_0 ;
  wire \indvar_flatten54_fu_456[13]_i_7_n_0 ;
  wire [4:2]indvars_iv_next34_mid2_fu_2343_p3;
  wire indvars_iv_next34_mid2_reg_4500;
  wire \indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0 ;
  wire \indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0 ;
  wire \indvars_iv_next34_mid2_reg_4500_reg_n_0_[0] ;
  wire \indvars_iv_next34_mid2_reg_4500_reg_n_0_[1] ;
  wire \indvars_iv_next34_mid2_reg_4500_reg_n_0_[2] ;
  wire \indvars_iv_next34_mid2_reg_4500_reg_n_0_[3] ;
  wire \indvars_iv_next34_mid2_reg_4500_reg_n_0_[4] ;
  wire [4:0]j_2_mid2_fu_2329_p3;
  wire \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire [4:3]j_2_mid2_reg_4493_pp0_iter4_reg;
  wire \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire [2:2]j_2_mid2_reg_4493_pp0_iter5_reg;
  wire \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire [1:1]j_2_mid2_reg_4493_pp0_iter6_reg;
  wire \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter7_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter8_reg;
  wire \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0 ;
  wire \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0 ;
  wire \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0 ;
  wire \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0 ;
  wire [4:0]j_2_mid2_reg_4493_pp0_iter9_reg;
  wire [4:0]j_fu_440;
  wire [7:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire [7:0]m_reg_reg_1;
  wire [7:0]m_reg_reg_2;
  wire [7:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_i_17;
  wire [7:0]m_reg_reg_i_17_0;
  wire [7:0]m_reg_reg_i_17_1;
  wire [7:0]m_reg_reg_i_17_2;
  wire [7:0]m_reg_reg_i_17_3;
  wire [7:0]m_reg_reg_i_17_4;
  wire [7:0]m_reg_reg_i_17_5;
  wire [7:0]m_reg_reg_i_17_6;
  wire [7:0]m_reg_reg_i_17__0;
  wire [7:0]m_reg_reg_i_17__0_0;
  wire [7:0]m_reg_reg_i_17__0_1;
  wire [7:0]m_reg_reg_i_17__0_2;
  wire [7:0]m_reg_reg_i_17__0_3;
  wire [7:0]m_reg_reg_i_17__0_4;
  wire [7:0]m_reg_reg_i_17__0_5;
  wire [7:0]m_reg_reg_i_17__0_6;
  wire [7:0]m_reg_reg_i_17__1;
  wire [7:0]m_reg_reg_i_17__1_0;
  wire [7:0]m_reg_reg_i_17__1_1;
  wire [7:0]m_reg_reg_i_17__1_2;
  wire [7:0]m_reg_reg_i_17__1_3;
  wire [7:0]m_reg_reg_i_17__1_4;
  wire [7:0]m_reg_reg_i_17__1_5;
  wire [7:0]m_reg_reg_i_17__1_6;
  wire [7:0]m_reg_reg_i_17__2;
  wire [7:0]m_reg_reg_i_17__2_0;
  wire [7:0]m_reg_reg_i_17__2_1;
  wire [7:0]m_reg_reg_i_17__2_2;
  wire [7:0]m_reg_reg_i_17__2_3;
  wire [7:0]m_reg_reg_i_17__2_4;
  wire [7:0]m_reg_reg_i_17__2_5;
  wire [7:0]m_reg_reg_i_17__2_6;
  wire [7:0]m_reg_reg_i_18;
  wire [7:0]m_reg_reg_i_18_0;
  wire [7:0]m_reg_reg_i_18_1;
  wire [7:0]m_reg_reg_i_18_2;
  wire [7:0]m_reg_reg_i_18_3;
  wire [7:0]m_reg_reg_i_18_4;
  wire [7:0]m_reg_reg_i_18_5;
  wire [7:0]m_reg_reg_i_18_6;
  wire [7:0]m_reg_reg_i_18__0;
  wire [7:0]m_reg_reg_i_18__0_0;
  wire [7:0]m_reg_reg_i_18__0_1;
  wire [7:0]m_reg_reg_i_18__0_2;
  wire [7:0]m_reg_reg_i_18__0_3;
  wire [7:0]m_reg_reg_i_18__0_4;
  wire [7:0]m_reg_reg_i_18__0_5;
  wire [7:0]m_reg_reg_i_18__0_6;
  wire [7:0]m_reg_reg_i_18__1;
  wire [7:0]m_reg_reg_i_18__1_0;
  wire [7:0]m_reg_reg_i_18__1_1;
  wire [7:0]m_reg_reg_i_18__1_2;
  wire [7:0]m_reg_reg_i_18__1_3;
  wire [7:0]m_reg_reg_i_18__1_4;
  wire [7:0]m_reg_reg_i_18__1_5;
  wire [7:0]m_reg_reg_i_18__1_6;
  wire [7:0]m_reg_reg_i_18__2;
  wire [7:0]m_reg_reg_i_18__2_0;
  wire [7:0]m_reg_reg_i_18__2_1;
  wire [7:0]m_reg_reg_i_18__2_2;
  wire [7:0]m_reg_reg_i_18__2_3;
  wire [7:0]m_reg_reg_i_18__2_4;
  wire [7:0]m_reg_reg_i_18__2_5;
  wire [7:0]m_reg_reg_i_18__2_6;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_0;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_1;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_10;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_11;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_12;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_13;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_14;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_15;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_2;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_3;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_4;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_5;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_6;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_7;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_8;
  wire mac_muladd_8s_8s_16ns_16_4_1_U84_n_9;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_0;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_1;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_2;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_3;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_4;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_5;
  wire mac_muladd_8s_8s_16s_16_4_1_U80_n_6;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_0;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_1;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_10;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_11;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_12;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_13;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_14;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_15;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_16;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_17;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_18;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_19;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_2;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_20;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_21;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_22;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_3;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_4;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_5;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_6;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_7;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_8;
  wire mac_muladd_8s_8s_16s_16_4_1_U81_n_9;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_0;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_1;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_10;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_11;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_12;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_13;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_14;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_15;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_16;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_17;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_18;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_19;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_2;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_20;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_21;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_22;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_23;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_24;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_25;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_26;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_27;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_28;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_29;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_3;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_30;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_31;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_32;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_33;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_34;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_35;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_36;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_37;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_38;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_39;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_4;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_40;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_41;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_42;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_43;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_44;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_45;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_46;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_5;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_6;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_7;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_8;
  wire mac_muladd_8s_8s_16s_16_4_1_U82_n_9;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_0;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_1;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_10;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_11;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_12;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_13;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_14;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_15;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_16;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_17;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_18;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_19;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_2;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_20;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_21;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_22;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_23;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_24;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_25;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_26;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_27;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_28;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_29;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_3;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_30;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_31;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_32;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_33;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_34;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_35;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_36;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_37;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_38;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_39;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_4;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_40;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_41;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_42;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_43;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_44;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_45;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_46;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_47;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_5;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_6;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_7;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_8;
  wire mac_muladd_8s_8s_16s_16_4_1_U83_n_9;
  wire mul_4ns_5ns_7_1_1_U53_n_0;
  wire mul_4ns_5ns_7_1_1_U53_n_1;
  wire mul_4ns_5ns_7_1_1_U53_n_2;
  wire mul_4ns_5ns_7_1_1_U53_n_3;
  wire mul_4ns_5ns_7_1_1_U53_n_4;
  wire mul_4ns_5ns_7_1_1_U54_n_0;
  wire mul_4ns_5ns_7_1_1_U54_n_1;
  wire mul_4ns_5ns_7_1_1_U54_n_2;
  wire mul_4ns_5ns_7_1_1_U54_n_3;
  wire mul_4ns_5ns_7_1_1_U54_n_4;
  wire mul_4ns_5ns_7_1_1_U55_n_0;
  wire mul_4ns_5ns_7_1_1_U55_n_1;
  wire mul_4ns_5ns_7_1_1_U55_n_2;
  wire mul_4ns_5ns_7_1_1_U55_n_3;
  wire mul_4ns_5ns_7_1_1_U55_n_4;
  wire mul_5ns_7ns_11_1_1_U48_n_0;
  wire mul_5ns_7ns_11_1_1_U48_n_1;
  wire mul_5ns_7ns_11_1_1_U48_n_2;
  wire mul_5ns_7ns_11_1_1_U48_n_3;
  wire mul_5ns_7ns_11_1_1_U50_n_0;
  wire mul_5ns_7ns_11_1_1_U50_n_1;
  wire mul_5ns_7ns_11_1_1_U50_n_2;
  wire mul_5ns_7ns_11_1_1_U50_n_3;
  wire mul_5ns_7ns_11_1_1_U51_n_0;
  wire mul_5ns_7ns_11_1_1_U51_n_1;
  wire mul_5ns_7ns_11_1_1_U51_n_2;
  wire mul_5ns_7ns_11_1_1_U51_n_3;
  wire mul_5ns_7ns_11_1_1_U52_n_0;
  wire mul_5ns_7ns_11_1_1_U52_n_1;
  wire mul_5ns_7ns_11_1_1_U52_n_2;
  wire mul_5ns_7ns_11_1_1_U52_n_3;
  wire mul_5ns_7ns_11_1_1_U56_n_0;
  wire mul_5ns_7ns_11_1_1_U56_n_1;
  wire mul_5ns_7ns_11_1_1_U56_n_2;
  wire mul_5ns_7ns_11_1_1_U56_n_3;
  wire mul_8s_8s_16_1_1_U76_n_15;
  wire mul_8s_8s_16_1_1_U77_n_0;
  wire mul_8s_8s_16_1_1_U77_n_1;
  wire mul_8s_8s_16_1_1_U77_n_10;
  wire mul_8s_8s_16_1_1_U77_n_11;
  wire mul_8s_8s_16_1_1_U77_n_12;
  wire mul_8s_8s_16_1_1_U77_n_13;
  wire mul_8s_8s_16_1_1_U77_n_14;
  wire mul_8s_8s_16_1_1_U77_n_15;
  wire mul_8s_8s_16_1_1_U77_n_2;
  wire mul_8s_8s_16_1_1_U77_n_3;
  wire mul_8s_8s_16_1_1_U77_n_4;
  wire mul_8s_8s_16_1_1_U77_n_5;
  wire mul_8s_8s_16_1_1_U77_n_6;
  wire mul_8s_8s_16_1_1_U77_n_7;
  wire mul_8s_8s_16_1_1_U77_n_8;
  wire mul_8s_8s_16_1_1_U77_n_9;
  wire mul_8s_8s_16_1_1_U79_n_0;
  wire mul_8s_8s_16_1_1_U79_n_1;
  wire mul_8s_8s_16_1_1_U79_n_10;
  wire mul_8s_8s_16_1_1_U79_n_11;
  wire mul_8s_8s_16_1_1_U79_n_12;
  wire mul_8s_8s_16_1_1_U79_n_13;
  wire mul_8s_8s_16_1_1_U79_n_14;
  wire mul_8s_8s_16_1_1_U79_n_15;
  wire mul_8s_8s_16_1_1_U79_n_2;
  wire mul_8s_8s_16_1_1_U79_n_3;
  wire mul_8s_8s_16_1_1_U79_n_4;
  wire mul_8s_8s_16_1_1_U79_n_5;
  wire mul_8s_8s_16_1_1_U79_n_6;
  wire mul_8s_8s_16_1_1_U79_n_7;
  wire mul_8s_8s_16_1_1_U79_n_8;
  wire mul_8s_8s_16_1_1_U79_n_9;
  wire [6:0]mul_ln54_1_reg_4555;
  wire \mul_ln54_1_reg_4555[1]_i_1_n_0 ;
  wire [6:0]mul_ln56_reg_4582;
  wire \mul_ln56_reg_4582[1]_i_1_n_0 ;
  wire [6:0]mul_ln61_10_reg_4575;
  wire \mul_ln61_10_reg_4575[1]_i_1_n_0 ;
  wire [3:0]p_1_in__0;
  wire [7:0]p_reg_reg_i_10;
  wire [7:0]p_reg_reg_i_10_0;
  wire [7:0]p_reg_reg_i_10_1;
  wire [7:0]p_reg_reg_i_10_2;
  wire [7:0]p_reg_reg_i_10_3;
  wire [7:0]p_reg_reg_i_10_4;
  wire [7:0]p_reg_reg_i_10_5;
  wire [7:0]p_reg_reg_i_10_6;
  wire [7:0]p_reg_reg_i_10__0;
  wire [7:0]p_reg_reg_i_10__0_0;
  wire [7:0]p_reg_reg_i_10__0_1;
  wire [7:0]p_reg_reg_i_10__0_2;
  wire [7:0]p_reg_reg_i_10__0_3;
  wire [7:0]p_reg_reg_i_10__0_4;
  wire [7:0]p_reg_reg_i_10__0_5;
  wire [7:0]p_reg_reg_i_10__0_6;
  wire [7:0]p_reg_reg_i_9;
  wire [7:0]p_reg_reg_i_9_0;
  wire [7:0]p_reg_reg_i_9_1;
  wire [7:0]p_reg_reg_i_9_2;
  wire [7:0]p_reg_reg_i_9_3;
  wire [7:0]p_reg_reg_i_9_4;
  wire [7:0]p_reg_reg_i_9_5;
  wire [7:0]p_reg_reg_i_9_6;
  wire [7:0]p_reg_reg_i_9__0;
  wire [7:0]p_reg_reg_i_9__0_0;
  wire [7:0]p_reg_reg_i_9__0_1;
  wire [7:0]p_reg_reg_i_9__0_2;
  wire [7:0]p_reg_reg_i_9__0_3;
  wire [7:0]p_reg_reg_i_9__0_4;
  wire [7:0]p_reg_reg_i_9__0_5;
  wire [7:0]p_reg_reg_i_9__0_6;
  wire push;
  wire [10:0]ram_reg;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_108_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_110_n_0;
  wire ram_reg_i_111_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113_n_0;
  wire ram_reg_i_114_n_0;
  wire ram_reg_i_115_n_0;
  wire ram_reg_i_116_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_125_n_0;
  wire ram_reg_i_126_n_0;
  wire ram_reg_i_127_n_0;
  wire ram_reg_i_128_n_0;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_136_n_0;
  wire ram_reg_i_17__3_n_0;
  wire ram_reg_i_17__4_n_0;
  wire ram_reg_i_17__5_n_0;
  wire ram_reg_i_18__0_n_0;
  wire ram_reg_i_18__1_n_0;
  wire ram_reg_i_18__2_n_0;
  wire ram_reg_i_19__0_n_0;
  wire ram_reg_i_19__1_n_0;
  wire ram_reg_i_20__1_n_0;
  wire ram_reg_i_20_n_0;
  wire ram_reg_i_21__0_n_0;
  wire ram_reg_i_21__1_n_0;
  wire ram_reg_i_22__0_n_0;
  wire ram_reg_i_22__1_n_0;
  wire ram_reg_i_22_n_0;
  wire ram_reg_i_23__0_n_0;
  wire ram_reg_i_23__1_n_0;
  wire ram_reg_i_23_n_0;
  wire ram_reg_i_24__0_n_0;
  wire ram_reg_i_24__1_n_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_25__0_n_0;
  wire ram_reg_i_25__1_n_0;
  wire ram_reg_i_26__0_n_0;
  wire ram_reg_i_26__1_n_0;
  wire ram_reg_i_26_n_1;
  wire ram_reg_i_26_n_2;
  wire ram_reg_i_26_n_3;
  wire ram_reg_i_27__0_n_0;
  wire ram_reg_i_27__1_n_0;
  wire ram_reg_i_27_n_0;
  wire ram_reg_i_28__0_n_0;
  wire ram_reg_i_28__1_n_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_29__0_n_0;
  wire ram_reg_i_29__1_n_0;
  wire ram_reg_i_29_n_0;
  wire ram_reg_i_30__0_n_0;
  wire ram_reg_i_30__1_n_0;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_31__0_n_0;
  wire ram_reg_i_31__1_n_0;
  wire ram_reg_i_31_n_0;
  wire ram_reg_i_32__0_n_0;
  wire ram_reg_i_32__1_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_33__0_n_0;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_33_n_0;
  wire ram_reg_i_34__0_n_0;
  wire ram_reg_i_34__1_n_0;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_35__0_n_0;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_35_n_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_36__1_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_37__1_n_0;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_38__0_n_0;
  wire ram_reg_i_38__1_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_39_n_0;
  wire ram_reg_i_39_n_1;
  wire ram_reg_i_39_n_2;
  wire ram_reg_i_39_n_3;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_43_n_0;
  wire ram_reg_i_44_n_0;
  wire ram_reg_i_45_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_47_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_49_n_1;
  wire ram_reg_i_49_n_2;
  wire ram_reg_i_49_n_3;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_1;
  wire ram_reg_i_54_n_2;
  wire ram_reg_i_54_n_3;
  wire ram_reg_i_55_n_1;
  wire ram_reg_i_55_n_2;
  wire ram_reg_i_55_n_3;
  wire ram_reg_i_56_n_1;
  wire ram_reg_i_56_n_2;
  wire ram_reg_i_56_n_3;
  wire ram_reg_i_57_n_1;
  wire ram_reg_i_57_n_2;
  wire ram_reg_i_57_n_3;
  wire ram_reg_i_58_n_1;
  wire ram_reg_i_58_n_2;
  wire ram_reg_i_58_n_3;
  wire ram_reg_i_59_n_1;
  wire ram_reg_i_59_n_2;
  wire ram_reg_i_59_n_3;
  wire ram_reg_i_60_n_1;
  wire ram_reg_i_60_n_2;
  wire ram_reg_i_60_n_3;
  wire ram_reg_i_61_n_1;
  wire ram_reg_i_61_n_2;
  wire ram_reg_i_61_n_3;
  wire ram_reg_i_62_n_0;
  wire ram_reg_i_63_n_0;
  wire ram_reg_i_64_n_0;
  wire ram_reg_i_65_n_0;
  wire ram_reg_i_65_n_1;
  wire ram_reg_i_65_n_2;
  wire ram_reg_i_65_n_3;
  wire ram_reg_i_66_n_0;
  wire ram_reg_i_66_n_1;
  wire ram_reg_i_66_n_2;
  wire ram_reg_i_66_n_3;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_67_n_1;
  wire ram_reg_i_67_n_2;
  wire ram_reg_i_67_n_3;
  wire ram_reg_i_68_n_0;
  wire ram_reg_i_68_n_1;
  wire ram_reg_i_68_n_2;
  wire ram_reg_i_68_n_3;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_69_n_1;
  wire ram_reg_i_69_n_2;
  wire ram_reg_i_69_n_3;
  wire ram_reg_i_70_n_0;
  wire ram_reg_i_70_n_1;
  wire ram_reg_i_70_n_2;
  wire ram_reg_i_70_n_3;
  wire ram_reg_i_71_n_0;
  wire ram_reg_i_71_n_1;
  wire ram_reg_i_71_n_2;
  wire ram_reg_i_71_n_3;
  wire ram_reg_i_72_n_0;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_74_n_0;
  wire ram_reg_i_75_n_0;
  wire ram_reg_i_79_n_0;
  wire ram_reg_i_83_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_91_n_0;
  wire ram_reg_i_95_n_0;
  wire ram_reg_i_99_n_0;
  wire [4:0]select_ln53_2_fu_2476_p3;
  wire [4:0]select_ln53_2_reg_4537;
  wire [9:0]select_ln54_1_fu_2257_p3;
  wire [4:0]select_ln54_fu_2351_p3;
  wire \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0 ;
  wire \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0 ;
  wire [4:3]select_ln54_reg_4505_pp0_iter4_reg;
  wire \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0 ;
  wire [2:2]select_ln54_reg_4505_pp0_iter5_reg;
  wire \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire [1:1]select_ln54_reg_4505_pp0_iter6_reg;
  wire \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire [1:0]select_ln54_reg_4505_pp0_iter7_reg;
  wire \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0 ;
  wire \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0 ;
  wire \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0 ;
  wire [4:0]select_ln54_reg_4505_pp0_iter8_reg;
  wire select_ln68_reg_5187;
  wire \select_ln68_reg_5187[0]_i_1_n_0 ;
  wire \select_ln68_reg_5187[1]_i_1_n_0 ;
  wire \select_ln68_reg_5187[2]_i_1_n_0 ;
  wire \select_ln68_reg_5187[3]_i_1_n_0 ;
  wire \select_ln68_reg_5187[4]_i_1_n_0 ;
  wire \select_ln68_reg_5187[5]_i_1_n_0 ;
  wire \select_ln68_reg_5187[6]_i_1_n_0 ;
  wire \select_ln68_reg_5187[7]_i_10_n_0 ;
  wire \select_ln68_reg_5187[7]_i_11_n_0 ;
  wire \select_ln68_reg_5187[7]_i_12_n_0 ;
  wire \select_ln68_reg_5187[7]_i_13_n_0 ;
  wire \select_ln68_reg_5187[7]_i_14_n_0 ;
  wire \select_ln68_reg_5187[7]_i_2_n_0 ;
  wire \select_ln68_reg_5187[7]_i_5_n_0 ;
  wire \select_ln68_reg_5187[7]_i_6_n_0 ;
  wire \select_ln68_reg_5187[7]_i_7_n_0 ;
  wire \select_ln68_reg_5187[7]_i_8_n_0 ;
  wire \select_ln68_reg_5187[7]_i_9_n_0 ;
  wire [7:0]\select_ln68_reg_5187_reg[7]_0 ;
  wire \select_ln68_reg_5187_reg[7]_i_3_n_3 ;
  wire \select_ln68_reg_5187_reg[7]_i_4_n_0 ;
  wire \select_ln68_reg_5187_reg[7]_i_4_n_1 ;
  wire \select_ln68_reg_5187_reg[7]_i_4_n_2 ;
  wire \select_ln68_reg_5187_reg[7]_i_4_n_3 ;
  wire [15:0]sum_reg_5177;
  wire \sum_reg_5177[11]_i_2_n_0 ;
  wire \sum_reg_5177[11]_i_3_n_0 ;
  wire \sum_reg_5177[11]_i_4_n_0 ;
  wire \sum_reg_5177[11]_i_5_n_0 ;
  wire \sum_reg_5177[11]_i_6_n_0 ;
  wire \sum_reg_5177[11]_i_7_n_0 ;
  wire \sum_reg_5177[11]_i_8_n_0 ;
  wire \sum_reg_5177[11]_i_9_n_0 ;
  wire \sum_reg_5177[15]_i_2_n_0 ;
  wire \sum_reg_5177[15]_i_3_n_0 ;
  wire \sum_reg_5177[15]_i_4_n_0 ;
  wire \sum_reg_5177[15]_i_5_n_0 ;
  wire \sum_reg_5177[15]_i_6_n_0 ;
  wire \sum_reg_5177[15]_i_7_n_0 ;
  wire \sum_reg_5177[15]_i_8_n_0 ;
  wire \sum_reg_5177[3]_i_2_n_0 ;
  wire \sum_reg_5177[3]_i_3_n_0 ;
  wire \sum_reg_5177[3]_i_4_n_0 ;
  wire \sum_reg_5177[3]_i_5_n_0 ;
  wire \sum_reg_5177[3]_i_6_n_0 ;
  wire \sum_reg_5177[3]_i_7_n_0 ;
  wire \sum_reg_5177[3]_i_8_n_0 ;
  wire \sum_reg_5177[7]_i_2_n_0 ;
  wire \sum_reg_5177[7]_i_3_n_0 ;
  wire \sum_reg_5177[7]_i_4_n_0 ;
  wire \sum_reg_5177[7]_i_5_n_0 ;
  wire \sum_reg_5177[7]_i_6_n_0 ;
  wire \sum_reg_5177[7]_i_7_n_0 ;
  wire \sum_reg_5177[7]_i_8_n_0 ;
  wire \sum_reg_5177[7]_i_9_n_0 ;
  wire \sum_reg_5177_reg[11]_i_1_n_0 ;
  wire \sum_reg_5177_reg[11]_i_1_n_1 ;
  wire \sum_reg_5177_reg[11]_i_1_n_2 ;
  wire \sum_reg_5177_reg[11]_i_1_n_3 ;
  wire \sum_reg_5177_reg[15]_i_1_n_1 ;
  wire \sum_reg_5177_reg[15]_i_1_n_2 ;
  wire \sum_reg_5177_reg[15]_i_1_n_3 ;
  wire \sum_reg_5177_reg[3]_i_1_n_0 ;
  wire \sum_reg_5177_reg[3]_i_1_n_1 ;
  wire \sum_reg_5177_reg[3]_i_1_n_2 ;
  wire \sum_reg_5177_reg[3]_i_1_n_3 ;
  wire \sum_reg_5177_reg[3]_i_1_n_4 ;
  wire \sum_reg_5177_reg[3]_i_1_n_5 ;
  wire \sum_reg_5177_reg[3]_i_1_n_6 ;
  wire \sum_reg_5177_reg[3]_i_1_n_7 ;
  wire \sum_reg_5177_reg[7]_i_1_n_0 ;
  wire \sum_reg_5177_reg[7]_i_1_n_1 ;
  wire \sum_reg_5177_reg[7]_i_1_n_2 ;
  wire \sum_reg_5177_reg[7]_i_1_n_3 ;
  wire \sum_reg_5177_reg[7]_i_1_n_5 ;
  wire \sum_reg_5177_reg[7]_i_1_n_6 ;
  wire \sum_reg_5177_reg[7]_i_1_n_7 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ;
  wire \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0 ;
  wire [7:0]tmp_11_reg_5017_pp0_iter14_reg;
  wire [7:0]tmp_19_reg_5027;
  wire \tmp_19_reg_5027[0]_i_1_n_0 ;
  wire \tmp_19_reg_5027[1]_i_1_n_0 ;
  wire \tmp_19_reg_5027[2]_i_1_n_0 ;
  wire \tmp_19_reg_5027[3]_i_1_n_0 ;
  wire \tmp_19_reg_5027[4]_i_1_n_0 ;
  wire \tmp_19_reg_5027[5]_i_1_n_0 ;
  wire \tmp_19_reg_5027[6]_i_1_n_0 ;
  wire \tmp_19_reg_5027[7]_i_1_n_0 ;
  wire [7:0]tmp_23_reg_5032;
  wire \tmp_23_reg_5032[0]_i_1_n_0 ;
  wire \tmp_23_reg_5032[0]_i_2_n_0 ;
  wire \tmp_23_reg_5032[0]_i_3_n_0 ;
  wire \tmp_23_reg_5032[0]_i_4_n_0 ;
  wire \tmp_23_reg_5032[1]_i_1_n_0 ;
  wire \tmp_23_reg_5032[1]_i_2_n_0 ;
  wire \tmp_23_reg_5032[1]_i_3_n_0 ;
  wire \tmp_23_reg_5032[1]_i_4_n_0 ;
  wire \tmp_23_reg_5032[2]_i_1_n_0 ;
  wire \tmp_23_reg_5032[2]_i_2_n_0 ;
  wire \tmp_23_reg_5032[2]_i_3_n_0 ;
  wire \tmp_23_reg_5032[2]_i_4_n_0 ;
  wire \tmp_23_reg_5032[3]_i_1_n_0 ;
  wire \tmp_23_reg_5032[3]_i_2_n_0 ;
  wire \tmp_23_reg_5032[3]_i_3_n_0 ;
  wire \tmp_23_reg_5032[3]_i_4_n_0 ;
  wire \tmp_23_reg_5032[4]_i_1_n_0 ;
  wire \tmp_23_reg_5032[4]_i_2_n_0 ;
  wire \tmp_23_reg_5032[4]_i_3_n_0 ;
  wire \tmp_23_reg_5032[4]_i_4_n_0 ;
  wire \tmp_23_reg_5032[5]_i_1_n_0 ;
  wire \tmp_23_reg_5032[5]_i_2_n_0 ;
  wire \tmp_23_reg_5032[5]_i_3_n_0 ;
  wire \tmp_23_reg_5032[5]_i_4_n_0 ;
  wire \tmp_23_reg_5032[6]_i_1_n_0 ;
  wire \tmp_23_reg_5032[6]_i_2_n_0 ;
  wire \tmp_23_reg_5032[6]_i_3_n_0 ;
  wire \tmp_23_reg_5032[6]_i_4_n_0 ;
  wire \tmp_23_reg_5032[7]_i_1_n_0 ;
  wire \tmp_23_reg_5032[7]_i_2_n_0 ;
  wire \tmp_23_reg_5032[7]_i_3_n_0 ;
  wire \tmp_23_reg_5032[7]_i_4_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ;
  wire \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0 ;
  wire [7:0]tmp_31_reg_5042_pp0_iter14_reg;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ;
  wire \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0 ;
  wire [7:0]tmp_35_reg_5047_pp0_iter14_reg;
  wire [3:0]tmp_44_reg_4527;
  wire tmp_45_reg_4517__3_i_2_n_0;
  wire \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0 ;
  wire \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0 ;
  wire \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0 ;
  wire \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0 ;
  wire [3:0]tmp_45_reg_4517_pp0_iter9_reg;
  wire tmp_45_reg_4517_reg__0__0_n_0;
  wire tmp_45_reg_4517_reg__1__0_n_0;
  wire tmp_45_reg_4517_reg__2__0_n_0;
  wire tmp_45_reg_4517_reg__3_n_0;
  wire [3:0]tmp_46_reg_4532;
  wire [3:0]tmp_47_reg_4589;
  wire tmp_51_reg_4522__3_i_2_n_0;
  wire [3:0]tmp_51_reg_4522_pp0_iter10_reg;
  wire \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0 ;
  wire \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0 ;
  wire \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0 ;
  wire \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0 ;
  wire tmp_51_reg_4522_reg__0__0_n_0;
  wire tmp_51_reg_4522_reg__1__0_n_0;
  wire tmp_51_reg_4522_reg__2__0_n_0;
  wire tmp_51_reg_4522_reg__3_n_0;
  wire [3:0]tmp_55_reg_4607;
  wire [8:0]tmp_59_fu_3633_p4;
  wire [7:0]tmp_5_reg_5117;
  wire \tmp_5_reg_5117[0]_i_4_n_0 ;
  wire \tmp_5_reg_5117[0]_i_5_n_0 ;
  wire \tmp_5_reg_5117[0]_i_6_n_0 ;
  wire \tmp_5_reg_5117[0]_i_7_n_0 ;
  wire \tmp_5_reg_5117[1]_i_4_n_0 ;
  wire \tmp_5_reg_5117[1]_i_5_n_0 ;
  wire \tmp_5_reg_5117[1]_i_6_n_0 ;
  wire \tmp_5_reg_5117[1]_i_7_n_0 ;
  wire \tmp_5_reg_5117[2]_i_4_n_0 ;
  wire \tmp_5_reg_5117[2]_i_5_n_0 ;
  wire \tmp_5_reg_5117[2]_i_6_n_0 ;
  wire \tmp_5_reg_5117[2]_i_7_n_0 ;
  wire \tmp_5_reg_5117[3]_i_4_n_0 ;
  wire \tmp_5_reg_5117[3]_i_5_n_0 ;
  wire \tmp_5_reg_5117[3]_i_6_n_0 ;
  wire \tmp_5_reg_5117[3]_i_7_n_0 ;
  wire \tmp_5_reg_5117[4]_i_4_n_0 ;
  wire \tmp_5_reg_5117[4]_i_5_n_0 ;
  wire \tmp_5_reg_5117[4]_i_6_n_0 ;
  wire \tmp_5_reg_5117[4]_i_7_n_0 ;
  wire \tmp_5_reg_5117[5]_i_4_n_0 ;
  wire \tmp_5_reg_5117[5]_i_5_n_0 ;
  wire \tmp_5_reg_5117[5]_i_6_n_0 ;
  wire \tmp_5_reg_5117[5]_i_7_n_0 ;
  wire \tmp_5_reg_5117[6]_i_4_n_0 ;
  wire \tmp_5_reg_5117[6]_i_5_n_0 ;
  wire \tmp_5_reg_5117[6]_i_6_n_0 ;
  wire \tmp_5_reg_5117[6]_i_7_n_0 ;
  wire \tmp_5_reg_5117[7]_i_4_n_0 ;
  wire \tmp_5_reg_5117[7]_i_5_n_0 ;
  wire \tmp_5_reg_5117[7]_i_6_n_0 ;
  wire \tmp_5_reg_5117[7]_i_7_n_0 ;
  wire \tmp_5_reg_5117_reg[0]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[0]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[0]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[1]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[1]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[1]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[2]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[2]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[2]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[3]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[3]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[3]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[4]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[4]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[4]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[5]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[5]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[5]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[6]_i_1_n_0 ;
  wire \tmp_5_reg_5117_reg[6]_i_2_n_0 ;
  wire \tmp_5_reg_5117_reg[6]_i_3_n_0 ;
  wire \tmp_5_reg_5117_reg[7]_i_1_n_0 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_0 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_1 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_2 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_3 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_4 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_5 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_6 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_2_7 ;
  wire \tmp_5_reg_5117_reg[7]_i_2_n_0 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_0 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_1 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_2 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_3 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_4 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_5 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_6 ;
  wire [7:0]\tmp_5_reg_5117_reg[7]_i_3_7 ;
  wire \tmp_5_reg_5117_reg[7]_i_3_n_0 ;
  wire [7:0]tmp_6_reg_5122;
  wire \tmp_6_reg_5122[0]_i_4_n_0 ;
  wire \tmp_6_reg_5122[0]_i_5_n_0 ;
  wire \tmp_6_reg_5122[0]_i_6_n_0 ;
  wire \tmp_6_reg_5122[0]_i_7_n_0 ;
  wire \tmp_6_reg_5122[1]_i_4_n_0 ;
  wire \tmp_6_reg_5122[1]_i_5_n_0 ;
  wire \tmp_6_reg_5122[1]_i_6_n_0 ;
  wire \tmp_6_reg_5122[1]_i_7_n_0 ;
  wire \tmp_6_reg_5122[2]_i_4_n_0 ;
  wire \tmp_6_reg_5122[2]_i_5_n_0 ;
  wire \tmp_6_reg_5122[2]_i_6_n_0 ;
  wire \tmp_6_reg_5122[2]_i_7_n_0 ;
  wire \tmp_6_reg_5122[3]_i_4_n_0 ;
  wire \tmp_6_reg_5122[3]_i_5_n_0 ;
  wire \tmp_6_reg_5122[3]_i_6_n_0 ;
  wire \tmp_6_reg_5122[3]_i_7_n_0 ;
  wire \tmp_6_reg_5122[4]_i_4_n_0 ;
  wire \tmp_6_reg_5122[4]_i_5_n_0 ;
  wire \tmp_6_reg_5122[4]_i_6_n_0 ;
  wire \tmp_6_reg_5122[4]_i_7_n_0 ;
  wire \tmp_6_reg_5122[5]_i_4_n_0 ;
  wire \tmp_6_reg_5122[5]_i_5_n_0 ;
  wire \tmp_6_reg_5122[5]_i_6_n_0 ;
  wire \tmp_6_reg_5122[5]_i_7_n_0 ;
  wire \tmp_6_reg_5122[6]_i_4_n_0 ;
  wire \tmp_6_reg_5122[6]_i_5_n_0 ;
  wire \tmp_6_reg_5122[6]_i_6_n_0 ;
  wire \tmp_6_reg_5122[6]_i_7_n_0 ;
  wire \tmp_6_reg_5122[7]_i_4_n_0 ;
  wire \tmp_6_reg_5122[7]_i_5_n_0 ;
  wire \tmp_6_reg_5122[7]_i_6_n_0 ;
  wire \tmp_6_reg_5122[7]_i_7_n_0 ;
  wire \tmp_6_reg_5122_reg[0]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[0]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[0]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[1]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[1]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[1]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[2]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[2]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[2]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[3]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[3]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[3]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[4]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[4]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[4]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[5]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[5]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[5]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[6]_i_1_n_0 ;
  wire \tmp_6_reg_5122_reg[6]_i_2_n_0 ;
  wire \tmp_6_reg_5122_reg[6]_i_3_n_0 ;
  wire \tmp_6_reg_5122_reg[7]_i_1_n_0 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_0 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_1 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_2 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_3 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_4 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_5 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_6 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_2_7 ;
  wire \tmp_6_reg_5122_reg[7]_i_2_n_0 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_0 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_1 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_2 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_3 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_4 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_5 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_6 ;
  wire [7:0]\tmp_6_reg_5122_reg[7]_i_3_7 ;
  wire \tmp_6_reg_5122_reg[7]_i_3_n_0 ;
  wire tmp_product__0_carry__1_i_1__2_n_0;
  wire tmp_product__0_carry__1_i_1__3_n_0;
  wire tmp_product__0_carry__1_i_1__4_n_0;
  wire tmp_product__0_carry__1_i_1__5_n_0;
  wire [7:0]tmp_reg_5102;
  wire \tmp_reg_5102[0]_i_4_n_0 ;
  wire \tmp_reg_5102[0]_i_5_n_0 ;
  wire \tmp_reg_5102[0]_i_6_n_0 ;
  wire \tmp_reg_5102[0]_i_7_n_0 ;
  wire \tmp_reg_5102[1]_i_4_n_0 ;
  wire \tmp_reg_5102[1]_i_5_n_0 ;
  wire \tmp_reg_5102[1]_i_6_n_0 ;
  wire \tmp_reg_5102[1]_i_7_n_0 ;
  wire \tmp_reg_5102[2]_i_4_n_0 ;
  wire \tmp_reg_5102[2]_i_5_n_0 ;
  wire \tmp_reg_5102[2]_i_6_n_0 ;
  wire \tmp_reg_5102[2]_i_7_n_0 ;
  wire \tmp_reg_5102[3]_i_4_n_0 ;
  wire \tmp_reg_5102[3]_i_5_n_0 ;
  wire \tmp_reg_5102[3]_i_6_n_0 ;
  wire \tmp_reg_5102[3]_i_7_n_0 ;
  wire \tmp_reg_5102[4]_i_4_n_0 ;
  wire \tmp_reg_5102[4]_i_5_n_0 ;
  wire \tmp_reg_5102[4]_i_6_n_0 ;
  wire \tmp_reg_5102[4]_i_7_n_0 ;
  wire \tmp_reg_5102[5]_i_4_n_0 ;
  wire \tmp_reg_5102[5]_i_5_n_0 ;
  wire \tmp_reg_5102[5]_i_6_n_0 ;
  wire \tmp_reg_5102[5]_i_7_n_0 ;
  wire \tmp_reg_5102[6]_i_4_n_0 ;
  wire \tmp_reg_5102[6]_i_5_n_0 ;
  wire \tmp_reg_5102[6]_i_6_n_0 ;
  wire \tmp_reg_5102[6]_i_7_n_0 ;
  wire \tmp_reg_5102[7]_i_4_n_0 ;
  wire \tmp_reg_5102[7]_i_5_n_0 ;
  wire \tmp_reg_5102[7]_i_6_n_0 ;
  wire \tmp_reg_5102[7]_i_7_n_0 ;
  wire \tmp_reg_5102_reg[0]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[0]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[0]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[1]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[1]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[1]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[2]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[2]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[2]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[3]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[3]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[3]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[4]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[4]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[4]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[5]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[5]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[5]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[6]_i_1_n_0 ;
  wire \tmp_reg_5102_reg[6]_i_2_n_0 ;
  wire \tmp_reg_5102_reg[6]_i_3_n_0 ;
  wire \tmp_reg_5102_reg[7]_i_1_n_0 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_0 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_1 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_2 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_3 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_4 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_5 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_6 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_2_7 ;
  wire \tmp_reg_5102_reg[7]_i_2_n_0 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_0 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_1 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_2 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_3 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_4 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_5 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_6 ;
  wire [7:0]\tmp_reg_5102_reg[7]_i_3_7 ;
  wire \tmp_reg_5102_reg[7]_i_3_n_0 ;
  wire [3:0]trunc_ln53_reg_4542_pp0_iter11_reg;
  wire [3:0]trunc_ln53_reg_4542_pp0_iter12_reg;
  wire [3:0]trunc_ln53_reg_4542_pp0_iter13_reg;
  wire [1:0]trunc_ln54_reg_4562;
  wire [1:0]trunc_ln54_reg_4562_pp0_iter11_reg;
  wire [1:0]trunc_ln55_reg_4594;
  wire [1:0]trunc_ln55_reg_4594_pp0_iter11_reg;
  wire urem_5ns_3ns_2_9_1_U47_n_0;
  wire urem_5ns_3ns_2_9_1_U47_n_1;
  wire urem_5ns_3ns_2_9_1_U49_n_0;
  wire urem_5ns_3ns_2_9_1_U49_n_1;
  wire [3:3]\NLW_add_ln61_8_reg_5172_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_Q31_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_26_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_39_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_54_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_55_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_56_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_57_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_58_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_59_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_60_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_61_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_65_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_66_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_67_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_68_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_69_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_70_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_71_O_UNCONNECTED;
  wire [3:1]\NLW_select_ln68_reg_5187_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln68_reg_5187_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln68_reg_5187_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_5177_reg[15]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h8A)) 
    \add_ln61_2_reg_5152[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(gmem_0_WREADY),
        .I2(ap_enable_reg_pp0_iter20),
        .O(add_ln61_2_reg_51520));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[0]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[10]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[10]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[11]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[11]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[12]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[12]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[13]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[13]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[14]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[14]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[15]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[15]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[1]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[2]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[3]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[4]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[5]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[6]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[7]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[8]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[8]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_pp0_iter17_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_2_reg_5152[9]),
        .Q(add_ln61_2_reg_5152_pp0_iter17_reg[9]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[0]),
        .Q(add_ln61_2_reg_5152[0]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[10] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[10]),
        .Q(add_ln61_2_reg_5152[10]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[11] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[11]),
        .Q(add_ln61_2_reg_5152[11]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[12] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[12]),
        .Q(add_ln61_2_reg_5152[12]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[13] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[13]),
        .Q(add_ln61_2_reg_5152[13]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[14] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[14]),
        .Q(add_ln61_2_reg_5152[14]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[15] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[15]),
        .Q(add_ln61_2_reg_5152[15]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[1] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[1]),
        .Q(add_ln61_2_reg_5152[1]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[2] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[2]),
        .Q(add_ln61_2_reg_5152[2]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[3] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[3]),
        .Q(add_ln61_2_reg_5152[3]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[4] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[4]),
        .Q(add_ln61_2_reg_5152[4]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[5] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[5]),
        .Q(add_ln61_2_reg_5152[5]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[6] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[6]),
        .Q(add_ln61_2_reg_5152[6]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[7] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[7]),
        .Q(add_ln61_2_reg_5152[7]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[8] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[8]),
        .Q(add_ln61_2_reg_5152[8]),
        .R(1'b0));
  FDRE \add_ln61_2_reg_5152_reg[9] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(P[9]),
        .Q(add_ln61_2_reg_5152[9]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[0]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[10]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[10]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[11]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[11]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[12]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[12]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[13]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[13]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[14]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[14]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[15]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[15]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[1]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[2]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[3]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[4]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[5]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[6]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[7]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[8]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[8]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_pp0_iter17_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_3_reg_5157[9]),
        .Q(add_ln61_3_reg_5157_pp0_iter17_reg[9]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_22),
        .Q(add_ln61_3_reg_5157[0]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[10] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_12),
        .Q(add_ln61_3_reg_5157[10]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[11] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_11),
        .Q(add_ln61_3_reg_5157[11]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[12] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_10),
        .Q(add_ln61_3_reg_5157[12]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[13] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_9),
        .Q(add_ln61_3_reg_5157[13]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[14] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_8),
        .Q(add_ln61_3_reg_5157[14]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[15] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_7),
        .Q(add_ln61_3_reg_5157[15]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[1] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_21),
        .Q(add_ln61_3_reg_5157[1]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[2] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_20),
        .Q(add_ln61_3_reg_5157[2]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[3] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_19),
        .Q(add_ln61_3_reg_5157[3]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[4] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_18),
        .Q(add_ln61_3_reg_5157[4]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[5] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_17),
        .Q(add_ln61_3_reg_5157[5]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[6] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_16),
        .Q(add_ln61_3_reg_5157[6]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[7] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_15),
        .Q(add_ln61_3_reg_5157[7]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[8] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_14),
        .Q(add_ln61_3_reg_5157[8]),
        .R(1'b0));
  FDRE \add_ln61_3_reg_5157_reg[9] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U81_n_13),
        .Q(add_ln61_3_reg_5157[9]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[0] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_46),
        .Q(add_ln61_5_reg_5162[0]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[10] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_36),
        .Q(add_ln61_5_reg_5162[10]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[11] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_35),
        .Q(add_ln61_5_reg_5162[11]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[12] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_34),
        .Q(add_ln61_5_reg_5162[12]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[13] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_33),
        .Q(add_ln61_5_reg_5162[13]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[14] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_32),
        .Q(add_ln61_5_reg_5162[14]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[15] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_31),
        .Q(add_ln61_5_reg_5162[15]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[1] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_45),
        .Q(add_ln61_5_reg_5162[1]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[2] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_44),
        .Q(add_ln61_5_reg_5162[2]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[3] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_43),
        .Q(add_ln61_5_reg_5162[3]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[4] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_42),
        .Q(add_ln61_5_reg_5162[4]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[5] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_41),
        .Q(add_ln61_5_reg_5162[5]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[6] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_40),
        .Q(add_ln61_5_reg_5162[6]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[7] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_39),
        .Q(add_ln61_5_reg_5162[7]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[8] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_38),
        .Q(add_ln61_5_reg_5162[8]),
        .R(1'b0));
  FDRE \add_ln61_5_reg_5162_reg[9] 
       (.C(ap_clk),
        .CE(add_ln61_2_reg_51520),
        .D(mac_muladd_8s_8s_16s_16_4_1_U82_n_37),
        .Q(add_ln61_5_reg_5162[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[11]_i_2 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_4),
        .I1(add_ln61_5_reg_5162[11]),
        .O(\add_ln61_8_reg_5172[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[11]_i_3 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_5),
        .I1(add_ln61_5_reg_5162[10]),
        .O(\add_ln61_8_reg_5172[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[11]_i_4 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_6),
        .I1(add_ln61_5_reg_5162[9]),
        .O(\add_ln61_8_reg_5172[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[11]_i_5 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_7),
        .I1(add_ln61_5_reg_5162[8]),
        .O(\add_ln61_8_reg_5172[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[15]_i_2 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_0),
        .I1(add_ln61_5_reg_5162[15]),
        .O(\add_ln61_8_reg_5172[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[15]_i_3 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_1),
        .I1(add_ln61_5_reg_5162[14]),
        .O(\add_ln61_8_reg_5172[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[15]_i_4 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_2),
        .I1(add_ln61_5_reg_5162[13]),
        .O(\add_ln61_8_reg_5172[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[15]_i_5 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_3),
        .I1(add_ln61_5_reg_5162[12]),
        .O(\add_ln61_8_reg_5172[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[3]_i_2 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_12),
        .I1(add_ln61_5_reg_5162[3]),
        .O(\add_ln61_8_reg_5172[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[3]_i_3 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_13),
        .I1(add_ln61_5_reg_5162[2]),
        .O(\add_ln61_8_reg_5172[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[3]_i_4 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_14),
        .I1(add_ln61_5_reg_5162[1]),
        .O(\add_ln61_8_reg_5172[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[3]_i_5 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_15),
        .I1(add_ln61_5_reg_5162[0]),
        .O(\add_ln61_8_reg_5172[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[7]_i_2 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_8),
        .I1(add_ln61_5_reg_5162[7]),
        .O(\add_ln61_8_reg_5172[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[7]_i_3 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_9),
        .I1(add_ln61_5_reg_5162[6]),
        .O(\add_ln61_8_reg_5172[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[7]_i_4 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_10),
        .I1(add_ln61_5_reg_5162[5]),
        .O(\add_ln61_8_reg_5172[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln61_8_reg_5172[7]_i_5 
       (.I0(mac_muladd_8s_8s_16ns_16_4_1_U84_n_11),
        .I1(add_ln61_5_reg_5162[4]),
        .O(\add_ln61_8_reg_5172[7]_i_5_n_0 ));
  FDRE \add_ln61_8_reg_5172_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[0]),
        .Q(add_ln61_8_reg_5172[0]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[10]),
        .Q(add_ln61_8_reg_5172[10]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[11]),
        .Q(add_ln61_8_reg_5172[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_8_reg_5172_reg[11]_i_1 
       (.CI(\add_ln61_8_reg_5172_reg[7]_i_1_n_0 ),
        .CO({\add_ln61_8_reg_5172_reg[11]_i_1_n_0 ,\add_ln61_8_reg_5172_reg[11]_i_1_n_1 ,\add_ln61_8_reg_5172_reg[11]_i_1_n_2 ,\add_ln61_8_reg_5172_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_16ns_16_4_1_U84_n_4,mac_muladd_8s_8s_16ns_16_4_1_U84_n_5,mac_muladd_8s_8s_16ns_16_4_1_U84_n_6,mac_muladd_8s_8s_16ns_16_4_1_U84_n_7}),
        .O(add_ln61_8_fu_3620_p2[11:8]),
        .S({\add_ln61_8_reg_5172[11]_i_2_n_0 ,\add_ln61_8_reg_5172[11]_i_3_n_0 ,\add_ln61_8_reg_5172[11]_i_4_n_0 ,\add_ln61_8_reg_5172[11]_i_5_n_0 }));
  FDRE \add_ln61_8_reg_5172_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[12]),
        .Q(add_ln61_8_reg_5172[12]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[13]),
        .Q(add_ln61_8_reg_5172[13]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[14]),
        .Q(add_ln61_8_reg_5172[14]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[15]),
        .Q(add_ln61_8_reg_5172[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_8_reg_5172_reg[15]_i_1 
       (.CI(\add_ln61_8_reg_5172_reg[11]_i_1_n_0 ),
        .CO({\NLW_add_ln61_8_reg_5172_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln61_8_reg_5172_reg[15]_i_1_n_1 ,\add_ln61_8_reg_5172_reg[15]_i_1_n_2 ,\add_ln61_8_reg_5172_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_8s_8s_16ns_16_4_1_U84_n_1,mac_muladd_8s_8s_16ns_16_4_1_U84_n_2,mac_muladd_8s_8s_16ns_16_4_1_U84_n_3}),
        .O(add_ln61_8_fu_3620_p2[15:12]),
        .S({\add_ln61_8_reg_5172[15]_i_2_n_0 ,\add_ln61_8_reg_5172[15]_i_3_n_0 ,\add_ln61_8_reg_5172[15]_i_4_n_0 ,\add_ln61_8_reg_5172[15]_i_5_n_0 }));
  FDRE \add_ln61_8_reg_5172_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[1]),
        .Q(add_ln61_8_reg_5172[1]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[2]),
        .Q(add_ln61_8_reg_5172[2]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[3]),
        .Q(add_ln61_8_reg_5172[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_8_reg_5172_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln61_8_reg_5172_reg[3]_i_1_n_0 ,\add_ln61_8_reg_5172_reg[3]_i_1_n_1 ,\add_ln61_8_reg_5172_reg[3]_i_1_n_2 ,\add_ln61_8_reg_5172_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_16ns_16_4_1_U84_n_12,mac_muladd_8s_8s_16ns_16_4_1_U84_n_13,mac_muladd_8s_8s_16ns_16_4_1_U84_n_14,mac_muladd_8s_8s_16ns_16_4_1_U84_n_15}),
        .O(add_ln61_8_fu_3620_p2[3:0]),
        .S({\add_ln61_8_reg_5172[3]_i_2_n_0 ,\add_ln61_8_reg_5172[3]_i_3_n_0 ,\add_ln61_8_reg_5172[3]_i_4_n_0 ,\add_ln61_8_reg_5172[3]_i_5_n_0 }));
  FDRE \add_ln61_8_reg_5172_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[4]),
        .Q(add_ln61_8_reg_5172[4]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[5]),
        .Q(add_ln61_8_reg_5172[5]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[6]),
        .Q(add_ln61_8_reg_5172[6]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[7]),
        .Q(add_ln61_8_reg_5172[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln61_8_reg_5172_reg[7]_i_1 
       (.CI(\add_ln61_8_reg_5172_reg[3]_i_1_n_0 ),
        .CO({\add_ln61_8_reg_5172_reg[7]_i_1_n_0 ,\add_ln61_8_reg_5172_reg[7]_i_1_n_1 ,\add_ln61_8_reg_5172_reg[7]_i_1_n_2 ,\add_ln61_8_reg_5172_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_16ns_16_4_1_U84_n_8,mac_muladd_8s_8s_16ns_16_4_1_U84_n_9,mac_muladd_8s_8s_16ns_16_4_1_U84_n_10,mac_muladd_8s_8s_16ns_16_4_1_U84_n_11}),
        .O(add_ln61_8_fu_3620_p2[7:4]),
        .S({\add_ln61_8_reg_5172[7]_i_2_n_0 ,\add_ln61_8_reg_5172[7]_i_3_n_0 ,\add_ln61_8_reg_5172[7]_i_4_n_0 ,\add_ln61_8_reg_5172[7]_i_5_n_0 }));
  FDRE \add_ln61_8_reg_5172_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[8]),
        .Q(add_ln61_8_reg_5172[8]),
        .R(1'b0));
  FDRE \add_ln61_8_reg_5172_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_8_fu_3620_p2[9]),
        .Q(add_ln61_8_reg_5172[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln61_reg_4512[0]_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(j_fu_440[0]),
        .O(add_ln61_fu_2359_p2[0]));
  LUT6 #(
    .INIT(64'h00000000007FFF00)) 
    \add_ln61_reg_4512[1]_i_1 
       (.I0(j_fu_440[4]),
        .I1(j_fu_440[3]),
        .I2(j_fu_440[2]),
        .I3(j_fu_440[0]),
        .I4(j_fu_440[1]),
        .I5(icmp_ln54_reg_4484),
        .O(add_ln61_fu_2359_p2[1]));
  LUT6 #(
    .INIT(64'h1044144414441444)) 
    \add_ln61_reg_4512[2]_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(j_fu_440[2]),
        .I2(j_fu_440[0]),
        .I3(j_fu_440[1]),
        .I4(j_fu_440[3]),
        .I5(j_fu_440[4]),
        .O(add_ln61_fu_2359_p2[2]));
  LUT6 #(
    .INIT(64'h00003CCC00004CCC)) 
    \add_ln61_reg_4512[3]_i_1 
       (.I0(j_fu_440[4]),
        .I1(j_fu_440[3]),
        .I2(j_fu_440[2]),
        .I3(j_fu_440[1]),
        .I4(icmp_ln54_reg_4484),
        .I5(j_fu_440[0]),
        .O(add_ln61_fu_2359_p2[3]));
  LUT6 #(
    .INIT(64'h040A0A0A0A0A0A0A)) 
    \add_ln61_reg_4512[4]_i_1 
       (.I0(j_fu_440[4]),
        .I1(j_fu_440[0]),
        .I2(icmp_ln54_reg_4484),
        .I3(j_fu_440[1]),
        .I4(j_fu_440[2]),
        .I5(j_fu_440[3]),
        .O(add_ln61_fu_2359_p2[4]));
  FDRE \add_ln61_reg_4512_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_fu_2359_p2[0]),
        .Q(add_ln61_reg_4512[0]),
        .R(1'b0));
  FDRE \add_ln61_reg_4512_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_fu_2359_p2[1]),
        .Q(add_ln61_reg_4512[1]),
        .R(1'b0));
  FDRE \add_ln61_reg_4512_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_fu_2359_p2[2]),
        .Q(add_ln61_reg_4512[2]),
        .R(1'b0));
  FDRE \add_ln61_reg_4512_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_fu_2359_p2[3]),
        .Q(add_ln61_reg_4512[3]),
        .R(1'b0));
  FDRE \add_ln61_reg_4512_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln61_fu_2359_p2[4]),
        .Q(add_ln61_reg_4512[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[27]_i_2 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(gmem_0_WREADY),
        .O(\ap_CS_fsm[27]_i_2_n_0 ));
  FDRE ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter15_reg_gate
       (.I0(ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter5_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter15_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14_reg_srl3___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter15_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter5_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter16),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter19_reg_gate
       (.I0(ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter19_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18_reg_srl2___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter3_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter19_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter4_reg_r_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter20),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter2_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter2_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter3_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter4_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter5_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter6_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter9_reg_gate
       (.I0(ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter9_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8_reg_srl7___grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter8_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter9_reg_grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/ap_loop_exit_ready_pp0_iter18_reg_reg_srl18 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter18_reg_reg_srl18
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter19_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_n_0),
        .Q(ap_loop_exit_ready_pp0_iter19_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \c_fu_452[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_0),
        .I1(gmem_0_WREADY),
        .I2(ap_enable_reg_pp0_iter20),
        .O(c_fu_452));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_452_reg[0] 
       (.C(ap_clk),
        .CE(c_fu_452),
        .D(select_ln53_2_fu_2476_p3[0]),
        .Q(c_fu_452_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_452_reg[1] 
       (.C(ap_clk),
        .CE(c_fu_452),
        .D(select_ln53_2_fu_2476_p3[1]),
        .Q(c_fu_452_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_452_reg[2] 
       (.C(ap_clk),
        .CE(c_fu_452),
        .D(select_ln53_2_fu_2476_p3[2]),
        .Q(c_fu_452_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_452_reg[3] 
       (.C(ap_clk),
        .CE(c_fu_452),
        .D(select_ln53_2_fu_2476_p3[3]),
        .Q(c_fu_452_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_452_reg[4] 
       (.C(ap_clk),
        .CE(c_fu_452),
        .D(select_ln53_2_fu_2476_p3[4]),
        .Q(c_fu_452_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .add_ln53_1_fu_2236_p2(add_ln53_1_fu_2236_p2),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm[27]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter1_reg_0(\indvar_flatten54_fu_456[13]_i_5_n_0 ),
        .ap_enable_reg_pp0_iter1_reg_1(\indvar_flatten54_fu_456[13]_i_7_n_0 ),
        .ap_enable_reg_pp0_iter20_reg(ap_enable_reg_pp0_iter20_reg_0),
        .ap_enable_reg_pp0_iter20_reg_0(flow_control_loop_pipe_sequential_init_U_n_31),
        .ap_loop_exit_ready_pp0_iter19_reg(ap_loop_exit_ready_pp0_iter19_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready),
        .grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .icmp_ln54_fu_2245_p2(icmp_ln54_fu_2245_p2),
        .\icmp_ln54_reg_4484_reg[0] (\icmp_ln54_reg_4484[0]_i_2_n_0 ),
        .indvar_flatten39_fu_448(indvar_flatten39_fu_448),
        .\indvar_flatten39_fu_448_reg[4] (\indvar_flatten39_fu_448_reg_n_0_[3] ),
        .\indvar_flatten39_fu_448_reg[4]_0 (\indvar_flatten39_fu_448_reg_n_0_[1] ),
        .\indvar_flatten39_fu_448_reg[4]_1 (\indvar_flatten39_fu_448_reg_n_0_[0] ),
        .\indvar_flatten39_fu_448_reg[4]_2 (\indvar_flatten39_fu_448_reg_n_0_[2] ),
        .\indvar_flatten39_fu_448_reg[4]_3 (\indvar_flatten39_fu_448_reg_n_0_[4] ),
        .\indvar_flatten39_fu_448_reg[7] (\indvar_flatten39_fu_448_reg_n_0_[7] ),
        .\indvar_flatten39_fu_448_reg[7]_0 (\indvar_flatten39_fu_448_reg_n_0_[5] ),
        .\indvar_flatten39_fu_448_reg[7]_1 (\indvar_flatten39_fu_448_reg_n_0_[6] ),
        .\indvar_flatten39_fu_448_reg[8] (\indvar_flatten39_fu_448_reg_n_0_[8] ),
        .\indvar_flatten39_fu_448_reg[9] (\indvar_flatten39_fu_448_reg_n_0_[9] ),
        .indvar_flatten54_fu_456(indvar_flatten54_fu_456),
        .select_ln54_1_fu_2257_p3(select_ln54_1_fu_2257_p3));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \i_fu_444[0]_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(\i_fu_444[3]_i_2_n_0 ),
        .I2(\i_fu_444_reg_n_0_[0] ),
        .O(select_ln54_fu_2351_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \i_fu_444[1]_i_1 
       (.I0(\i_fu_444[3]_i_2_n_0 ),
        .I1(\i_fu_444_reg_n_0_[0] ),
        .I2(\i_fu_444_reg_n_0_[1] ),
        .I3(icmp_ln54_reg_4484),
        .O(select_ln54_fu_2351_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \i_fu_444[2]_i_1 
       (.I0(\i_fu_444_reg_n_0_[1] ),
        .I1(\i_fu_444_reg_n_0_[0] ),
        .I2(\i_fu_444[3]_i_2_n_0 ),
        .I3(\i_fu_444_reg_n_0_[2] ),
        .I4(icmp_ln54_reg_4484),
        .O(select_ln54_fu_2351_p3[2]));
  LUT6 #(
    .INIT(64'h80007FFF80008000)) 
    \i_fu_444[3]_i_1 
       (.I0(\i_fu_444[3]_i_2_n_0 ),
        .I1(\i_fu_444_reg_n_0_[0] ),
        .I2(\i_fu_444_reg_n_0_[1] ),
        .I3(\i_fu_444_reg_n_0_[2] ),
        .I4(icmp_ln54_reg_4484),
        .I5(\i_fu_444_reg_n_0_[3] ),
        .O(select_ln54_fu_2351_p3[3]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \i_fu_444[3]_i_2 
       (.I0(icmp_ln54_reg_4484),
        .I1(j_fu_440[3]),
        .I2(j_fu_440[4]),
        .I3(j_fu_440[1]),
        .I4(j_fu_440[0]),
        .I5(j_fu_440[2]),
        .O(\i_fu_444[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \i_fu_444[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_0_WREADY),
        .I2(ap_enable_reg_pp0_iter20),
        .O(i_fu_444));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \i_fu_444[4]_i_3 
       (.I0(icmp_ln54_reg_4484),
        .I1(\i_fu_444_reg_n_0_[4] ),
        .I2(\i_fu_444[4]_i_4_n_0 ),
        .I3(\i_fu_444_reg_n_0_[3] ),
        .O(select_ln54_fu_2351_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_fu_444[4]_i_4 
       (.I0(\i_fu_444_reg_n_0_[2] ),
        .I1(\i_fu_444_reg_n_0_[1] ),
        .I2(\i_fu_444_reg_n_0_[0] ),
        .I3(\i_fu_444[3]_i_2_n_0 ),
        .O(\i_fu_444[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_444_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(select_ln54_fu_2351_p3[0]),
        .Q(\i_fu_444_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_444_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(select_ln54_fu_2351_p3[1]),
        .Q(\i_fu_444_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_444_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(select_ln54_fu_2351_p3[2]),
        .Q(\i_fu_444_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_444_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(select_ln54_fu_2351_p3[3]),
        .Q(\i_fu_444_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_444_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(select_ln54_fu_2351_p3[4]),
        .Q(\i_fu_444_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \icmp_ln54_reg_4484[0]_i_2 
       (.I0(\indvar_flatten39_fu_448_reg_n_0_[1] ),
        .I1(\indvar_flatten39_fu_448_reg_n_0_[0] ),
        .I2(\indvar_flatten39_fu_448_reg_n_0_[3] ),
        .I3(\indvar_flatten39_fu_448_reg_n_0_[9] ),
        .I4(\indvar_flatten39_fu_448_reg_n_0_[4] ),
        .I5(\indvar_flatten39_fu_448_reg_n_0_[8] ),
        .O(\icmp_ln54_reg_4484[0]_i_2_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/icmp_ln54_reg_4484_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln54_reg_4484),
        .Q(\icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  FDRE \icmp_ln54_reg_4484_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln54_reg_4484_pp0_iter8_reg_reg[0]_srl8_n_0 ),
        .Q(icmp_ln54_reg_4484_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln54_reg_4484_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln54_fu_2245_p2),
        .Q(icmp_ln54_reg_4484),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \icmp_ln64_reg_5182[0]_i_1 
       (.I0(tmp_59_fu_3633_p4[7]),
        .I1(tmp_59_fu_3633_p4[6]),
        .I2(\icmp_ln64_reg_5182[0]_i_2_n_0 ),
        .I3(tmp_59_fu_3633_p4[8]),
        .O(\icmp_ln64_reg_5182[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln64_reg_5182[0]_i_2 
       (.I0(tmp_59_fu_3633_p4[0]),
        .I1(tmp_59_fu_3633_p4[1]),
        .I2(tmp_59_fu_3633_p4[2]),
        .I3(tmp_59_fu_3633_p4[3]),
        .I4(tmp_59_fu_3633_p4[4]),
        .I5(tmp_59_fu_3633_p4[5]),
        .O(\icmp_ln64_reg_5182[0]_i_2_n_0 ));
  FDRE \icmp_ln64_reg_5182_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln64_reg_5182[0]_i_1_n_0 ),
        .Q(icmp_ln64_reg_5182),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[0]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[1]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[2]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[3]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[4]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[5]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[6]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[7]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[8]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten39_fu_448_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(select_ln54_1_fu_2257_p3[9]),
        .Q(\indvar_flatten39_fu_448_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \indvar_flatten54_fu_456[13]_i_5 
       (.I0(indvar_flatten54_fu_456[12]),
        .I1(indvar_flatten54_fu_456[5]),
        .I2(indvar_flatten54_fu_456[3]),
        .I3(indvar_flatten54_fu_456[1]),
        .O(\indvar_flatten54_fu_456[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \indvar_flatten54_fu_456[13]_i_7 
       (.I0(indvar_flatten54_fu_456[11]),
        .I1(indvar_flatten54_fu_456[0]),
        .I2(indvar_flatten54_fu_456[8]),
        .I3(indvar_flatten54_fu_456[4]),
        .O(\indvar_flatten54_fu_456[13]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[0]),
        .Q(indvar_flatten54_fu_456[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[10]),
        .Q(indvar_flatten54_fu_456[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[11]),
        .Q(indvar_flatten54_fu_456[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[12]),
        .Q(indvar_flatten54_fu_456[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[13]),
        .Q(indvar_flatten54_fu_456[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[1]),
        .Q(indvar_flatten54_fu_456[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[2]),
        .Q(indvar_flatten54_fu_456[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[3]),
        .Q(indvar_flatten54_fu_456[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[4]),
        .Q(indvar_flatten54_fu_456[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[5]),
        .Q(indvar_flatten54_fu_456[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[6]),
        .Q(indvar_flatten54_fu_456[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[7]),
        .Q(indvar_flatten54_fu_456[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[8]),
        .Q(indvar_flatten54_fu_456[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten54_fu_456_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_fu_448),
        .D(add_ln53_1_fu_2236_p2[9]),
        .Q(indvar_flatten54_fu_456[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvars_iv_next34_mid2_reg_4500[0]_i_1 
       (.I0(\i_fu_444_reg_n_0_[0] ),
        .I1(\i_fu_444[3]_i_2_n_0 ),
        .O(\indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \indvars_iv_next34_mid2_reg_4500[1]_i_1 
       (.I0(\i_fu_444_reg_n_0_[1] ),
        .I1(\i_fu_444[3]_i_2_n_0 ),
        .I2(\i_fu_444_reg_n_0_[0] ),
        .O(\indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \indvars_iv_next34_mid2_reg_4500[2]_i_1 
       (.I0(\i_fu_444_reg_n_0_[2] ),
        .I1(\i_fu_444_reg_n_0_[0] ),
        .I2(\i_fu_444[3]_i_2_n_0 ),
        .I3(\i_fu_444_reg_n_0_[1] ),
        .O(indvars_iv_next34_mid2_fu_2343_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \indvars_iv_next34_mid2_reg_4500[3]_i_1 
       (.I0(\i_fu_444_reg_n_0_[3] ),
        .I1(\i_fu_444_reg_n_0_[1] ),
        .I2(\i_fu_444[3]_i_2_n_0 ),
        .I3(\i_fu_444_reg_n_0_[0] ),
        .I4(\i_fu_444_reg_n_0_[2] ),
        .O(indvars_iv_next34_mid2_fu_2343_p3[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    \indvars_iv_next34_mid2_reg_4500[4]_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(gmem_0_WREADY),
        .I2(ap_enable_reg_pp0_iter20),
        .O(indvars_iv_next34_mid2_reg_4500));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \indvars_iv_next34_mid2_reg_4500[4]_i_2 
       (.I0(\i_fu_444_reg_n_0_[4] ),
        .I1(\i_fu_444_reg_n_0_[2] ),
        .I2(\i_fu_444_reg_n_0_[0] ),
        .I3(\i_fu_444[3]_i_2_n_0 ),
        .I4(\i_fu_444_reg_n_0_[1] ),
        .I5(\i_fu_444_reg_n_0_[3] ),
        .O(indvars_iv_next34_mid2_fu_2343_p3[4]));
  FDSE \indvars_iv_next34_mid2_reg_4500_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\indvars_iv_next34_mid2_reg_4500[0]_i_1_n_0 ),
        .Q(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[0] ),
        .S(indvars_iv_next34_mid2_reg_4500));
  FDRE \indvars_iv_next34_mid2_reg_4500_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\indvars_iv_next34_mid2_reg_4500[1]_i_1_n_0 ),
        .Q(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[1] ),
        .R(indvars_iv_next34_mid2_reg_4500));
  FDRE \indvars_iv_next34_mid2_reg_4500_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(indvars_iv_next34_mid2_fu_2343_p3[2]),
        .Q(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[2] ),
        .R(indvars_iv_next34_mid2_reg_4500));
  FDRE \indvars_iv_next34_mid2_reg_4500_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(indvars_iv_next34_mid2_fu_2343_p3[3]),
        .Q(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[3] ),
        .R(indvars_iv_next34_mid2_reg_4500));
  FDRE \indvars_iv_next34_mid2_reg_4500_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(indvars_iv_next34_mid2_fu_2343_p3[4]),
        .Q(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[4] ),
        .R(indvars_iv_next34_mid2_reg_4500));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_fu_2329_p3[3]),
        .Q(\j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  LUT6 #(
    .INIT(64'h4444044444444444)) 
    \j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(j_fu_440[3]),
        .I2(j_fu_440[4]),
        .I3(j_fu_440[1]),
        .I4(j_fu_440[0]),
        .I5(j_fu_440[2]),
        .O(j_2_mid2_fu_2329_p3[3]));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_fu_2329_p3[4]),
        .Q(\j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7FF0000)) 
    \j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_i_1 
       (.I0(j_fu_440[3]),
        .I1(j_fu_440[1]),
        .I2(j_fu_440[0]),
        .I3(j_fu_440[2]),
        .I4(j_fu_440[4]),
        .I5(icmp_ln54_reg_4484),
        .O(j_2_mid2_fu_2329_p3[4]));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_fu_2329_p3[2]),
        .Q(\j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF7F0000)) 
    \j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_i_1 
       (.I0(j_fu_440[4]),
        .I1(j_fu_440[3]),
        .I2(j_fu_440[1]),
        .I3(j_fu_440[0]),
        .I4(j_fu_440[2]),
        .I5(icmp_ln54_reg_4484),
        .O(j_2_mid2_fu_2329_p3[2]));
  FDRE \j_2_mid2_reg_4493_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter3_reg_reg[4]_srl3_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter4_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_fu_2329_p3[1]),
        .Q(\j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h4044444444444444)) 
    \j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_i_1 
       (.I0(icmp_ln54_reg_4484),
        .I1(j_fu_440[1]),
        .I2(j_fu_440[0]),
        .I3(j_fu_440[2]),
        .I4(j_fu_440[3]),
        .I5(j_fu_440[4]),
        .O(j_2_mid2_fu_2329_p3[1]));
  FDRE \j_2_mid2_reg_4493_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter4_reg_reg[2]_srl4_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_fu_2329_p3[0]),
        .Q(\j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_i_1 
       (.I0(j_fu_440[0]),
        .I1(icmp_ln54_reg_4484),
        .O(j_2_mid2_fu_2329_p3[0]));
  FDRE \j_2_mid2_reg_4493_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter5_reg_reg[1]_srl5_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter6_reg),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter7_reg),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_mid2_reg_4493_pp0_iter7_reg),
        .Q(j_2_mid2_reg_4493_pp0_iter8_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_reg_4493_pp0_iter6_reg),
        .Q(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_reg_4493_pp0_iter5_reg),
        .Q(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_reg_4493_pp0_iter4_reg[3]),
        .Q(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4 " *) 
  SRL16E \j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(j_2_mid2_reg_4493_pp0_iter4_reg[4]),
        .Q(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0 ));
  FDRE \j_2_mid2_reg_4493_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_2_mid2_reg_4493_pp0_iter8_reg),
        .Q(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[1]_srl2_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[2]_srl3_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[3]_srl4_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \j_2_mid2_reg_4493_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\j_2_mid2_reg_4493_pp0_iter8_reg_reg[4]_srl4_n_0 ),
        .Q(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(add_ln61_fu_2359_p2[0]),
        .Q(j_fu_440[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_440_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(add_ln61_fu_2359_p2[1]),
        .Q(j_fu_440[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_440_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(add_ln61_fu_2359_p2[2]),
        .Q(j_fu_440[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_440_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(add_ln61_fu_2359_p2[3]),
        .Q(j_fu_440[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_440_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_444),
        .D(add_ln61_fu_2359_p2[4]),
        .Q(j_fu_440[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1 mac_muladd_8s_8s_16ns_16_4_1_U84
       (.P({mac_muladd_8s_8s_16ns_16_4_1_U84_n_0,mac_muladd_8s_8s_16ns_16_4_1_U84_n_1,mac_muladd_8s_8s_16ns_16_4_1_U84_n_2,mac_muladd_8s_8s_16ns_16_4_1_U84_n_3,mac_muladd_8s_8s_16ns_16_4_1_U84_n_4,mac_muladd_8s_8s_16ns_16_4_1_U84_n_5,mac_muladd_8s_8s_16ns_16_4_1_U84_n_6,mac_muladd_8s_8s_16ns_16_4_1_U84_n_7,mac_muladd_8s_8s_16ns_16_4_1_U84_n_8,mac_muladd_8s_8s_16ns_16_4_1_U84_n_9,mac_muladd_8s_8s_16ns_16_4_1_U84_n_10,mac_muladd_8s_8s_16ns_16_4_1_U84_n_11,mac_muladd_8s_8s_16ns_16_4_1_U84_n_12,mac_muladd_8s_8s_16ns_16_4_1_U84_n_13,mac_muladd_8s_8s_16ns_16_4_1_U84_n_14,mac_muladd_8s_8s_16ns_16_4_1_U84_n_15}),
        .PCOUT({mac_muladd_8s_8s_16s_16_4_1_U83_n_0,mac_muladd_8s_8s_16s_16_4_1_U83_n_1,mac_muladd_8s_8s_16s_16_4_1_U83_n_2,mac_muladd_8s_8s_16s_16_4_1_U83_n_3,mac_muladd_8s_8s_16s_16_4_1_U83_n_4,mac_muladd_8s_8s_16s_16_4_1_U83_n_5,mac_muladd_8s_8s_16s_16_4_1_U83_n_6,mac_muladd_8s_8s_16s_16_4_1_U83_n_7,mac_muladd_8s_8s_16s_16_4_1_U83_n_8,mac_muladd_8s_8s_16s_16_4_1_U83_n_9,mac_muladd_8s_8s_16s_16_4_1_U83_n_10,mac_muladd_8s_8s_16s_16_4_1_U83_n_11,mac_muladd_8s_8s_16s_16_4_1_U83_n_12,mac_muladd_8s_8s_16s_16_4_1_U83_n_13,mac_muladd_8s_8s_16s_16_4_1_U83_n_14,mac_muladd_8s_8s_16s_16_4_1_U83_n_15,mac_muladd_8s_8s_16s_16_4_1_U83_n_16,mac_muladd_8s_8s_16s_16_4_1_U83_n_17,mac_muladd_8s_8s_16s_16_4_1_U83_n_18,mac_muladd_8s_8s_16s_16_4_1_U83_n_19,mac_muladd_8s_8s_16s_16_4_1_U83_n_20,mac_muladd_8s_8s_16s_16_4_1_U83_n_21,mac_muladd_8s_8s_16s_16_4_1_U83_n_22,mac_muladd_8s_8s_16s_16_4_1_U83_n_23,mac_muladd_8s_8s_16s_16_4_1_U83_n_24,mac_muladd_8s_8s_16s_16_4_1_U83_n_25,mac_muladd_8s_8s_16s_16_4_1_U83_n_26,mac_muladd_8s_8s_16s_16_4_1_U83_n_27,mac_muladd_8s_8s_16s_16_4_1_U83_n_28,mac_muladd_8s_8s_16s_16_4_1_U83_n_29,mac_muladd_8s_8s_16s_16_4_1_U83_n_30,mac_muladd_8s_8s_16s_16_4_1_U83_n_31,mac_muladd_8s_8s_16s_16_4_1_U83_n_32,mac_muladd_8s_8s_16s_16_4_1_U83_n_33,mac_muladd_8s_8s_16s_16_4_1_U83_n_34,mac_muladd_8s_8s_16s_16_4_1_U83_n_35,mac_muladd_8s_8s_16s_16_4_1_U83_n_36,mac_muladd_8s_8s_16s_16_4_1_U83_n_37,mac_muladd_8s_8s_16s_16_4_1_U83_n_38,mac_muladd_8s_8s_16s_16_4_1_U83_n_39,mac_muladd_8s_8s_16s_16_4_1_U83_n_40,mac_muladd_8s_8s_16s_16_4_1_U83_n_41,mac_muladd_8s_8s_16s_16_4_1_U83_n_42,mac_muladd_8s_8s_16s_16_4_1_U83_n_43,mac_muladd_8s_8s_16s_16_4_1_U83_n_44,mac_muladd_8s_8s_16s_16_4_1_U83_n_45,mac_muladd_8s_8s_16s_16_4_1_U83_n_46,mac_muladd_8s_8s_16s_16_4_1_U83_n_47}),
        .Q(tmp_23_reg_5032),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(trunc_ln53_reg_4542_pp0_iter13_reg),
        .p_reg_reg_i_10__0(p_reg_reg_i_10__0),
        .p_reg_reg_i_10__0_0(p_reg_reg_i_10__0_0),
        .p_reg_reg_i_10__0_1(p_reg_reg_i_10__0_1),
        .p_reg_reg_i_10__0_2(p_reg_reg_i_10__0_2),
        .p_reg_reg_i_10__0_3(p_reg_reg_i_10__0_3),
        .p_reg_reg_i_10__0_4(p_reg_reg_i_10__0_4),
        .p_reg_reg_i_10__0_5(p_reg_reg_i_10__0_5),
        .p_reg_reg_i_10__0_6(p_reg_reg_i_10__0_6),
        .p_reg_reg_i_9__0(p_reg_reg_i_9__0),
        .p_reg_reg_i_9__0_0(p_reg_reg_i_9__0_0),
        .p_reg_reg_i_9__0_1(p_reg_reg_i_9__0_1),
        .p_reg_reg_i_9__0_2(p_reg_reg_i_9__0_2),
        .p_reg_reg_i_9__0_3(p_reg_reg_i_9__0_3),
        .p_reg_reg_i_9__0_4(p_reg_reg_i_9__0_4),
        .p_reg_reg_i_9__0_5(p_reg_reg_i_9__0_5),
        .p_reg_reg_i_9__0_6(p_reg_reg_i_9__0_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1 mac_muladd_8s_8s_16s_16_4_1_U80
       (.C({C[15:4],C[2:0]}),
        .DI({mac_muladd_8s_8s_16s_16_4_1_U80_n_3,mac_muladd_8s_8s_16s_16_4_1_U80_n_4}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U80_n_0),
        .Q(tmp_6_reg_5122[7:3]),
        .S(mul_8s_8s_16_1_1_U76_n_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg(mac_muladd_8s_8s_16s_16_4_1_U82_n_8),
        .m_reg_reg_0(mac_muladd_8s_8s_16s_16_4_1_U82_n_9),
        .m_reg_reg_1(trunc_ln54_reg_4562_pp0_iter11_reg),
        .m_reg_reg_10(mac_muladd_8s_8s_16s_16_4_1_U82_n_18),
        .m_reg_reg_11(mac_muladd_8s_8s_16s_16_4_1_U82_n_16),
        .m_reg_reg_12(mac_muladd_8s_8s_16s_16_4_1_U82_n_20),
        .m_reg_reg_13(mac_muladd_8s_8s_16s_16_4_1_U82_n_21),
        .m_reg_reg_14(mac_muladd_8s_8s_16s_16_4_1_U82_n_19),
        .m_reg_reg_15(mac_muladd_8s_8s_16s_16_4_1_U82_n_23),
        .m_reg_reg_16(mac_muladd_8s_8s_16s_16_4_1_U82_n_24),
        .m_reg_reg_17(mac_muladd_8s_8s_16s_16_4_1_U82_n_22),
        .m_reg_reg_18(mac_muladd_8s_8s_16s_16_4_1_U82_n_26),
        .m_reg_reg_19(mac_muladd_8s_8s_16s_16_4_1_U82_n_27),
        .m_reg_reg_2(mac_muladd_8s_8s_16s_16_4_1_U82_n_7),
        .m_reg_reg_20(mac_muladd_8s_8s_16s_16_4_1_U82_n_25),
        .m_reg_reg_21(mac_muladd_8s_8s_16s_16_4_1_U82_n_29),
        .m_reg_reg_22(mac_muladd_8s_8s_16s_16_4_1_U82_n_30),
        .m_reg_reg_23(mac_muladd_8s_8s_16s_16_4_1_U82_n_28),
        .m_reg_reg_24(trunc_ln53_reg_4542_pp0_iter12_reg),
        .m_reg_reg_3(mac_muladd_8s_8s_16s_16_4_1_U82_n_11),
        .m_reg_reg_4(mac_muladd_8s_8s_16s_16_4_1_U82_n_12),
        .m_reg_reg_5(mac_muladd_8s_8s_16s_16_4_1_U82_n_10),
        .m_reg_reg_6(mac_muladd_8s_8s_16s_16_4_1_U82_n_14),
        .m_reg_reg_7(mac_muladd_8s_8s_16s_16_4_1_U82_n_15),
        .m_reg_reg_8(mac_muladd_8s_8s_16s_16_4_1_U82_n_13),
        .m_reg_reg_9(mac_muladd_8s_8s_16s_16_4_1_U82_n_17),
        .m_reg_reg_i_17(m_reg_reg_i_17),
        .m_reg_reg_i_17_0(m_reg_reg_i_17_0),
        .m_reg_reg_i_17_1(m_reg_reg_i_17_1),
        .m_reg_reg_i_17_2(m_reg_reg_i_17_2),
        .m_reg_reg_i_17_3(m_reg_reg_i_17_3),
        .m_reg_reg_i_17_4(m_reg_reg_i_17_4),
        .m_reg_reg_i_17_5(m_reg_reg_i_17_5),
        .m_reg_reg_i_17_6(m_reg_reg_i_17_6),
        .m_reg_reg_i_18(m_reg_reg_i_18),
        .m_reg_reg_i_18_0(m_reg_reg_i_18_0),
        .m_reg_reg_i_18_1(m_reg_reg_i_18_1),
        .m_reg_reg_i_18_2(m_reg_reg_i_18_2),
        .m_reg_reg_i_18_3(m_reg_reg_i_18_3),
        .m_reg_reg_i_18_4(m_reg_reg_i_18_4),
        .m_reg_reg_i_18_5(m_reg_reg_i_18_5),
        .m_reg_reg_i_18_6(m_reg_reg_i_18_6),
        .\p_reg_reg[15] (P),
        .tmp_35_reg_5047_pp0_iter14_reg(tmp_35_reg_5047_pp0_iter14_reg[7:5]),
        .\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ({mac_muladd_8s_8s_16s_16_4_1_U80_n_1,mac_muladd_8s_8s_16s_16_4_1_U80_n_2}),
        .\tmp_6_reg_5122_reg[6] (mac_muladd_8s_8s_16s_16_4_1_U80_n_5),
        .\tmp_6_reg_5122_reg[7] (mac_muladd_8s_8s_16s_16_4_1_U80_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27 mac_muladd_8s_8s_16s_16_4_1_U81
       (.DI({mac_muladd_8s_8s_16s_16_4_1_U81_n_3,mac_muladd_8s_8s_16s_16_4_1_U81_n_4}),
        .O({mul_8s_8s_16_1_1_U77_n_0,mul_8s_8s_16_1_1_U77_n_1,mul_8s_8s_16_1_1_U77_n_2}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U81_n_0),
        .Q(tmp_5_reg_5117[7:3]),
        .S(mul_8s_8s_16_1_1_U77_n_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg(mac_muladd_8s_8s_16s_16_4_1_U82_n_9),
        .m_reg_reg_0(mac_muladd_8s_8s_16s_16_4_1_U82_n_7),
        .m_reg_reg_1(trunc_ln54_reg_4562_pp0_iter11_reg),
        .m_reg_reg_10(mac_muladd_8s_8s_16s_16_4_1_U82_n_16),
        .m_reg_reg_11(mac_muladd_8s_8s_16s_16_4_1_U82_n_17),
        .m_reg_reg_12(mac_muladd_8s_8s_16s_16_4_1_U82_n_21),
        .m_reg_reg_13(mac_muladd_8s_8s_16s_16_4_1_U82_n_19),
        .m_reg_reg_14(mac_muladd_8s_8s_16s_16_4_1_U82_n_20),
        .m_reg_reg_15(mac_muladd_8s_8s_16s_16_4_1_U82_n_24),
        .m_reg_reg_16(mac_muladd_8s_8s_16s_16_4_1_U82_n_22),
        .m_reg_reg_17(mac_muladd_8s_8s_16s_16_4_1_U82_n_23),
        .m_reg_reg_18(mac_muladd_8s_8s_16s_16_4_1_U82_n_27),
        .m_reg_reg_19(mac_muladd_8s_8s_16s_16_4_1_U82_n_25),
        .m_reg_reg_2(mac_muladd_8s_8s_16s_16_4_1_U82_n_8),
        .m_reg_reg_20(mac_muladd_8s_8s_16s_16_4_1_U82_n_26),
        .m_reg_reg_21(mac_muladd_8s_8s_16s_16_4_1_U82_n_30),
        .m_reg_reg_22(mac_muladd_8s_8s_16s_16_4_1_U82_n_28),
        .m_reg_reg_23(mac_muladd_8s_8s_16s_16_4_1_U82_n_29),
        .m_reg_reg_24(trunc_ln53_reg_4542_pp0_iter12_reg),
        .m_reg_reg_3(mac_muladd_8s_8s_16s_16_4_1_U82_n_12),
        .m_reg_reg_4(mac_muladd_8s_8s_16s_16_4_1_U82_n_10),
        .m_reg_reg_5(mac_muladd_8s_8s_16s_16_4_1_U82_n_11),
        .m_reg_reg_6(mac_muladd_8s_8s_16s_16_4_1_U82_n_15),
        .m_reg_reg_7(mac_muladd_8s_8s_16s_16_4_1_U82_n_13),
        .m_reg_reg_8(mac_muladd_8s_8s_16s_16_4_1_U82_n_14),
        .m_reg_reg_9(mac_muladd_8s_8s_16s_16_4_1_U82_n_18),
        .m_reg_reg_i_17__0(m_reg_reg_i_17__0),
        .m_reg_reg_i_17__0_0(m_reg_reg_i_17__0_0),
        .m_reg_reg_i_17__0_1(m_reg_reg_i_17__0_1),
        .m_reg_reg_i_17__0_2(m_reg_reg_i_17__0_2),
        .m_reg_reg_i_17__0_3(m_reg_reg_i_17__0_3),
        .m_reg_reg_i_17__0_4(m_reg_reg_i_17__0_4),
        .m_reg_reg_i_17__0_5(m_reg_reg_i_17__0_5),
        .m_reg_reg_i_17__0_6(m_reg_reg_i_17__0_6),
        .m_reg_reg_i_18__0(m_reg_reg_i_18__0),
        .m_reg_reg_i_18__0_0(m_reg_reg_i_18__0_0),
        .m_reg_reg_i_18__0_1(m_reg_reg_i_18__0_1),
        .m_reg_reg_i_18__0_2(m_reg_reg_i_18__0_2),
        .m_reg_reg_i_18__0_3(m_reg_reg_i_18__0_3),
        .m_reg_reg_i_18__0_4(m_reg_reg_i_18__0_4),
        .m_reg_reg_i_18__0_5(m_reg_reg_i_18__0_5),
        .m_reg_reg_i_18__0_6(m_reg_reg_i_18__0_6),
        .\p_reg_reg[11] ({mul_8s_8s_16_1_1_U77_n_7,mul_8s_8s_16_1_1_U77_n_8,mul_8s_8s_16_1_1_U77_n_9,mul_8s_8s_16_1_1_U77_n_10}),
        .\p_reg_reg[15] ({mac_muladd_8s_8s_16s_16_4_1_U81_n_7,mac_muladd_8s_8s_16s_16_4_1_U81_n_8,mac_muladd_8s_8s_16s_16_4_1_U81_n_9,mac_muladd_8s_8s_16s_16_4_1_U81_n_10,mac_muladd_8s_8s_16s_16_4_1_U81_n_11,mac_muladd_8s_8s_16s_16_4_1_U81_n_12,mac_muladd_8s_8s_16s_16_4_1_U81_n_13,mac_muladd_8s_8s_16s_16_4_1_U81_n_14,mac_muladd_8s_8s_16s_16_4_1_U81_n_15,mac_muladd_8s_8s_16s_16_4_1_U81_n_16,mac_muladd_8s_8s_16s_16_4_1_U81_n_17,mac_muladd_8s_8s_16s_16_4_1_U81_n_18,mac_muladd_8s_8s_16s_16_4_1_U81_n_19,mac_muladd_8s_8s_16s_16_4_1_U81_n_20,mac_muladd_8s_8s_16s_16_4_1_U81_n_21,mac_muladd_8s_8s_16s_16_4_1_U81_n_22}),
        .\p_reg_reg[15]_0 ({mul_8s_8s_16_1_1_U77_n_11,mul_8s_8s_16_1_1_U77_n_12,mul_8s_8s_16_1_1_U77_n_13,mul_8s_8s_16_1_1_U77_n_14}),
        .\p_reg_reg[7] ({mul_8s_8s_16_1_1_U77_n_3,mul_8s_8s_16_1_1_U77_n_4,mul_8s_8s_16_1_1_U77_n_5,mul_8s_8s_16_1_1_U77_n_6}),
        .tmp_31_reg_5042_pp0_iter14_reg(tmp_31_reg_5042_pp0_iter14_reg[7:5]),
        .\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ({mac_muladd_8s_8s_16s_16_4_1_U81_n_1,mac_muladd_8s_8s_16s_16_4_1_U81_n_2}),
        .\tmp_5_reg_5117_reg[6] (mac_muladd_8s_8s_16s_16_4_1_U81_n_5),
        .\tmp_5_reg_5117_reg[7] (mac_muladd_8s_8s_16s_16_4_1_U81_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28 mac_muladd_8s_8s_16s_16_4_1_U82
       (.DI({mac_muladd_8s_8s_16s_16_4_1_U82_n_3,mac_muladd_8s_8s_16s_16_4_1_U82_n_4}),
        .DOADO(DOADO),
        .O({mul_8s_8s_16_1_1_U79_n_0,mul_8s_8s_16_1_1_U79_n_1,mul_8s_8s_16_1_1_U79_n_2}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U82_n_0),
        .Q(tmp_reg_5102[7:3]),
        .S(mul_8s_8s_16_1_1_U79_n_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg(trunc_ln54_reg_4562_pp0_iter11_reg),
        .m_reg_reg_0(m_reg_reg_0),
        .m_reg_reg_1(trunc_ln55_reg_4594_pp0_iter11_reg),
        .m_reg_reg_2(m_reg_reg),
        .m_reg_reg_3(m_reg_reg_3),
        .m_reg_reg_4(m_reg_reg_1),
        .m_reg_reg_5(m_reg_reg_2),
        .m_reg_reg_6(m_reg_reg_6),
        .m_reg_reg_7(m_reg_reg_4),
        .m_reg_reg_8(m_reg_reg_5),
        .m_reg_reg_9(trunc_ln53_reg_4542_pp0_iter12_reg),
        .m_reg_reg_i_17__1(m_reg_reg_i_17__1),
        .m_reg_reg_i_17__1_0(m_reg_reg_i_17__1_0),
        .m_reg_reg_i_17__1_1(m_reg_reg_i_17__1_1),
        .m_reg_reg_i_17__1_2(m_reg_reg_i_17__1_2),
        .m_reg_reg_i_17__1_3(m_reg_reg_i_17__1_3),
        .m_reg_reg_i_17__1_4(m_reg_reg_i_17__1_4),
        .m_reg_reg_i_17__1_5(m_reg_reg_i_17__1_5),
        .m_reg_reg_i_17__1_6(m_reg_reg_i_17__1_6),
        .m_reg_reg_i_18__1(m_reg_reg_i_18__1),
        .m_reg_reg_i_18__1_0(m_reg_reg_i_18__1_0),
        .m_reg_reg_i_18__1_1(m_reg_reg_i_18__1_1),
        .m_reg_reg_i_18__1_2(m_reg_reg_i_18__1_2),
        .m_reg_reg_i_18__1_3(m_reg_reg_i_18__1_3),
        .m_reg_reg_i_18__1_4(m_reg_reg_i_18__1_4),
        .m_reg_reg_i_18__1_5(m_reg_reg_i_18__1_5),
        .m_reg_reg_i_18__1_6(m_reg_reg_i_18__1_6),
        .\p_reg_reg[11] ({mul_8s_8s_16_1_1_U79_n_7,mul_8s_8s_16_1_1_U79_n_8,mul_8s_8s_16_1_1_U79_n_9,mul_8s_8s_16_1_1_U79_n_10}),
        .\p_reg_reg[15] ({mac_muladd_8s_8s_16s_16_4_1_U82_n_31,mac_muladd_8s_8s_16s_16_4_1_U82_n_32,mac_muladd_8s_8s_16s_16_4_1_U82_n_33,mac_muladd_8s_8s_16s_16_4_1_U82_n_34,mac_muladd_8s_8s_16s_16_4_1_U82_n_35,mac_muladd_8s_8s_16s_16_4_1_U82_n_36,mac_muladd_8s_8s_16s_16_4_1_U82_n_37,mac_muladd_8s_8s_16s_16_4_1_U82_n_38,mac_muladd_8s_8s_16s_16_4_1_U82_n_39,mac_muladd_8s_8s_16s_16_4_1_U82_n_40,mac_muladd_8s_8s_16s_16_4_1_U82_n_41,mac_muladd_8s_8s_16s_16_4_1_U82_n_42,mac_muladd_8s_8s_16s_16_4_1_U82_n_43,mac_muladd_8s_8s_16s_16_4_1_U82_n_44,mac_muladd_8s_8s_16s_16_4_1_U82_n_45,mac_muladd_8s_8s_16s_16_4_1_U82_n_46}),
        .\p_reg_reg[15]_0 ({mul_8s_8s_16_1_1_U79_n_11,mul_8s_8s_16_1_1_U79_n_12,mul_8s_8s_16_1_1_U79_n_13,mul_8s_8s_16_1_1_U79_n_14}),
        .\p_reg_reg[7] ({mul_8s_8s_16_1_1_U79_n_3,mul_8s_8s_16_1_1_U79_n_4,mul_8s_8s_16_1_1_U79_n_5,mul_8s_8s_16_1_1_U79_n_6}),
        .ram_reg(mac_muladd_8s_8s_16s_16_4_1_U82_n_7),
        .ram_reg_0(mac_muladd_8s_8s_16s_16_4_1_U82_n_8),
        .ram_reg_1(mac_muladd_8s_8s_16s_16_4_1_U82_n_9),
        .ram_reg_10(mac_muladd_8s_8s_16s_16_4_1_U82_n_18),
        .ram_reg_11(mac_muladd_8s_8s_16s_16_4_1_U82_n_19),
        .ram_reg_12(mac_muladd_8s_8s_16s_16_4_1_U82_n_20),
        .ram_reg_13(mac_muladd_8s_8s_16s_16_4_1_U82_n_21),
        .ram_reg_14(mac_muladd_8s_8s_16s_16_4_1_U82_n_22),
        .ram_reg_15(mac_muladd_8s_8s_16s_16_4_1_U82_n_23),
        .ram_reg_16(mac_muladd_8s_8s_16s_16_4_1_U82_n_24),
        .ram_reg_17(mac_muladd_8s_8s_16s_16_4_1_U82_n_25),
        .ram_reg_18(mac_muladd_8s_8s_16s_16_4_1_U82_n_26),
        .ram_reg_19(mac_muladd_8s_8s_16s_16_4_1_U82_n_27),
        .ram_reg_2(mac_muladd_8s_8s_16s_16_4_1_U82_n_10),
        .ram_reg_20(mac_muladd_8s_8s_16s_16_4_1_U82_n_28),
        .ram_reg_21(mac_muladd_8s_8s_16s_16_4_1_U82_n_29),
        .ram_reg_22(mac_muladd_8s_8s_16s_16_4_1_U82_n_30),
        .ram_reg_3(mac_muladd_8s_8s_16s_16_4_1_U82_n_11),
        .ram_reg_4(mac_muladd_8s_8s_16s_16_4_1_U82_n_12),
        .ram_reg_5(mac_muladd_8s_8s_16s_16_4_1_U82_n_13),
        .ram_reg_6(mac_muladd_8s_8s_16s_16_4_1_U82_n_14),
        .ram_reg_7(mac_muladd_8s_8s_16s_16_4_1_U82_n_15),
        .ram_reg_8(mac_muladd_8s_8s_16s_16_4_1_U82_n_16),
        .ram_reg_9(mac_muladd_8s_8s_16s_16_4_1_U82_n_17),
        .tmp_11_reg_5017_pp0_iter14_reg(tmp_11_reg_5017_pp0_iter14_reg[7:5]),
        .\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ({mac_muladd_8s_8s_16s_16_4_1_U82_n_1,mac_muladd_8s_8s_16s_16_4_1_U82_n_2}),
        .\tmp_reg_5102_reg[6] (mac_muladd_8s_8s_16s_16_4_1_U82_n_5),
        .\tmp_reg_5102_reg[7] (mac_muladd_8s_8s_16s_16_4_1_U82_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29 mac_muladd_8s_8s_16s_16_4_1_U83
       (.DOADO(DOADO),
        .PCOUT({mac_muladd_8s_8s_16s_16_4_1_U83_n_0,mac_muladd_8s_8s_16s_16_4_1_U83_n_1,mac_muladd_8s_8s_16s_16_4_1_U83_n_2,mac_muladd_8s_8s_16s_16_4_1_U83_n_3,mac_muladd_8s_8s_16s_16_4_1_U83_n_4,mac_muladd_8s_8s_16s_16_4_1_U83_n_5,mac_muladd_8s_8s_16s_16_4_1_U83_n_6,mac_muladd_8s_8s_16s_16_4_1_U83_n_7,mac_muladd_8s_8s_16s_16_4_1_U83_n_8,mac_muladd_8s_8s_16s_16_4_1_U83_n_9,mac_muladd_8s_8s_16s_16_4_1_U83_n_10,mac_muladd_8s_8s_16s_16_4_1_U83_n_11,mac_muladd_8s_8s_16s_16_4_1_U83_n_12,mac_muladd_8s_8s_16s_16_4_1_U83_n_13,mac_muladd_8s_8s_16s_16_4_1_U83_n_14,mac_muladd_8s_8s_16s_16_4_1_U83_n_15,mac_muladd_8s_8s_16s_16_4_1_U83_n_16,mac_muladd_8s_8s_16s_16_4_1_U83_n_17,mac_muladd_8s_8s_16s_16_4_1_U83_n_18,mac_muladd_8s_8s_16s_16_4_1_U83_n_19,mac_muladd_8s_8s_16s_16_4_1_U83_n_20,mac_muladd_8s_8s_16s_16_4_1_U83_n_21,mac_muladd_8s_8s_16s_16_4_1_U83_n_22,mac_muladd_8s_8s_16s_16_4_1_U83_n_23,mac_muladd_8s_8s_16s_16_4_1_U83_n_24,mac_muladd_8s_8s_16s_16_4_1_U83_n_25,mac_muladd_8s_8s_16s_16_4_1_U83_n_26,mac_muladd_8s_8s_16s_16_4_1_U83_n_27,mac_muladd_8s_8s_16s_16_4_1_U83_n_28,mac_muladd_8s_8s_16s_16_4_1_U83_n_29,mac_muladd_8s_8s_16s_16_4_1_U83_n_30,mac_muladd_8s_8s_16s_16_4_1_U83_n_31,mac_muladd_8s_8s_16s_16_4_1_U83_n_32,mac_muladd_8s_8s_16s_16_4_1_U83_n_33,mac_muladd_8s_8s_16s_16_4_1_U83_n_34,mac_muladd_8s_8s_16s_16_4_1_U83_n_35,mac_muladd_8s_8s_16s_16_4_1_U83_n_36,mac_muladd_8s_8s_16s_16_4_1_U83_n_37,mac_muladd_8s_8s_16s_16_4_1_U83_n_38,mac_muladd_8s_8s_16s_16_4_1_U83_n_39,mac_muladd_8s_8s_16s_16_4_1_U83_n_40,mac_muladd_8s_8s_16s_16_4_1_U83_n_41,mac_muladd_8s_8s_16s_16_4_1_U83_n_42,mac_muladd_8s_8s_16s_16_4_1_U83_n_43,mac_muladd_8s_8s_16s_16_4_1_U83_n_44,mac_muladd_8s_8s_16s_16_4_1_U83_n_45,mac_muladd_8s_8s_16s_16_4_1_U83_n_46,mac_muladd_8s_8s_16s_16_4_1_U83_n_47}),
        .Q(tmp_19_reg_5027),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .din0(din0),
        .din1(din1),
        .din2(din2),
        .m_reg_reg(trunc_ln54_reg_4562_pp0_iter11_reg),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_2(trunc_ln55_reg_4594_pp0_iter11_reg),
        .m_reg_reg_3(m_reg_reg_2),
        .m_reg_reg_4(m_reg_reg_3),
        .m_reg_reg_5(m_reg_reg_1),
        .m_reg_reg_6(m_reg_reg_5),
        .m_reg_reg_7(m_reg_reg_6),
        .m_reg_reg_8(m_reg_reg_4),
        .m_reg_reg_9(trunc_ln53_reg_4542_pp0_iter12_reg),
        .m_reg_reg_i_17__2(m_reg_reg_i_17__2),
        .m_reg_reg_i_17__2_0(m_reg_reg_i_17__2_0),
        .m_reg_reg_i_17__2_1(m_reg_reg_i_17__2_1),
        .m_reg_reg_i_17__2_2(m_reg_reg_i_17__2_2),
        .m_reg_reg_i_17__2_3(m_reg_reg_i_17__2_3),
        .m_reg_reg_i_17__2_4(m_reg_reg_i_17__2_4),
        .m_reg_reg_i_17__2_5(m_reg_reg_i_17__2_5),
        .m_reg_reg_i_17__2_6(m_reg_reg_i_17__2_6),
        .m_reg_reg_i_18__2(m_reg_reg_i_18__2),
        .m_reg_reg_i_18__2_0(m_reg_reg_i_18__2_0),
        .m_reg_reg_i_18__2_1(m_reg_reg_i_18__2_1),
        .m_reg_reg_i_18__2_2(m_reg_reg_i_18__2_2),
        .m_reg_reg_i_18__2_3(m_reg_reg_i_18__2_3),
        .m_reg_reg_i_18__2_4(m_reg_reg_i_18__2_4),
        .m_reg_reg_i_18__2_5(m_reg_reg_i_18__2_5),
        .m_reg_reg_i_18__2_6(m_reg_reg_i_18__2_6),
        .p_reg_reg(trunc_ln53_reg_4542_pp0_iter13_reg),
        .p_reg_reg_i_10(p_reg_reg_i_10),
        .p_reg_reg_i_10_0(p_reg_reg_i_10_0),
        .p_reg_reg_i_10_1(p_reg_reg_i_10_1),
        .p_reg_reg_i_10_2(p_reg_reg_i_10_2),
        .p_reg_reg_i_10_3(p_reg_reg_i_10_3),
        .p_reg_reg_i_10_4(p_reg_reg_i_10_4),
        .p_reg_reg_i_10_5(p_reg_reg_i_10_5),
        .p_reg_reg_i_10_6(p_reg_reg_i_10_6),
        .p_reg_reg_i_9(p_reg_reg_i_9),
        .p_reg_reg_i_9_0(p_reg_reg_i_9_0),
        .p_reg_reg_i_9_1(p_reg_reg_i_9_1),
        .p_reg_reg_i_9_2(p_reg_reg_i_9_2),
        .p_reg_reg_i_9_3(p_reg_reg_i_9_3),
        .p_reg_reg_i_9_4(p_reg_reg_i_9_4),
        .p_reg_reg_i_9_5(p_reg_reg_i_9_5),
        .p_reg_reg_i_9_6(p_reg_reg_i_9_6));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(gmem_0_WREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1 mul_4ns_5ns_7_1_1_U53
       (.Q(tmp_44_reg_4527),
        .dout({mul_4ns_5ns_7_1_1_U53_n_0,mul_4ns_5ns_7_1_1_U53_n_1,mul_4ns_5ns_7_1_1_U53_n_2,mul_4ns_5ns_7_1_1_U53_n_3,mul_4ns_5ns_7_1_1_U53_n_4}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30 mul_4ns_5ns_7_1_1_U54
       (.dout({mul_4ns_5ns_7_1_1_U54_n_0,mul_4ns_5ns_7_1_1_U54_n_1,mul_4ns_5ns_7_1_1_U54_n_2,mul_4ns_5ns_7_1_1_U54_n_3,mul_4ns_5ns_7_1_1_U54_n_4}),
        .tmp_45_reg_4517_pp0_iter9_reg(tmp_45_reg_4517_pp0_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31 mul_4ns_5ns_7_1_1_U55
       (.Q(tmp_46_reg_4532),
        .dout({mul_4ns_5ns_7_1_1_U55_n_0,mul_4ns_5ns_7_1_1_U55_n_1,mul_4ns_5ns_7_1_1_U55_n_2,mul_4ns_5ns_7_1_1_U55_n_3,mul_4ns_5ns_7_1_1_U55_n_4}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1 mul_5ns_7ns_11_1_1_U48
       (.Q({\indvars_iv_next34_mid2_reg_4500_reg_n_0_[4] ,\indvars_iv_next34_mid2_reg_4500_reg_n_0_[3] ,\indvars_iv_next34_mid2_reg_4500_reg_n_0_[2] ,\indvars_iv_next34_mid2_reg_4500_reg_n_0_[1] ,\indvars_iv_next34_mid2_reg_4500_reg_n_0_[0] }),
        .S(tmp_45_reg_4517__3_i_2_n_0),
        .dout({mul_5ns_7ns_11_1_1_U48_n_0,mul_5ns_7ns_11_1_1_U48_n_1,mul_5ns_7ns_11_1_1_U48_n_2,mul_5ns_7ns_11_1_1_U48_n_3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32 mul_5ns_7ns_11_1_1_U50
       (.Q(add_ln61_reg_4512),
        .S(tmp_51_reg_4522__3_i_2_n_0),
        .dout({mul_5ns_7ns_11_1_1_U50_n_0,mul_5ns_7ns_11_1_1_U50_n_1,mul_5ns_7ns_11_1_1_U50_n_2,mul_5ns_7ns_11_1_1_U50_n_3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33 mul_5ns_7ns_11_1_1_U51
       (.D({mul_5ns_7ns_11_1_1_U51_n_0,mul_5ns_7ns_11_1_1_U51_n_1,mul_5ns_7ns_11_1_1_U51_n_2,mul_5ns_7ns_11_1_1_U51_n_3}),
        .S(tmp_product__0_carry__1_i_1__5_n_0),
        .select_ln54_reg_4505_pp0_iter8_reg(select_ln54_reg_4505_pp0_iter8_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34 mul_5ns_7ns_11_1_1_U52
       (.D({mul_5ns_7ns_11_1_1_U52_n_0,mul_5ns_7ns_11_1_1_U52_n_1,mul_5ns_7ns_11_1_1_U52_n_2,mul_5ns_7ns_11_1_1_U52_n_3}),
        .S(tmp_product__0_carry__1_i_1__4_n_0),
        .select_ln54_reg_4505_pp0_iter8_reg(select_ln54_reg_4505_pp0_iter8_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35 mul_5ns_7ns_11_1_1_U56
       (.D({mul_5ns_7ns_11_1_1_U56_n_0,mul_5ns_7ns_11_1_1_U56_n_1,mul_5ns_7ns_11_1_1_U56_n_2,mul_5ns_7ns_11_1_1_U56_n_3}),
        .S(tmp_product__0_carry__1_i_1__3_n_0),
        .j_2_mid2_reg_4493_pp0_iter9_reg(j_2_mid2_reg_4493_pp0_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36 mul_5ns_7ns_11_1_1_U57
       (.D(p_1_in__0),
        .S(tmp_product__0_carry__1_i_1__2_n_0),
        .j_2_mid2_reg_4493_pp0_iter9_reg(j_2_mid2_reg_4493_pp0_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1 mul_8s_8s_16_1_1_U76
       (.C({C[15:4],C[2:0]}),
        .DI({mac_muladd_8s_8s_16s_16_4_1_U80_n_3,mac_muladd_8s_8s_16s_16_4_1_U80_n_4}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U80_n_0),
        .Q(tmp_6_reg_5122),
        .S(mul_8s_8s_16_1_1_U76_n_15),
        .tmp_35_reg_5047_pp0_iter14_reg(tmp_35_reg_5047_pp0_iter14_reg),
        .tmp_product__85_carry__0_i_5_0({mac_muladd_8s_8s_16s_16_4_1_U80_n_1,mac_muladd_8s_8s_16s_16_4_1_U80_n_2}),
        .tmp_product__85_carry__1_0(mac_muladd_8s_8s_16s_16_4_1_U80_n_6),
        .tmp_product__85_carry__1_1(mac_muladd_8s_8s_16s_16_4_1_U80_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37 mul_8s_8s_16_1_1_U77
       (.DI({mac_muladd_8s_8s_16s_16_4_1_U81_n_3,mac_muladd_8s_8s_16s_16_4_1_U81_n_4}),
        .O({mul_8s_8s_16_1_1_U77_n_0,mul_8s_8s_16_1_1_U77_n_1,mul_8s_8s_16_1_1_U77_n_2}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U81_n_0),
        .Q(tmp_5_reg_5117),
        .S(mul_8s_8s_16_1_1_U77_n_15),
        .tmp_31_reg_5042_pp0_iter14_reg(tmp_31_reg_5042_pp0_iter14_reg),
        .tmp_product__85_carry__0_i_5__0_0({mac_muladd_8s_8s_16s_16_4_1_U81_n_1,mac_muladd_8s_8s_16s_16_4_1_U81_n_2}),
        .tmp_product__85_carry__0_i_8__0_0({mul_8s_8s_16_1_1_U77_n_7,mul_8s_8s_16_1_1_U77_n_8,mul_8s_8s_16_1_1_U77_n_9,mul_8s_8s_16_1_1_U77_n_10}),
        .tmp_product__85_carry__1_0(mac_muladd_8s_8s_16s_16_4_1_U81_n_6),
        .tmp_product__85_carry__1_1(mac_muladd_8s_8s_16s_16_4_1_U81_n_5),
        .tmp_product__85_carry__1_i_5__0_0({mul_8s_8s_16_1_1_U77_n_11,mul_8s_8s_16_1_1_U77_n_12,mul_8s_8s_16_1_1_U77_n_13,mul_8s_8s_16_1_1_U77_n_14}),
        .tmp_product__85_carry_i_8__0_0({mul_8s_8s_16_1_1_U77_n_3,mul_8s_8s_16_1_1_U77_n_4,mul_8s_8s_16_1_1_U77_n_5,mul_8s_8s_16_1_1_U77_n_6}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38 mul_8s_8s_16_1_1_U79
       (.DI({mac_muladd_8s_8s_16s_16_4_1_U82_n_3,mac_muladd_8s_8s_16s_16_4_1_U82_n_4}),
        .O({mul_8s_8s_16_1_1_U79_n_0,mul_8s_8s_16_1_1_U79_n_1,mul_8s_8s_16_1_1_U79_n_2}),
        .P(mac_muladd_8s_8s_16s_16_4_1_U82_n_0),
        .Q(tmp_reg_5102),
        .S(mul_8s_8s_16_1_1_U79_n_15),
        .tmp_11_reg_5017_pp0_iter14_reg(tmp_11_reg_5017_pp0_iter14_reg),
        .tmp_product__85_carry__0_i_5__1_0({mac_muladd_8s_8s_16s_16_4_1_U82_n_1,mac_muladd_8s_8s_16s_16_4_1_U82_n_2}),
        .tmp_product__85_carry__0_i_8__1_0({mul_8s_8s_16_1_1_U79_n_7,mul_8s_8s_16_1_1_U79_n_8,mul_8s_8s_16_1_1_U79_n_9,mul_8s_8s_16_1_1_U79_n_10}),
        .tmp_product__85_carry__1_0(mac_muladd_8s_8s_16s_16_4_1_U82_n_6),
        .tmp_product__85_carry__1_1(mac_muladd_8s_8s_16s_16_4_1_U82_n_5),
        .tmp_product__85_carry__1_i_5__1_0({mul_8s_8s_16_1_1_U79_n_11,mul_8s_8s_16_1_1_U79_n_12,mul_8s_8s_16_1_1_U79_n_13,mul_8s_8s_16_1_1_U79_n_14}),
        .tmp_product__85_carry_i_8__1_0({mul_8s_8s_16_1_1_U79_n_3,mul_8s_8s_16_1_1_U79_n_4,mul_8s_8s_16_1_1_U79_n_5,mul_8s_8s_16_1_1_U79_n_6}));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln54_1_reg_4555[1]_i_1 
       (.I0(tmp_44_reg_4527[0]),
        .I1(tmp_44_reg_4527[1]),
        .O(\mul_ln54_1_reg_4555[1]_i_1_n_0 ));
  FDRE \mul_ln54_1_reg_4555_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_44_reg_4527[0]),
        .Q(mul_ln54_1_reg_4555[0]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln54_1_reg_4555[1]_i_1_n_0 ),
        .Q(mul_ln54_1_reg_4555[1]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U53_n_4),
        .Q(mul_ln54_1_reg_4555[2]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U53_n_3),
        .Q(mul_ln54_1_reg_4555[3]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U53_n_2),
        .Q(mul_ln54_1_reg_4555[4]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U53_n_1),
        .Q(mul_ln54_1_reg_4555[5]),
        .R(1'b0));
  FDRE \mul_ln54_1_reg_4555_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U53_n_0),
        .Q(mul_ln54_1_reg_4555[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln56_reg_4582[1]_i_1 
       (.I0(tmp_46_reg_4532[0]),
        .I1(tmp_46_reg_4532[1]),
        .O(\mul_ln56_reg_4582[1]_i_1_n_0 ));
  FDRE \mul_ln56_reg_4582_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_46_reg_4532[0]),
        .Q(mul_ln56_reg_4582[0]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln56_reg_4582[1]_i_1_n_0 ),
        .Q(mul_ln56_reg_4582[1]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U55_n_4),
        .Q(mul_ln56_reg_4582[2]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U55_n_3),
        .Q(mul_ln56_reg_4582[3]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U55_n_2),
        .Q(mul_ln56_reg_4582[4]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U55_n_1),
        .Q(mul_ln56_reg_4582[5]),
        .R(1'b0));
  FDRE \mul_ln56_reg_4582_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U55_n_0),
        .Q(mul_ln56_reg_4582[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln61_10_reg_4575[1]_i_1 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .O(\mul_ln61_10_reg_4575[1]_i_1_n_0 ));
  FDRE \mul_ln61_10_reg_4575_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .Q(mul_ln61_10_reg_4575[0]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_ln61_10_reg_4575[1]_i_1_n_0 ),
        .Q(mul_ln61_10_reg_4575[1]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U54_n_4),
        .Q(mul_ln61_10_reg_4575[2]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U54_n_3),
        .Q(mul_ln61_10_reg_4575[3]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U54_n_2),
        .Q(mul_ln61_10_reg_4575[4]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U54_n_1),
        .Q(mul_ln61_10_reg_4575[5]),
        .R(1'b0));
  FDRE \mul_ln61_10_reg_4575_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_4ns_5ns_7_1_1_U54_n_0),
        .Q(mul_ln61_10_reg_4575[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10
       (.I0(data8[10]),
        .I1(ram_reg_i_28_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_29_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_27_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[10]));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_100
       (.I0(mul_ln54_1_reg_4555[4]),
        .I1(ram_reg_i_135_n_0),
        .I2(mul_ln54_1_reg_4555[3]),
        .I3(tmp_55_reg_4607[3]),
        .I4(mul_ln54_1_reg_4555[5]),
        .I5(mul_ln54_1_reg_4555[6]),
        .O(add_ln61_21_fu_2775_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_101
       (.I0(tmp_55_reg_4607[3]),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(ram_reg_i_135_n_0),
        .I3(mul_ln54_1_reg_4555[4]),
        .I4(mul_ln54_1_reg_4555[5]),
        .O(add_ln61_21_fu_2775_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_102
       (.I0(ram_reg_i_135_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_55_reg_4607[3]),
        .I3(mul_ln54_1_reg_4555[4]),
        .O(add_ln61_21_fu_2775_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_103
       (.I0(ram_reg_i_135_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_55_reg_4607[3]),
        .O(ram_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_104
       (.I0(mul_ln54_1_reg_4555[4]),
        .I1(ram_reg_i_136_n_0),
        .I2(mul_ln54_1_reg_4555[3]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I4(mul_ln54_1_reg_4555[5]),
        .I5(mul_ln54_1_reg_4555[6]),
        .O(add_ln61_15_fu_2676_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_105
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(ram_reg_i_136_n_0),
        .I3(mul_ln54_1_reg_4555[4]),
        .I4(mul_ln54_1_reg_4555[5]),
        .O(add_ln61_15_fu_2676_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_106
       (.I0(ram_reg_i_136_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I3(mul_ln54_1_reg_4555[4]),
        .O(add_ln61_15_fu_2676_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_107
       (.I0(ram_reg_i_136_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .O(ram_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_108
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I3(mul_ln56_reg_4582[1]),
        .I4(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .I5(mul_ln56_reg_4582[2]),
        .O(ram_reg_i_108_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_109
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I3(mul_ln56_reg_4582[1]),
        .O(ram_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__0
       (.I0(data8[10]),
        .I1(ram_reg_i_29_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_27_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_28_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__1
       (.I0(data8[10]),
        .I1(ram_reg_i_19__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_20_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_18__2_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__2
       (.I0(data8[10]),
        .I1(ram_reg_i_20_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_18__2_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_19__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__3
       (.I0(data8[10]),
        .I1(ram_reg_i_18__2_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_19__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_20_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__4
       (.I0(data8[10]),
        .I1(ram_reg_i_19__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_20__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_18__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__5
       (.I0(data8[10]),
        .I1(ram_reg_i_20__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_18__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_19__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_10__6
       (.I0(data8[10]),
        .I1(ram_reg_i_18__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_19__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_20__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__7
       (.I0(select_ln53_2_reg_4537[2]),
        .I1(Q[1]),
        .I2(ram_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11
       (.I0(data8[9]),
        .I1(ram_reg_i_31_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_32_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_30_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[9]));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_110
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_111
       (.I0(tmp_47_reg_4589[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(tmp_47_reg_4589[1]),
        .I3(mul_ln56_reg_4582[1]),
        .I4(tmp_47_reg_4589[2]),
        .I5(mul_ln56_reg_4582[2]),
        .O(ram_reg_i_111_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_112
       (.I0(tmp_47_reg_4589[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(tmp_47_reg_4589[1]),
        .I3(mul_ln56_reg_4582[1]),
        .O(ram_reg_i_112_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_113
       (.I0(tmp_47_reg_4589[0]),
        .I1(mul_ln56_reg_4582[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_114
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_55_reg_4607[1]),
        .I4(mul_ln61_10_reg_4575[2]),
        .I5(tmp_55_reg_4607[2]),
        .O(ram_reg_i_114_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_115
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_55_reg_4607[1]),
        .O(ram_reg_i_115_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_116
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_117
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I4(mul_ln61_10_reg_4575[2]),
        .I5(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .O(ram_reg_i_117_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_118
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .O(ram_reg_i_118_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_119
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__0
       (.I0(data8[9]),
        .I1(ram_reg_i_32_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_30_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_31_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__1
       (.I0(data8[9]),
        .I1(ram_reg_i_22__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_23_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_21__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__2
       (.I0(data8[9]),
        .I1(ram_reg_i_23_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_21__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_22__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__3
       (.I0(data8[9]),
        .I1(ram_reg_i_21__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_22__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_23_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__4
       (.I0(data8[9]),
        .I1(ram_reg_i_21__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_22__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_23__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__5
       (.I0(data8[9]),
        .I1(ram_reg_i_22__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_23__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_21__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_11__6
       (.I0(data8[9]),
        .I1(ram_reg_i_23__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_21__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_22__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__7
       (.I0(select_ln53_2_reg_4537[1]),
        .I1(Q[1]),
        .I2(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12
       (.I0(data8[8]),
        .I1(ram_reg_i_34_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_35_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_33_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[8]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_120
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_47_reg_4589[1]),
        .I4(mul_ln61_10_reg_4575[2]),
        .I5(tmp_47_reg_4589[2]),
        .O(ram_reg_i_120_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_121
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(mul_ln61_10_reg_4575[1]),
        .I3(tmp_47_reg_4589[1]),
        .O(ram_reg_i_121_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_122
       (.I0(mul_ln61_10_reg_4575[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_123
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_55_reg_4607[1]),
        .I4(mul_ln54_1_reg_4555[2]),
        .I5(tmp_55_reg_4607[2]),
        .O(ram_reg_i_123_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_124
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_55_reg_4607[1]),
        .O(ram_reg_i_124_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_125
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_126
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I4(mul_ln54_1_reg_4555[2]),
        .I5(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .O(ram_reg_i_126_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_127
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .O(ram_reg_i_127_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_128
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_129
       (.I0(tmp_55_reg_4607[2]),
        .I1(mul_ln56_reg_4582[2]),
        .I2(tmp_55_reg_4607[1]),
        .I3(mul_ln56_reg_4582[1]),
        .I4(tmp_55_reg_4607[0]),
        .I5(mul_ln56_reg_4582[0]),
        .O(ram_reg_i_129_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__0
       (.I0(data8[8]),
        .I1(ram_reg_i_35_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_33_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_34_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__1
       (.I0(data8[8]),
        .I1(ram_reg_i_25__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_26__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_24__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__2
       (.I0(data8[8]),
        .I1(ram_reg_i_26__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_24__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_25__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__3
       (.I0(data8[8]),
        .I1(ram_reg_i_24__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_25__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_26__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__4
       (.I0(data8[8]),
        .I1(ram_reg_i_25__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_26__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_24_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__5
       (.I0(data8[8]),
        .I1(ram_reg_i_26__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_24_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_25__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_12__6
       (.I0(data8[8]),
        .I1(ram_reg_i_24_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_25__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_26__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__7
       (.I0(select_ln53_2_reg_4537[0]),
        .I1(Q[1]),
        .I2(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13
       (.I0(data8[7]),
        .I1(ram_reg_i_37_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_38_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_36_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[7]));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_130
       (.I0(mul_ln56_reg_4582[2]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .I2(mul_ln56_reg_4582[1]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I4(mul_ln56_reg_4582[0]),
        .I5(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_131
       (.I0(mul_ln56_reg_4582[2]),
        .I1(tmp_47_reg_4589[2]),
        .I2(mul_ln56_reg_4582[1]),
        .I3(tmp_47_reg_4589[1]),
        .I4(mul_ln56_reg_4582[0]),
        .I5(tmp_47_reg_4589[0]),
        .O(ram_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_132
       (.I0(tmp_55_reg_4607[2]),
        .I1(mul_ln61_10_reg_4575[2]),
        .I2(tmp_55_reg_4607[1]),
        .I3(mul_ln61_10_reg_4575[1]),
        .I4(tmp_55_reg_4607[0]),
        .I5(mul_ln61_10_reg_4575[0]),
        .O(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_133
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .I1(mul_ln61_10_reg_4575[2]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I3(mul_ln61_10_reg_4575[1]),
        .I4(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I5(mul_ln61_10_reg_4575[0]),
        .O(ram_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_134
       (.I0(tmp_47_reg_4589[2]),
        .I1(mul_ln61_10_reg_4575[2]),
        .I2(tmp_47_reg_4589[1]),
        .I3(mul_ln61_10_reg_4575[1]),
        .I4(tmp_47_reg_4589[0]),
        .I5(mul_ln61_10_reg_4575[0]),
        .O(ram_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_135
       (.I0(tmp_55_reg_4607[2]),
        .I1(mul_ln54_1_reg_4555[2]),
        .I2(tmp_55_reg_4607[1]),
        .I3(mul_ln54_1_reg_4555[1]),
        .I4(tmp_55_reg_4607[0]),
        .I5(mul_ln54_1_reg_4555[0]),
        .O(ram_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_136
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .I1(mul_ln54_1_reg_4555[2]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .I3(mul_ln54_1_reg_4555[1]),
        .I4(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .I5(mul_ln54_1_reg_4555[0]),
        .O(ram_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__0
       (.I0(data8[7]),
        .I1(ram_reg_i_38_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_36_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_37_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__1
       (.I0(data8[7]),
        .I1(ram_reg_i_28__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_27__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__2
       (.I0(data8[7]),
        .I1(ram_reg_i_29__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_27__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_28__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__3
       (.I0(data8[7]),
        .I1(ram_reg_i_27__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_28__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_29__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__4
       (.I0(data8[7]),
        .I1(ram_reg_i_27__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_29__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__5
       (.I0(data8[7]),
        .I1(ram_reg_i_28__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_29__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_27__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_13__6
       (.I0(data8[7]),
        .I1(ram_reg_i_29__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_27__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_28__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[7]));
  LUT6 #(
    .INIT(64'h0000000000707070)) 
    ram_reg_i_14
       (.I0(trunc_ln55_reg_4594[1]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(trunc_ln54_reg_4562[1]),
        .I4(trunc_ln54_reg_4562[0]),
        .I5(\ap_CS_fsm[27]_i_2_n_0 ),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__0
       (.I0(data8[6]),
        .I1(ram_reg_i_41_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_42_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_40_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__1
       (.I0(data8[6]),
        .I1(ram_reg_i_42_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_40_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_41_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__2
       (.I0(data8[6]),
        .I1(ram_reg_i_31__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_32__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_30__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__3
       (.I0(data8[6]),
        .I1(ram_reg_i_32__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_30__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_31__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__4
       (.I0(data8[6]),
        .I1(ram_reg_i_30__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_31__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_32__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__5
       (.I0(data8[6]),
        .I1(ram_reg_i_31__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_32__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_30__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__6
       (.I0(data8[6]),
        .I1(ram_reg_i_32__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_30__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_31__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_14__7
       (.I0(data8[6]),
        .I1(ram_reg_i_30__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_31__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_32__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15
       (.I0(data8[10]),
        .I1(ram_reg_i_27_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_28_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_29_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__0
       (.I0(data8[5]),
        .I1(ram_reg_i_44_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_45_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_43_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__1
       (.I0(data8[5]),
        .I1(ram_reg_i_45_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_43_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_44_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__2
       (.I0(data8[5]),
        .I1(ram_reg_i_34__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_35__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_33__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__3
       (.I0(data8[5]),
        .I1(ram_reg_i_35__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_33__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_34__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__4
       (.I0(data8[5]),
        .I1(ram_reg_i_33__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_34__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_35__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__5
       (.I0(data8[5]),
        .I1(ram_reg_i_34__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_35__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_33__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__6
       (.I0(data8[5]),
        .I1(ram_reg_i_35__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_33__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_34__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_15__7
       (.I0(data8[5]),
        .I1(ram_reg_i_33__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_34__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_35__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16
       (.I0(data8[9]),
        .I1(ram_reg_i_30_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_31_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_32_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__0
       (.I0(data8[4]),
        .I1(ram_reg_i_47_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_48_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_46_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__1
       (.I0(data8[4]),
        .I1(ram_reg_i_48_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_46_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_47_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__2
       (.I0(data8[4]),
        .I1(ram_reg_i_37__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_38__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_36__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__3
       (.I0(data8[4]),
        .I1(ram_reg_i_38__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_36__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_37__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__4
       (.I0(data8[4]),
        .I1(ram_reg_i_36__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_37__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_38__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__5
       (.I0(data8[4]),
        .I1(ram_reg_i_36__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_37__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_38__1_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__6
       (.I0(data8[4]),
        .I1(ram_reg_i_37__0_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_38__1_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_36__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_16__7
       (.I0(data8[4]),
        .I1(ram_reg_i_38__1_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_36__0_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_37__0_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_17
       (.I0(data8[8]),
        .I1(ram_reg_i_33_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_34_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_35_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[8]));
  LUT6 #(
    .INIT(64'hF0F3F7F7F0C08080)) 
    ram_reg_i_17__0
       (.I0(trunc_ln54_reg_4562[0]),
        .I1(trunc_ln54_reg_4562[1]),
        .I2(data8[3]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(trunc_ln55_reg_4594[0]),
        .I5(select_ln53_2_reg_4537[3]),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[3]));
  LUT6 #(
    .INIT(64'hF0F7F3F7F080C080)) 
    ram_reg_i_17__1
       (.I0(trunc_ln54_reg_4562[0]),
        .I1(trunc_ln54_reg_4562[1]),
        .I2(data8[3]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(trunc_ln55_reg_4594[0]),
        .I5(select_ln53_2_reg_4537[3]),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[3]));
  LUT6 #(
    .INIT(64'hF0F7F7F3F08080C0)) 
    ram_reg_i_17__2
       (.I0(trunc_ln54_reg_4562[0]),
        .I1(trunc_ln54_reg_4562[1]),
        .I2(data8[3]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(trunc_ln55_reg_4594[0]),
        .I5(select_ln53_2_reg_4537[3]),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_i_17__3
       (.I0(select_ln53_2_reg_4537[3]),
        .I1(trunc_ln55_reg_4594[1]),
        .I2(data8[3]),
        .I3(trunc_ln54_reg_4562[1]),
        .O(ram_reg_i_17__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_i_17__4
       (.I0(select_ln53_2_reg_4537[3]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[3]),
        .I3(trunc_ln54_reg_4562[1]),
        .O(ram_reg_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__5
       (.I0(trunc_ln54_reg_4562[1]),
        .I1(data8[3]),
        .O(ram_reg_i_17__5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_18
       (.I0(data8[7]),
        .I1(ram_reg_i_36_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_37_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_38_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_18__0
       (.I0(data8[3]),
        .I1(trunc_ln55_reg_4594[1]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(select_ln53_2_reg_4537[3]),
        .O(ram_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_18__1
       (.I0(data8[10]),
        .I1(data2[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[10]),
        .O(ram_reg_i_18__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_18__2
       (.I0(data8[10]),
        .I1(data1[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[10]),
        .O(ram_reg_i_18__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_19
       (.I0(data8[6]),
        .I1(ram_reg_i_40_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_41_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_42_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_19__0
       (.I0(data8[10]),
        .I1(data5[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[10]),
        .O(ram_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_19__1
       (.I0(data8[10]),
        .I1(data4[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[10]),
        .O(ram_reg_i_19__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_1 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_2 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_3 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_6 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_4 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_5 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[10]),
        .I1(Q[1]),
        .I2(ram_reg[10]),
        .O(\ap_CS_fsm_reg[27]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_20
       (.I0(data7[10]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[10]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[10]),
        .O(ram_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_20__0
       (.I0(data8[5]),
        .I1(ram_reg_i_43_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_44_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_45_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_20__1
       (.I0(data8[10]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[10]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[10]),
        .O(ram_reg_i_20__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_21
       (.I0(data8[4]),
        .I1(ram_reg_i_46_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_47_n_0),
        .I4(trunc_ln54_reg_4562[1]),
        .I5(ram_reg_i_48_n_0),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_21__0
       (.I0(data8[9]),
        .I1(data2[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[9]),
        .O(ram_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_21__1
       (.I0(data8[9]),
        .I1(data1[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[9]),
        .O(ram_reg_i_21__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hCDDDC888)) 
    ram_reg_i_22
       (.I0(trunc_ln54_reg_4562[1]),
        .I1(data8[3]),
        .I2(trunc_ln55_reg_4594[1]),
        .I3(trunc_ln55_reg_4594[0]),
        .I4(select_ln53_2_reg_4537[3]),
        .O(ram_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_22__0
       (.I0(data8[9]),
        .I1(data5[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[9]),
        .O(ram_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_22__1
       (.I0(data8[9]),
        .I1(data4[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[9]),
        .O(ram_reg_i_22__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_23
       (.I0(data7[9]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[9]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[9]),
        .O(ram_reg_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h0000BE82)) 
    ram_reg_i_23__0
       (.I0(data8[3]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(trunc_ln55_reg_4594[1]),
        .I3(select_ln53_2_reg_4537[3]),
        .I4(trunc_ln54_reg_4562[1]),
        .O(ram_reg_i_23__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_23__1
       (.I0(data8[9]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[9]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[9]),
        .O(ram_reg_i_23__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_24
       (.I0(data8[8]),
        .I1(data2[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[8]),
        .O(ram_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_24__0
       (.I0(data8[8]),
        .I1(data1[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[8]),
        .O(ram_reg_i_24__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hEA2A0000)) 
    ram_reg_i_24__1
       (.I0(select_ln53_2_reg_4537[3]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(trunc_ln55_reg_4594[1]),
        .I3(data8[3]),
        .I4(trunc_ln54_reg_4562[1]),
        .O(ram_reg_i_24__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_25__0
       (.I0(data8[8]),
        .I1(data5[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[8]),
        .O(ram_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_25__1
       (.I0(data8[8]),
        .I1(data4[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[8]),
        .O(ram_reg_i_25__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_26
       (.CI(ram_reg_i_39_n_0),
        .CO({NLW_ram_reg_i_26_CO_UNCONNECTED[3],ram_reg_i_26_n_1,ram_reg_i_26_n_2,ram_reg_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data8[10:7]),
        .S({add_ln61_9_fu_2577_p2,ram_reg_i_53_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_26__0
       (.I0(data7[8]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[8]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[8]),
        .O(ram_reg_i_26__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_26__1
       (.I0(data8[8]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[8]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[8]),
        .O(ram_reg_i_26__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27
       (.I0(data8[10]),
        .I1(data0[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[10]),
        .O(ram_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27__0
       (.I0(data8[7]),
        .I1(data2[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[7]),
        .O(ram_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_27__1
       (.I0(data8[7]),
        .I1(data1[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[7]),
        .O(ram_reg_i_27__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28
       (.I0(data8[10]),
        .I1(data3[10]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[10]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[10]),
        .O(ram_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28__0
       (.I0(data8[7]),
        .I1(data5[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[7]),
        .O(ram_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_28__1
       (.I0(data8[7]),
        .I1(data4[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[7]),
        .O(ram_reg_i_28__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_29
       (.I0(data6[10]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[10]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[10]),
        .O(ram_reg_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_29__0
       (.I0(data7[7]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[7]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[7]),
        .O(ram_reg_i_29__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_29__1
       (.I0(data8[7]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[7]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[7]),
        .O(ram_reg_i_29__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_2 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_3 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_5 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_6 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_4 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(\ap_CS_fsm_reg[27]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30
       (.I0(data8[9]),
        .I1(data0[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[9]),
        .O(ram_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30__0
       (.I0(data8[6]),
        .I1(data2[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[6]),
        .O(ram_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_30__1
       (.I0(data8[6]),
        .I1(data1[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[6]),
        .O(ram_reg_i_30__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31
       (.I0(data8[9]),
        .I1(data3[9]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[9]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[9]),
        .O(ram_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31__0
       (.I0(data8[6]),
        .I1(data5[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[6]),
        .O(ram_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_31__1
       (.I0(data8[6]),
        .I1(data4[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[6]),
        .O(ram_reg_i_31__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_32
       (.I0(data6[9]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[9]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[9]),
        .O(ram_reg_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_32__0
       (.I0(data7[6]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[6]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[6]),
        .O(ram_reg_i_32__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_32__1
       (.I0(data8[6]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[6]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[6]),
        .O(ram_reg_i_32__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33
       (.I0(data8[8]),
        .I1(data0[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[8]),
        .O(ram_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33__0
       (.I0(data8[5]),
        .I1(data2[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[5]),
        .O(ram_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_33__1
       (.I0(data8[5]),
        .I1(data1[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[5]),
        .O(ram_reg_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34
       (.I0(data8[8]),
        .I1(data3[8]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[8]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[8]),
        .O(ram_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34__0
       (.I0(data8[5]),
        .I1(data5[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[5]),
        .O(ram_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_34__1
       (.I0(data8[5]),
        .I1(data4[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[5]),
        .O(ram_reg_i_34__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_35
       (.I0(data6[8]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[8]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[8]),
        .O(ram_reg_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_35__0
       (.I0(data7[5]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[5]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[5]),
        .O(ram_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_35__1
       (.I0(data8[5]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[5]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[5]),
        .O(ram_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36
       (.I0(data8[7]),
        .I1(data0[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[7]),
        .O(ram_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__0
       (.I0(data8[4]),
        .I1(data2[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data0[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data1[4]),
        .O(ram_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_36__1
       (.I0(data8[4]),
        .I1(data1[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data2[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data0[4]),
        .O(ram_reg_i_36__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37
       (.I0(data8[7]),
        .I1(data3[7]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[7]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[7]),
        .O(ram_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__0
       (.I0(data8[4]),
        .I1(data5[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data3[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data4[4]),
        .O(ram_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_37__1
       (.I0(data8[4]),
        .I1(data4[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data5[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data3[4]),
        .O(ram_reg_i_37__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_38
       (.I0(data6[7]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[7]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[7]),
        .O(ram_reg_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    ram_reg_i_38__0
       (.I0(data7[4]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data8[4]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data6[4]),
        .O(ram_reg_i_38__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_38__1
       (.I0(data8[4]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data6[4]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data7[4]),
        .O(ram_reg_i_38__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_39
       (.CI(1'b0),
        .CO({ram_reg_i_39_n_0,ram_reg_i_39_n_1,ram_reg_i_39_n_2,ram_reg_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data8[6:4],NLW_ram_reg_i_39_O_UNCONNECTED[0]}),
        .S({ram_reg_i_62_n_0,ram_reg_i_63_n_0,ram_reg_i_64_n_0,select_ln53_2_reg_4537[3]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_2 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_3 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_6 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_4 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_5 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(\ap_CS_fsm_reg[27]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_40
       (.I0(data8[6]),
        .I1(data0[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[6]),
        .O(ram_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_41
       (.I0(data8[6]),
        .I1(data3[6]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[6]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[6]),
        .O(ram_reg_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_42
       (.I0(data6[6]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[6]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[6]),
        .O(ram_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_43
       (.I0(data8[5]),
        .I1(data0[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[5]),
        .O(ram_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_44
       (.I0(data8[5]),
        .I1(data3[5]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[5]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[5]),
        .O(ram_reg_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_45
       (.I0(data6[5]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[5]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[5]),
        .O(ram_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_46
       (.I0(data8[4]),
        .I1(data0[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data1[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data2[4]),
        .O(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_47
       (.I0(data8[4]),
        .I1(data3[4]),
        .I2(trunc_ln55_reg_4594[0]),
        .I3(data4[4]),
        .I4(trunc_ln55_reg_4594[1]),
        .I5(data5[4]),
        .O(ram_reg_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hFCBB3088)) 
    ram_reg_i_48
       (.I0(data6[4]),
        .I1(trunc_ln55_reg_4594[0]),
        .I2(data7[4]),
        .I3(trunc_ln55_reg_4594[1]),
        .I4(data8[4]),
        .O(ram_reg_i_48_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_49
       (.CI(1'b0),
        .CO({ram_reg_i_49_n_0,ram_reg_i_49_n_1,ram_reg_i_49_n_2,ram_reg_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data0[6:4],data8[3]}),
        .S({ram_reg_i_72_n_0,ram_reg_i_73_n_0,ram_reg_i_74_n_0,select_ln53_2_reg_4537[3]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_1 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_2 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_3 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_5 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_6 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_4 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(\ap_CS_fsm_reg[27]_0 [4]));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_50
       (.I0(mul_ln54_1_reg_4555[4]),
        .I1(ram_reg_i_75_n_0),
        .I2(mul_ln54_1_reg_4555[3]),
        .I3(tmp_47_reg_4589[3]),
        .I4(mul_ln54_1_reg_4555[5]),
        .I5(mul_ln54_1_reg_4555[6]),
        .O(add_ln61_9_fu_2577_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_51
       (.I0(tmp_47_reg_4589[3]),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(ram_reg_i_75_n_0),
        .I3(mul_ln54_1_reg_4555[4]),
        .I4(mul_ln54_1_reg_4555[5]),
        .O(add_ln61_9_fu_2577_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_52
       (.I0(ram_reg_i_75_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_47_reg_4589[3]),
        .I3(mul_ln54_1_reg_4555[4]),
        .O(add_ln61_9_fu_2577_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_53
       (.I0(ram_reg_i_75_n_0),
        .I1(mul_ln54_1_reg_4555[3]),
        .I2(tmp_47_reg_4589[3]),
        .O(ram_reg_i_53_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_54
       (.CI(ram_reg_i_49_n_0),
        .CO({NLW_ram_reg_i_54_CO_UNCONNECTED[3],ram_reg_i_54_n_1,ram_reg_i_54_n_2,ram_reg_i_54_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[10:7]),
        .S({add_ln61_25_fu_2839_p2,ram_reg_i_79_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_55
       (.CI(ram_reg_i_65_n_0),
        .CO({NLW_ram_reg_i_55_CO_UNCONNECTED[3],ram_reg_i_55_n_1,ram_reg_i_55_n_2,ram_reg_i_55_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[10:7]),
        .S({add_ln61_19_fu_2740_p2,ram_reg_i_83_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_56
       (.CI(ram_reg_i_66_n_0),
        .CO({NLW_ram_reg_i_56_CO_UNCONNECTED[3],ram_reg_i_56_n_1,ram_reg_i_56_n_2,ram_reg_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[10:7]),
        .S({add_ln61_13_fu_2641_p2,ram_reg_i_87_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_57
       (.CI(ram_reg_i_67_n_0),
        .CO({NLW_ram_reg_i_57_CO_UNCONNECTED[3],ram_reg_i_57_n_1,ram_reg_i_57_n_2,ram_reg_i_57_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data3[10:7]),
        .S({add_ln61_23_fu_2807_p2,ram_reg_i_91_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_58
       (.CI(ram_reg_i_68_n_0),
        .CO({NLW_ram_reg_i_58_CO_UNCONNECTED[3],ram_reg_i_58_n_1,ram_reg_i_58_n_2,ram_reg_i_58_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data4[10:7]),
        .S({add_ln61_17_fu_2708_p2,ram_reg_i_95_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_59
       (.CI(ram_reg_i_69_n_0),
        .CO({NLW_ram_reg_i_59_CO_UNCONNECTED[3],ram_reg_i_59_n_1,ram_reg_i_59_n_2,ram_reg_i_59_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data5[10:7]),
        .S({add_ln61_11_fu_2609_p2,ram_reg_i_99_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_3 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_6 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_4 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_5 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(\ap_CS_fsm_reg[27]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_60
       (.CI(ram_reg_i_70_n_0),
        .CO({NLW_ram_reg_i_60_CO_UNCONNECTED[3],ram_reg_i_60_n_1,ram_reg_i_60_n_2,ram_reg_i_60_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data6[10:7]),
        .S({add_ln61_21_fu_2775_p2,ram_reg_i_103_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_61
       (.CI(ram_reg_i_71_n_0),
        .CO({NLW_ram_reg_i_61_CO_UNCONNECTED[3],ram_reg_i_61_n_1,ram_reg_i_61_n_2,ram_reg_i_61_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data7[10:7]),
        .S({add_ln61_15_fu_2676_p2,ram_reg_i_107_n_0}));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_62
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_47_reg_4589[1]),
        .I4(mul_ln54_1_reg_4555[2]),
        .I5(tmp_47_reg_4589[2]),
        .O(ram_reg_i_62_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_63
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(mul_ln54_1_reg_4555[1]),
        .I3(tmp_47_reg_4589[1]),
        .O(ram_reg_i_63_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_64
       (.I0(mul_ln54_1_reg_4555[0]),
        .I1(tmp_47_reg_4589[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_64_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_65
       (.CI(1'b0),
        .CO({ram_reg_i_65_n_0,ram_reg_i_65_n_1,ram_reg_i_65_n_2,ram_reg_i_65_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data1[6:4],NLW_ram_reg_i_65_O_UNCONNECTED[0]}),
        .S({ram_reg_i_108_n_0,ram_reg_i_109_n_0,ram_reg_i_110_n_0,select_ln53_2_reg_4537[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_66
       (.CI(1'b0),
        .CO({ram_reg_i_66_n_0,ram_reg_i_66_n_1,ram_reg_i_66_n_2,ram_reg_i_66_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data2[6:4],NLW_ram_reg_i_66_O_UNCONNECTED[0]}),
        .S({ram_reg_i_111_n_0,ram_reg_i_112_n_0,ram_reg_i_113_n_0,select_ln53_2_reg_4537[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_67
       (.CI(1'b0),
        .CO({ram_reg_i_67_n_0,ram_reg_i_67_n_1,ram_reg_i_67_n_2,ram_reg_i_67_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data3[6:4],NLW_ram_reg_i_67_O_UNCONNECTED[0]}),
        .S({ram_reg_i_114_n_0,ram_reg_i_115_n_0,ram_reg_i_116_n_0,select_ln53_2_reg_4537[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_68
       (.CI(1'b0),
        .CO({ram_reg_i_68_n_0,ram_reg_i_68_n_1,ram_reg_i_68_n_2,ram_reg_i_68_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data4[6:4],NLW_ram_reg_i_68_O_UNCONNECTED[0]}),
        .S({ram_reg_i_117_n_0,ram_reg_i_118_n_0,ram_reg_i_119_n_0,select_ln53_2_reg_4537[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_69
       (.CI(1'b0),
        .CO({ram_reg_i_69_n_0,ram_reg_i_69_n_1,ram_reg_i_69_n_2,ram_reg_i_69_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data5[6:4],NLW_ram_reg_i_69_O_UNCONNECTED[0]}),
        .S({ram_reg_i_120_n_0,ram_reg_i_121_n_0,ram_reg_i_122_n_0,select_ln53_2_reg_4537[3]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_3 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_6 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_4 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_5 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(\ap_CS_fsm_reg[27]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_70
       (.CI(1'b0),
        .CO({ram_reg_i_70_n_0,ram_reg_i_70_n_1,ram_reg_i_70_n_2,ram_reg_i_70_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data6[6:4],NLW_ram_reg_i_70_O_UNCONNECTED[0]}),
        .S({ram_reg_i_123_n_0,ram_reg_i_124_n_0,ram_reg_i_125_n_0,select_ln53_2_reg_4537[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_71
       (.CI(1'b0),
        .CO({ram_reg_i_71_n_0,ram_reg_i_71_n_1,ram_reg_i_71_n_2,ram_reg_i_71_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln53_2_reg_4537[4],1'b0}),
        .O({data7[6:4],NLW_ram_reg_i_71_O_UNCONNECTED[0]}),
        .S({ram_reg_i_126_n_0,ram_reg_i_127_n_0,ram_reg_i_128_n_0,select_ln53_2_reg_4537[3]}));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    ram_reg_i_72
       (.I0(mul_ln56_reg_4582[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln56_reg_4582[1]),
        .I3(tmp_55_reg_4607[1]),
        .I4(mul_ln56_reg_4582[2]),
        .I5(tmp_55_reg_4607[2]),
        .O(ram_reg_i_72_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_73
       (.I0(mul_ln56_reg_4582[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(mul_ln56_reg_4582[1]),
        .I3(tmp_55_reg_4607[1]),
        .O(ram_reg_i_73_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_74
       (.I0(mul_ln56_reg_4582[0]),
        .I1(tmp_55_reg_4607[0]),
        .I2(select_ln53_2_reg_4537[4]),
        .O(ram_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h1117177717771777)) 
    ram_reg_i_75
       (.I0(tmp_47_reg_4589[2]),
        .I1(mul_ln54_1_reg_4555[2]),
        .I2(tmp_47_reg_4589[1]),
        .I3(mul_ln54_1_reg_4555[1]),
        .I4(tmp_47_reg_4589[0]),
        .I5(mul_ln54_1_reg_4555[0]),
        .O(ram_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_76
       (.I0(mul_ln56_reg_4582[4]),
        .I1(ram_reg_i_129_n_0),
        .I2(mul_ln56_reg_4582[3]),
        .I3(tmp_55_reg_4607[3]),
        .I4(mul_ln56_reg_4582[5]),
        .I5(mul_ln56_reg_4582[6]),
        .O(add_ln61_25_fu_2839_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_77
       (.I0(tmp_55_reg_4607[3]),
        .I1(mul_ln56_reg_4582[3]),
        .I2(ram_reg_i_129_n_0),
        .I3(mul_ln56_reg_4582[4]),
        .I4(mul_ln56_reg_4582[5]),
        .O(add_ln61_25_fu_2839_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_78
       (.I0(ram_reg_i_129_n_0),
        .I1(mul_ln56_reg_4582[3]),
        .I2(tmp_55_reg_4607[3]),
        .I3(mul_ln56_reg_4582[4]),
        .O(add_ln61_25_fu_2839_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_79
       (.I0(ram_reg_i_129_n_0),
        .I1(mul_ln56_reg_4582[3]),
        .I2(tmp_55_reg_4607[3]),
        .O(ram_reg_i_79_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__3
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_5_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__4
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_2_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_1_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_5 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_6 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_4_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(\ap_CS_fsm_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_80
       (.I0(mul_ln56_reg_4582[4]),
        .I1(ram_reg_i_130_n_0),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I3(mul_ln56_reg_4582[3]),
        .I4(mul_ln56_reg_4582[5]),
        .I5(mul_ln56_reg_4582[6]),
        .O(add_ln61_19_fu_2740_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_81
       (.I0(mul_ln56_reg_4582[3]),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I2(ram_reg_i_130_n_0),
        .I3(mul_ln56_reg_4582[4]),
        .I4(mul_ln56_reg_4582[5]),
        .O(add_ln61_19_fu_2740_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_82
       (.I0(ram_reg_i_130_n_0),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I2(mul_ln56_reg_4582[3]),
        .I3(mul_ln56_reg_4582[4]),
        .O(add_ln61_19_fu_2740_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_83
       (.I0(ram_reg_i_130_n_0),
        .I1(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I2(mul_ln56_reg_4582[3]),
        .O(ram_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_84
       (.I0(mul_ln56_reg_4582[4]),
        .I1(ram_reg_i_131_n_0),
        .I2(tmp_47_reg_4589[3]),
        .I3(mul_ln56_reg_4582[3]),
        .I4(mul_ln56_reg_4582[5]),
        .I5(mul_ln56_reg_4582[6]),
        .O(add_ln61_13_fu_2641_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_85
       (.I0(mul_ln56_reg_4582[3]),
        .I1(tmp_47_reg_4589[3]),
        .I2(ram_reg_i_131_n_0),
        .I3(mul_ln56_reg_4582[4]),
        .I4(mul_ln56_reg_4582[5]),
        .O(add_ln61_13_fu_2641_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_86
       (.I0(ram_reg_i_131_n_0),
        .I1(tmp_47_reg_4589[3]),
        .I2(mul_ln56_reg_4582[3]),
        .I3(mul_ln56_reg_4582[4]),
        .O(add_ln61_13_fu_2641_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_87
       (.I0(ram_reg_i_131_n_0),
        .I1(tmp_47_reg_4589[3]),
        .I2(mul_ln56_reg_4582[3]),
        .O(ram_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_88
       (.I0(mul_ln61_10_reg_4575[4]),
        .I1(ram_reg_i_132_n_0),
        .I2(mul_ln61_10_reg_4575[3]),
        .I3(tmp_55_reg_4607[3]),
        .I4(mul_ln61_10_reg_4575[5]),
        .I5(mul_ln61_10_reg_4575[6]),
        .O(add_ln61_23_fu_2807_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_89
       (.I0(tmp_55_reg_4607[3]),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(ram_reg_i_132_n_0),
        .I3(mul_ln61_10_reg_4575[4]),
        .I4(mul_ln61_10_reg_4575[5]),
        .O(add_ln61_23_fu_2807_p2[5]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    ram_reg_i_8__0
       (.I0(ram_reg_i_23__0_n_0),
        .I1(ram_reg_i_17__5_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_18__0_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27] [0]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    ram_reg_i_8__1
       (.I0(ram_reg_i_17__5_n_0),
        .I1(ram_reg_i_17__4_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_18__0_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_4 [0]));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    ram_reg_i_8__2
       (.I0(ram_reg_i_17__5_n_0),
        .I1(ram_reg_i_17__3_n_0),
        .I2(trunc_ln54_reg_4562[0]),
        .I3(ram_reg_i_18__0_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_2 [0]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_8__3
       (.I0(ram_reg_i_22_n_0),
        .I1(trunc_ln54_reg_4562[0]),
        .I2(ram_reg_i_24__1_n_0),
        .I3(ram_reg_i_17__4_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_5 [0]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_8__4
       (.I0(ram_reg_i_22_n_0),
        .I1(trunc_ln54_reg_4562[0]),
        .I2(ram_reg_i_24__1_n_0),
        .I3(ram_reg_i_17__3_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_3 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_7_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_6 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__6
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_8_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__7
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_6_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_90
       (.I0(ram_reg_i_132_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_55_reg_4607[3]),
        .I3(mul_ln61_10_reg_4575[4]),
        .O(add_ln61_23_fu_2807_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_91
       (.I0(ram_reg_i_132_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_55_reg_4607[3]),
        .O(ram_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_92
       (.I0(mul_ln61_10_reg_4575[4]),
        .I1(ram_reg_i_133_n_0),
        .I2(mul_ln61_10_reg_4575[3]),
        .I3(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I4(mul_ln61_10_reg_4575[5]),
        .I5(mul_ln61_10_reg_4575[6]),
        .O(add_ln61_17_fu_2708_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_93
       (.I0(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(ram_reg_i_133_n_0),
        .I3(mul_ln61_10_reg_4575[4]),
        .I4(mul_ln61_10_reg_4575[5]),
        .O(add_ln61_17_fu_2708_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_94
       (.I0(ram_reg_i_133_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .I3(mul_ln61_10_reg_4575[4]),
        .O(add_ln61_17_fu_2708_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_95
       (.I0(ram_reg_i_133_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .O(ram_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h5DDFFFFFA2200000)) 
    ram_reg_i_96
       (.I0(mul_ln61_10_reg_4575[4]),
        .I1(ram_reg_i_134_n_0),
        .I2(mul_ln61_10_reg_4575[3]),
        .I3(tmp_47_reg_4589[3]),
        .I4(mul_ln61_10_reg_4575[5]),
        .I5(mul_ln61_10_reg_4575[6]),
        .O(add_ln61_11_fu_2609_p2[6]));
  LUT5 #(
    .INIT(32'h71FF8E00)) 
    ram_reg_i_97
       (.I0(tmp_47_reg_4589[3]),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(ram_reg_i_134_n_0),
        .I3(mul_ln61_10_reg_4575[4]),
        .I4(mul_ln61_10_reg_4575[5]),
        .O(add_ln61_11_fu_2609_p2[5]));
  LUT4 #(
    .INIT(16'h2BD4)) 
    ram_reg_i_98
       (.I0(ram_reg_i_134_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_47_reg_4589[3]),
        .I3(mul_ln61_10_reg_4575[4]),
        .O(add_ln61_11_fu_2609_p2[4]));
  LUT3 #(
    .INIT(8'h69)) 
    ram_reg_i_99
       (.I0(ram_reg_i_134_n_0),
        .I1(mul_ln61_10_reg_4575[3]),
        .I2(tmp_47_reg_4589[3]),
        .O(ram_reg_i_99_n_0));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    ram_reg_i_9__7
       (.I0(ram_reg_i_22_n_0),
        .I1(trunc_ln54_reg_4562[0]),
        .I2(ram_reg_i_23__0_n_0),
        .I3(ram_reg_i_24__1_n_0),
        .I4(Q[1]),
        .I5(ram_reg[3]),
        .O(\ap_CS_fsm_reg[27]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln53_2_reg_4537[0]_i_1 
       (.I0(icmp_ln54_reg_4484_pp0_iter9_reg),
        .I1(c_fu_452_reg[0]),
        .O(select_ln53_2_fu_2476_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln53_2_reg_4537[1]_i_1 
       (.I0(c_fu_452_reg[1]),
        .I1(c_fu_452_reg[0]),
        .I2(icmp_ln54_reg_4484_pp0_iter9_reg),
        .O(select_ln53_2_fu_2476_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln53_2_reg_4537[2]_i_1 
       (.I0(c_fu_452_reg[2]),
        .I1(icmp_ln54_reg_4484_pp0_iter9_reg),
        .I2(c_fu_452_reg[0]),
        .I3(c_fu_452_reg[1]),
        .O(select_ln53_2_fu_2476_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln53_2_reg_4537[3]_i_1 
       (.I0(c_fu_452_reg[3]),
        .I1(c_fu_452_reg[1]),
        .I2(c_fu_452_reg[0]),
        .I3(icmp_ln54_reg_4484_pp0_iter9_reg),
        .I4(c_fu_452_reg[2]),
        .O(select_ln53_2_fu_2476_p3[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln53_2_reg_4537[4]_i_1 
       (.I0(c_fu_452_reg[4]),
        .I1(c_fu_452_reg[2]),
        .I2(icmp_ln54_reg_4484_pp0_iter9_reg),
        .I3(c_fu_452_reg[0]),
        .I4(c_fu_452_reg[1]),
        .I5(c_fu_452_reg[3]),
        .O(select_ln53_2_fu_2476_p3[4]));
  FDRE \select_ln53_2_reg_4537_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_fu_2476_p3[0]),
        .Q(select_ln53_2_reg_4537[0]),
        .R(1'b0));
  FDRE \select_ln53_2_reg_4537_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_fu_2476_p3[1]),
        .Q(select_ln53_2_reg_4537[1]),
        .R(1'b0));
  FDRE \select_ln53_2_reg_4537_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_fu_2476_p3[2]),
        .Q(select_ln53_2_reg_4537[2]),
        .R(1'b0));
  FDRE \select_ln53_2_reg_4537_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_fu_2476_p3[3]),
        .Q(select_ln53_2_reg_4537[3]),
        .R(1'b0));
  FDRE \select_ln53_2_reg_4537_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_fu_2476_p3[4]),
        .Q(select_ln53_2_reg_4537[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_fu_2351_p3[3]),
        .Q(\select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_fu_2351_p3[4]),
        .Q(\select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_fu_2351_p3[2]),
        .Q(\select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0 ));
  FDRE \select_ln54_reg_4505_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter3_reg_reg[3]_srl3_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter3_reg_reg[4]_srl3_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter4_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_fu_2351_p3[1]),
        .Q(\select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  FDRE \select_ln54_reg_4505_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter4_reg_reg[2]_srl4_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_fu_2351_p3[0]),
        .Q(\select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \select_ln54_reg_4505_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter5_reg_reg[1]_srl5_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter6_reg),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln54_reg_4505_pp0_iter6_reg),
        .Q(select_ln54_reg_4505_pp0_iter7_reg[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_reg_4505_pp0_iter5_reg),
        .Q(\select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_reg_4505_pp0_iter4_reg[3]),
        .Q(\select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln54_reg_4505_pp0_iter4_reg[4]),
        .Q(\select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0 ));
  FDRE \select_ln54_reg_4505_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln54_reg_4505_pp0_iter7_reg[0]),
        .Q(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln54_reg_4505_pp0_iter7_reg[1]),
        .Q(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter7_reg_reg[2]_srl2_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter7_reg_reg[3]_srl3_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \select_ln54_reg_4505_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln54_reg_4505_pp0_iter7_reg_reg[4]_srl3_n_0 ),
        .Q(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[0]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[0]),
        .O(\select_ln68_reg_5187[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[1]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[1]),
        .O(\select_ln68_reg_5187[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[2]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[2]),
        .O(\select_ln68_reg_5187[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[3]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[3]),
        .O(\select_ln68_reg_5187[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[4]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[4]),
        .O(\select_ln68_reg_5187[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[5]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[5]),
        .O(\select_ln68_reg_5187[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln68_reg_5187[6]_i_1 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[6]),
        .O(\select_ln68_reg_5187[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \select_ln68_reg_5187[7]_i_1 
       (.I0(\select_ln68_reg_5187_reg[7]_i_3_n_3 ),
        .I1(gmem_0_WREADY),
        .I2(ap_enable_reg_pp0_iter20),
        .O(select_ln68_reg_5187));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln68_reg_5187[7]_i_10 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[7]),
        .O(\select_ln68_reg_5187[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln68_reg_5187[7]_i_11 
       (.I0(sum_reg_5177[12]),
        .I1(sum_reg_5177[13]),
        .I2(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln68_reg_5187[7]_i_12 
       (.I0(sum_reg_5177[10]),
        .I1(sum_reg_5177[11]),
        .I2(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln68_reg_5187[7]_i_13 
       (.I0(sum_reg_5177[8]),
        .I1(sum_reg_5177[9]),
        .I2(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln68_reg_5187[7]_i_14 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[7]),
        .I2(sum_reg_5177[6]),
        .O(\select_ln68_reg_5187[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln68_reg_5187[7]_i_2 
       (.I0(sum_reg_5177[7]),
        .I1(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln68_reg_5187[7]_i_5 
       (.I0(sum_reg_5177[14]),
        .I1(sum_reg_5177[15]),
        .I2(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln68_reg_5187[7]_i_6 
       (.I0(sum_reg_5177[14]),
        .I1(sum_reg_5177[15]),
        .I2(icmp_ln64_reg_5182),
        .O(\select_ln68_reg_5187[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln68_reg_5187[7]_i_7 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[13]),
        .I2(sum_reg_5177[12]),
        .O(\select_ln68_reg_5187[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln68_reg_5187[7]_i_8 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[11]),
        .I2(sum_reg_5177[10]),
        .O(\select_ln68_reg_5187[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln68_reg_5187[7]_i_9 
       (.I0(icmp_ln64_reg_5182),
        .I1(sum_reg_5177[9]),
        .I2(sum_reg_5177[8]),
        .O(\select_ln68_reg_5187[7]_i_9_n_0 ));
  FDRE \select_ln68_reg_5187_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[0]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [0]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[1]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [1]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[2]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [2]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[3]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [3]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[4]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [4]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[5]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [5]),
        .R(select_ln68_reg_5187));
  FDRE \select_ln68_reg_5187_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[6]_i_1_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [6]),
        .R(select_ln68_reg_5187));
  FDSE \select_ln68_reg_5187_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln68_reg_5187[7]_i_2_n_0 ),
        .Q(\select_ln68_reg_5187_reg[7]_0 [7]),
        .S(select_ln68_reg_5187));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln68_reg_5187_reg[7]_i_3 
       (.CI(\select_ln68_reg_5187_reg[7]_i_4_n_0 ),
        .CO({\NLW_select_ln68_reg_5187_reg[7]_i_3_CO_UNCONNECTED [3:1],\select_ln68_reg_5187_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln68_reg_5187[7]_i_5_n_0 }),
        .O(\NLW_select_ln68_reg_5187_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\select_ln68_reg_5187[7]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln68_reg_5187_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\select_ln68_reg_5187_reg[7]_i_4_n_0 ,\select_ln68_reg_5187_reg[7]_i_4_n_1 ,\select_ln68_reg_5187_reg[7]_i_4_n_2 ,\select_ln68_reg_5187_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln68_reg_5187[7]_i_7_n_0 ,\select_ln68_reg_5187[7]_i_8_n_0 ,\select_ln68_reg_5187[7]_i_9_n_0 ,\select_ln68_reg_5187[7]_i_10_n_0 }),
        .O(\NLW_select_ln68_reg_5187_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln68_reg_5187[7]_i_11_n_0 ,\select_ln68_reg_5187[7]_i_12_n_0 ,\select_ln68_reg_5187[7]_i_13_n_0 ,\select_ln68_reg_5187[7]_i_14_n_0 }));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[11]_i_2 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[10]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[10]),
        .I2(add_ln61_8_reg_5172[10]),
        .O(\sum_reg_5177[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[11]_i_3 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[9]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[9]),
        .I2(add_ln61_8_reg_5172[9]),
        .O(\sum_reg_5177[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[11]_i_4 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[8]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[8]),
        .I2(add_ln61_8_reg_5172[8]),
        .O(\sum_reg_5177[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[11]_i_5 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[7]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[7]),
        .I2(add_ln61_8_reg_5172[7]),
        .O(\sum_reg_5177[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[11]_i_6 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[11]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[11]),
        .I2(add_ln61_8_reg_5172[11]),
        .I3(\sum_reg_5177[11]_i_2_n_0 ),
        .O(\sum_reg_5177[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[11]_i_7 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[10]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[10]),
        .I2(add_ln61_8_reg_5172[10]),
        .I3(\sum_reg_5177[11]_i_3_n_0 ),
        .O(\sum_reg_5177[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[11]_i_8 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[9]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[9]),
        .I2(add_ln61_8_reg_5172[9]),
        .I3(\sum_reg_5177[11]_i_4_n_0 ),
        .O(\sum_reg_5177[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[11]_i_9 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[8]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[8]),
        .I2(add_ln61_8_reg_5172[8]),
        .I3(\sum_reg_5177[11]_i_5_n_0 ),
        .O(\sum_reg_5177[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[15]_i_2 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[13]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[13]),
        .I2(add_ln61_8_reg_5172[13]),
        .O(\sum_reg_5177[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[15]_i_3 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[12]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[12]),
        .I2(add_ln61_8_reg_5172[12]),
        .O(\sum_reg_5177[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[15]_i_4 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[11]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[11]),
        .I2(add_ln61_8_reg_5172[11]),
        .O(\sum_reg_5177[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum_reg_5177[15]_i_5 
       (.I0(add_ln61_8_reg_5172[14]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[14]),
        .I2(add_ln61_2_reg_5152_pp0_iter17_reg[14]),
        .I3(add_ln61_3_reg_5157_pp0_iter17_reg[15]),
        .I4(add_ln61_2_reg_5152_pp0_iter17_reg[15]),
        .I5(add_ln61_8_reg_5172[15]),
        .O(\sum_reg_5177[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[15]_i_6 
       (.I0(\sum_reg_5177[15]_i_2_n_0 ),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[14]),
        .I2(add_ln61_2_reg_5152_pp0_iter17_reg[14]),
        .I3(add_ln61_8_reg_5172[14]),
        .O(\sum_reg_5177[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[15]_i_7 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[13]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[13]),
        .I2(add_ln61_8_reg_5172[13]),
        .I3(\sum_reg_5177[15]_i_3_n_0 ),
        .O(\sum_reg_5177[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[15]_i_8 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[12]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[12]),
        .I2(add_ln61_8_reg_5172[12]),
        .I3(\sum_reg_5177[15]_i_4_n_0 ),
        .O(\sum_reg_5177[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[3]_i_2 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[2]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[2]),
        .I2(add_ln61_8_reg_5172[2]),
        .O(\sum_reg_5177[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[3]_i_3 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[1]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[1]),
        .I2(add_ln61_8_reg_5172[1]),
        .O(\sum_reg_5177[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[3]_i_4 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[0]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[0]),
        .I2(add_ln61_8_reg_5172[0]),
        .O(\sum_reg_5177[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[3]_i_5 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[3]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[3]),
        .I2(add_ln61_8_reg_5172[3]),
        .I3(\sum_reg_5177[3]_i_2_n_0 ),
        .O(\sum_reg_5177[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[3]_i_6 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[2]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[2]),
        .I2(add_ln61_8_reg_5172[2]),
        .I3(\sum_reg_5177[3]_i_3_n_0 ),
        .O(\sum_reg_5177[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[3]_i_7 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[1]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[1]),
        .I2(add_ln61_8_reg_5172[1]),
        .I3(\sum_reg_5177[3]_i_4_n_0 ),
        .O(\sum_reg_5177[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sum_reg_5177[3]_i_8 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[0]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[0]),
        .I2(add_ln61_8_reg_5172[0]),
        .O(\sum_reg_5177[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[7]_i_2 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[6]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[6]),
        .I2(add_ln61_8_reg_5172[6]),
        .O(\sum_reg_5177[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[7]_i_3 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[5]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[5]),
        .I2(add_ln61_8_reg_5172[5]),
        .O(\sum_reg_5177[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[7]_i_4 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[4]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[4]),
        .I2(add_ln61_8_reg_5172[4]),
        .O(\sum_reg_5177[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_reg_5177[7]_i_5 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[3]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[3]),
        .I2(add_ln61_8_reg_5172[3]),
        .O(\sum_reg_5177[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[7]_i_6 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[7]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[7]),
        .I2(add_ln61_8_reg_5172[7]),
        .I3(\sum_reg_5177[7]_i_2_n_0 ),
        .O(\sum_reg_5177[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[7]_i_7 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[6]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[6]),
        .I2(add_ln61_8_reg_5172[6]),
        .I3(\sum_reg_5177[7]_i_3_n_0 ),
        .O(\sum_reg_5177[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[7]_i_8 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[5]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[5]),
        .I2(add_ln61_8_reg_5172[5]),
        .I3(\sum_reg_5177[7]_i_4_n_0 ),
        .O(\sum_reg_5177[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_reg_5177[7]_i_9 
       (.I0(add_ln61_2_reg_5152_pp0_iter17_reg[4]),
        .I1(add_ln61_3_reg_5157_pp0_iter17_reg[4]),
        .I2(add_ln61_8_reg_5172[4]),
        .I3(\sum_reg_5177[7]_i_5_n_0 ),
        .O(\sum_reg_5177[7]_i_9_n_0 ));
  FDRE \sum_reg_5177_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[3]_i_1_n_7 ),
        .Q(sum_reg_5177[0]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[3]),
        .Q(sum_reg_5177[10]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[4]),
        .Q(sum_reg_5177[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_5177_reg[11]_i_1 
       (.CI(\sum_reg_5177_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_5177_reg[11]_i_1_n_0 ,\sum_reg_5177_reg[11]_i_1_n_1 ,\sum_reg_5177_reg[11]_i_1_n_2 ,\sum_reg_5177_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_5177[11]_i_2_n_0 ,\sum_reg_5177[11]_i_3_n_0 ,\sum_reg_5177[11]_i_4_n_0 ,\sum_reg_5177[11]_i_5_n_0 }),
        .O(tmp_59_fu_3633_p4[4:1]),
        .S({\sum_reg_5177[11]_i_6_n_0 ,\sum_reg_5177[11]_i_7_n_0 ,\sum_reg_5177[11]_i_8_n_0 ,\sum_reg_5177[11]_i_9_n_0 }));
  FDRE \sum_reg_5177_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[5]),
        .Q(sum_reg_5177[12]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[6]),
        .Q(sum_reg_5177[13]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[7]),
        .Q(sum_reg_5177[14]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[8]),
        .Q(sum_reg_5177[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_5177_reg[15]_i_1 
       (.CI(\sum_reg_5177_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_5177_reg[15]_i_1_CO_UNCONNECTED [3],\sum_reg_5177_reg[15]_i_1_n_1 ,\sum_reg_5177_reg[15]_i_1_n_2 ,\sum_reg_5177_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_reg_5177[15]_i_2_n_0 ,\sum_reg_5177[15]_i_3_n_0 ,\sum_reg_5177[15]_i_4_n_0 }),
        .O(tmp_59_fu_3633_p4[8:5]),
        .S({\sum_reg_5177[15]_i_5_n_0 ,\sum_reg_5177[15]_i_6_n_0 ,\sum_reg_5177[15]_i_7_n_0 ,\sum_reg_5177[15]_i_8_n_0 }));
  FDRE \sum_reg_5177_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[3]_i_1_n_6 ),
        .Q(sum_reg_5177[1]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[3]_i_1_n_5 ),
        .Q(sum_reg_5177[2]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[3]_i_1_n_4 ),
        .Q(sum_reg_5177[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_5177_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_5177_reg[3]_i_1_n_0 ,\sum_reg_5177_reg[3]_i_1_n_1 ,\sum_reg_5177_reg[3]_i_1_n_2 ,\sum_reg_5177_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_5177[3]_i_2_n_0 ,\sum_reg_5177[3]_i_3_n_0 ,\sum_reg_5177[3]_i_4_n_0 ,1'b0}),
        .O({\sum_reg_5177_reg[3]_i_1_n_4 ,\sum_reg_5177_reg[3]_i_1_n_5 ,\sum_reg_5177_reg[3]_i_1_n_6 ,\sum_reg_5177_reg[3]_i_1_n_7 }),
        .S({\sum_reg_5177[3]_i_5_n_0 ,\sum_reg_5177[3]_i_6_n_0 ,\sum_reg_5177[3]_i_7_n_0 ,\sum_reg_5177[3]_i_8_n_0 }));
  FDRE \sum_reg_5177_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[7]_i_1_n_7 ),
        .Q(sum_reg_5177[4]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[7]_i_1_n_6 ),
        .Q(sum_reg_5177[5]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sum_reg_5177_reg[7]_i_1_n_5 ),
        .Q(sum_reg_5177[6]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[0]),
        .Q(sum_reg_5177[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_5177_reg[7]_i_1 
       (.CI(\sum_reg_5177_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_5177_reg[7]_i_1_n_0 ,\sum_reg_5177_reg[7]_i_1_n_1 ,\sum_reg_5177_reg[7]_i_1_n_2 ,\sum_reg_5177_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_reg_5177[7]_i_2_n_0 ,\sum_reg_5177[7]_i_3_n_0 ,\sum_reg_5177[7]_i_4_n_0 ,\sum_reg_5177[7]_i_5_n_0 }),
        .O({tmp_59_fu_3633_p4[0],\sum_reg_5177_reg[7]_i_1_n_5 ,\sum_reg_5177_reg[7]_i_1_n_6 ,\sum_reg_5177_reg[7]_i_1_n_7 }),
        .S({\sum_reg_5177[7]_i_6_n_0 ,\sum_reg_5177[7]_i_7_n_0 ,\sum_reg_5177[7]_i_8_n_0 ,\sum_reg_5177[7]_i_9_n_0 }));
  FDRE \sum_reg_5177_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[1]),
        .Q(sum_reg_5177[8]),
        .R(1'b0));
  FDRE \sum_reg_5177_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_59_fu_3633_p4[2]),
        .Q(sum_reg_5177[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[0]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[0]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[0]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[1]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[1]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[1]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[2]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[2]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[2]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[3]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[3]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[3]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[4]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[4]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[4]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[5]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[5]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[5]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[6]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[6]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[6]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ),
        .Q(\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[7]_i_3_n_0 ),
        .I1(\tmp_23_reg_5032[7]_i_4_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[7]_i_2_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[1]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[2]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[3]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[4]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[5]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[6]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_5017_pp0_iter14_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_11_reg_5017_pp0_iter13_reg_reg[7]_srl2_n_0 ),
        .Q(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[0]_i_1 
       (.I0(din2[0]),
        .I1(din1[0]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[0]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[1]_i_1 
       (.I0(din2[1]),
        .I1(din1[1]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[1]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[2]_i_1 
       (.I0(din2[2]),
        .I1(din1[2]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[2]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[3]_i_1 
       (.I0(din2[3]),
        .I1(din1[3]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[3]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[4]_i_1 
       (.I0(din2[4]),
        .I1(din1[4]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[4]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[5]_i_1 
       (.I0(din2[5]),
        .I1(din1[5]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[5]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[6]_i_1 
       (.I0(din2[6]),
        .I1(din1[6]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[6]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_19_reg_5027[7]_i_1 
       (.I0(din2[7]),
        .I1(din1[7]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din0[7]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_19_reg_5027[7]_i_1_n_0 ));
  FDRE \tmp_19_reg_5027_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[0]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[1]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[2]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[3]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[4]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[5]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[6]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_5027_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_19_reg_5027[7]_i_1_n_0 ),
        .Q(tmp_19_reg_5027[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[0]_i_1 
       (.I0(\tmp_23_reg_5032[0]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[0]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[0]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[0]_i_2 
       (.I0(m_reg_reg_4[0]),
        .I1(m_reg_reg_5[0]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[0]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[0]_i_3 
       (.I0(DOADO[0]),
        .I1(m_reg_reg[0]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[0]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[0]_i_4 
       (.I0(m_reg_reg_1[0]),
        .I1(m_reg_reg_2[0]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[0]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[1]_i_1 
       (.I0(\tmp_23_reg_5032[1]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[1]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[1]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[1]_i_2 
       (.I0(m_reg_reg_4[1]),
        .I1(m_reg_reg_5[1]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[1]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[1]_i_3 
       (.I0(DOADO[1]),
        .I1(m_reg_reg[1]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[1]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[1]_i_4 
       (.I0(m_reg_reg_1[1]),
        .I1(m_reg_reg_2[1]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[1]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[2]_i_1 
       (.I0(\tmp_23_reg_5032[2]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[2]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[2]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[2]_i_2 
       (.I0(m_reg_reg_4[2]),
        .I1(m_reg_reg_5[2]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[2]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[2]_i_3 
       (.I0(DOADO[2]),
        .I1(m_reg_reg[2]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[2]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[2]_i_4 
       (.I0(m_reg_reg_1[2]),
        .I1(m_reg_reg_2[2]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[2]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[3]_i_1 
       (.I0(\tmp_23_reg_5032[3]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[3]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[3]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[3]_i_2 
       (.I0(m_reg_reg_4[3]),
        .I1(m_reg_reg_5[3]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[3]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[3]_i_3 
       (.I0(DOADO[3]),
        .I1(m_reg_reg[3]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[3]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[3]_i_4 
       (.I0(m_reg_reg_1[3]),
        .I1(m_reg_reg_2[3]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[3]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[4]_i_1 
       (.I0(\tmp_23_reg_5032[4]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[4]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[4]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[4]_i_2 
       (.I0(m_reg_reg_4[4]),
        .I1(m_reg_reg_5[4]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[4]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[4]_i_3 
       (.I0(DOADO[4]),
        .I1(m_reg_reg[4]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[4]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[4]_i_4 
       (.I0(m_reg_reg_1[4]),
        .I1(m_reg_reg_2[4]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[4]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[5]_i_1 
       (.I0(\tmp_23_reg_5032[5]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[5]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[5]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[5]_i_2 
       (.I0(m_reg_reg_4[5]),
        .I1(m_reg_reg_5[5]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[5]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[5]_i_3 
       (.I0(DOADO[5]),
        .I1(m_reg_reg[5]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[5]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[5]_i_4 
       (.I0(m_reg_reg_1[5]),
        .I1(m_reg_reg_2[5]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[5]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[6]_i_1 
       (.I0(\tmp_23_reg_5032[6]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[6]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[6]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[6]_i_2 
       (.I0(m_reg_reg_4[6]),
        .I1(m_reg_reg_5[6]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[6]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[6]_i_3 
       (.I0(DOADO[6]),
        .I1(m_reg_reg[6]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[6]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[6]_i_4 
       (.I0(m_reg_reg_1[6]),
        .I1(m_reg_reg_2[6]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[6]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[7]_i_1 
       (.I0(\tmp_23_reg_5032[7]_i_2_n_0 ),
        .I1(\tmp_23_reg_5032[7]_i_3_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[7]_i_4_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[7]_i_2 
       (.I0(m_reg_reg_4[7]),
        .I1(m_reg_reg_5[7]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_6[7]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[7]_i_3 
       (.I0(DOADO[7]),
        .I1(m_reg_reg[7]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_0[7]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_23_reg_5032[7]_i_4 
       (.I0(m_reg_reg_1[7]),
        .I1(m_reg_reg_2[7]),
        .I2(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .I3(m_reg_reg_3[7]),
        .I4(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .O(\tmp_23_reg_5032[7]_i_4_n_0 ));
  FDRE \tmp_23_reg_5032_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[0]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[1]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[2]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[3]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[4]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[5]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[6]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_5032_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_23_reg_5032[7]_i_1_n_0 ),
        .Q(tmp_23_reg_5032[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1 
       (.I0(din0[0]),
        .I1(din2[0]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[0]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1 
       (.I0(din0[1]),
        .I1(din2[1]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[1]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1 
       (.I0(din0[2]),
        .I1(din2[2]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[2]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1 
       (.I0(din0[3]),
        .I1(din2[3]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[3]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1 
       (.I0(din0[4]),
        .I1(din2[4]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[4]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1 
       (.I0(din0[5]),
        .I1(din2[5]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[5]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1 
       (.I0(din0[6]),
        .I1(din2[6]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[6]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ),
        .Q(\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1 
       (.I0(din0[7]),
        .I1(din2[7]),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(din1[7]),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[1]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[2]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[3]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[4]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[5]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[6]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_5042_pp0_iter14_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_31_reg_5042_pp0_iter13_reg_reg[7]_srl2_n_0 ),
        .Q(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[0]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[0]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[0]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[1]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[1]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[1]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[2]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[2]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[2]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[3]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[3]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[3]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[4]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[4]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[4]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[5]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[5]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[5]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[6]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[6]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[6]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ),
        .Q(\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1 
       (.I0(\tmp_23_reg_5032[7]_i_4_n_0 ),
        .I1(\tmp_23_reg_5032[7]_i_2_n_0 ),
        .I2(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .I3(\tmp_23_reg_5032[7]_i_3_n_0 ),
        .I4(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .O(\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_i_1_n_0 ));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[1]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[2]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[3]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[4]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[5]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[6]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \tmp_35_reg_5047_pp0_iter14_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_35_reg_5047_pp0_iter13_reg_reg[7]_srl2_n_0 ),
        .Q(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \tmp_44_reg_4527_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U51_n_3),
        .Q(tmp_44_reg_4527[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_4527_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U51_n_2),
        .Q(tmp_44_reg_4527[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_4527_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U51_n_1),
        .Q(tmp_44_reg_4527[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_4527_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U51_n_0),
        .Q(tmp_44_reg_4527[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001555)) 
    tmp_45_reg_4517__3_i_2
       (.I0(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[3] ),
        .I1(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[2] ),
        .I2(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[0] ),
        .I3(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[1] ),
        .I4(\indvars_iv_next34_mid2_reg_4500_reg_n_0_[4] ),
        .O(tmp_45_reg_4517__3_i_2_n_0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_45_reg_4517_reg__2__0_n_0),
        .Q(\tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6 " *) 
  SRL16E \tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_45_reg_4517_reg__1__0_n_0),
        .Q(\tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6 " *) 
  SRL16E \tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_45_reg_4517_reg__0__0_n_0),
        .Q(\tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6 " *) 
  SRL16E \tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_45_reg_4517_reg__3_n_0),
        .Q(\tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0 ));
  FDRE \tmp_45_reg_4517_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_45_reg_4517_pp0_iter8_reg_reg[0]_srl6_n_0 ),
        .Q(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \tmp_45_reg_4517_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_45_reg_4517_pp0_iter8_reg_reg[1]_srl6_n_0 ),
        .Q(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \tmp_45_reg_4517_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_45_reg_4517_pp0_iter8_reg_reg[2]_srl6_n_0 ),
        .Q(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \tmp_45_reg_4517_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_45_reg_4517_pp0_iter8_reg_reg[3]_srl6_n_0 ),
        .Q(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE tmp_45_reg_4517_reg__0__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U48_n_1),
        .Q(tmp_45_reg_4517_reg__0__0_n_0),
        .R(1'b0));
  FDRE tmp_45_reg_4517_reg__1__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U48_n_2),
        .Q(tmp_45_reg_4517_reg__1__0_n_0),
        .R(1'b0));
  FDRE tmp_45_reg_4517_reg__2__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U48_n_3),
        .Q(tmp_45_reg_4517_reg__2__0_n_0),
        .R(1'b0));
  FDRE tmp_45_reg_4517_reg__3
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U48_n_0),
        .Q(tmp_45_reg_4517_reg__3_n_0),
        .R(1'b0));
  FDRE \tmp_46_reg_4532_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U52_n_3),
        .Q(tmp_46_reg_4532[0]),
        .R(1'b0));
  FDRE \tmp_46_reg_4532_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U52_n_2),
        .Q(tmp_46_reg_4532[1]),
        .R(1'b0));
  FDRE \tmp_46_reg_4532_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U52_n_1),
        .Q(tmp_46_reg_4532[2]),
        .R(1'b0));
  FDRE \tmp_46_reg_4532_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U52_n_0),
        .Q(tmp_46_reg_4532[3]),
        .R(1'b0));
  FDRE \tmp_47_reg_4589_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U56_n_3),
        .Q(tmp_47_reg_4589[0]),
        .R(1'b0));
  FDRE \tmp_47_reg_4589_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U56_n_2),
        .Q(tmp_47_reg_4589[1]),
        .R(1'b0));
  FDRE \tmp_47_reg_4589_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U56_n_1),
        .Q(tmp_47_reg_4589[2]),
        .R(1'b0));
  FDRE \tmp_47_reg_4589_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U56_n_0),
        .Q(tmp_47_reg_4589[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001555)) 
    tmp_51_reg_4522__3_i_2
       (.I0(add_ln61_reg_4512[3]),
        .I1(add_ln61_reg_4512[2]),
        .I2(add_ln61_reg_4512[0]),
        .I3(add_ln61_reg_4512[1]),
        .I4(add_ln61_reg_4512[4]),
        .O(tmp_51_reg_4522__3_i_2_n_0));
  FDRE \tmp_51_reg_4522_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0 ),
        .Q(tmp_51_reg_4522_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_4522_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0 ),
        .Q(tmp_51_reg_4522_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_4522_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0 ),
        .Q(tmp_51_reg_4522_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_4522_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0 ),
        .Q(tmp_51_reg_4522_pp0_iter10_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7 " *) 
  SRL16E \tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_51_reg_4522_reg__2__0_n_0),
        .Q(\tmp_51_reg_4522_pp0_iter9_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7 " *) 
  SRL16E \tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_51_reg_4522_reg__1__0_n_0),
        .Q(\tmp_51_reg_4522_pp0_iter9_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7 " *) 
  SRL16E \tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_51_reg_4522_reg__0__0_n_0),
        .Q(\tmp_51_reg_4522_pp0_iter9_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7 " *) 
  SRL16E \tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_51_reg_4522_reg__3_n_0),
        .Q(\tmp_51_reg_4522_pp0_iter9_reg_reg[3]_srl7_n_0 ));
  FDRE tmp_51_reg_4522_reg__0__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U50_n_1),
        .Q(tmp_51_reg_4522_reg__0__0_n_0),
        .R(1'b0));
  FDRE tmp_51_reg_4522_reg__1__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U50_n_2),
        .Q(tmp_51_reg_4522_reg__1__0_n_0),
        .R(1'b0));
  FDRE tmp_51_reg_4522_reg__2__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U50_n_3),
        .Q(tmp_51_reg_4522_reg__2__0_n_0),
        .R(1'b0));
  FDRE tmp_51_reg_4522_reg__3
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_5ns_7ns_11_1_1_U50_n_0),
        .Q(tmp_51_reg_4522_reg__3_n_0),
        .R(1'b0));
  FDRE \tmp_55_reg_4607_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in__0[0]),
        .Q(tmp_55_reg_4607[0]),
        .R(1'b0));
  FDRE \tmp_55_reg_4607_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in__0[1]),
        .Q(tmp_55_reg_4607[1]),
        .R(1'b0));
  FDRE \tmp_55_reg_4607_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in__0[2]),
        .Q(tmp_55_reg_4607[2]),
        .R(1'b0));
  FDRE \tmp_55_reg_4607_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in__0[3]),
        .Q(tmp_55_reg_4607[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[0]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [0]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [0]),
        .O(\tmp_5_reg_5117[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[0]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [0]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [0]),
        .O(\tmp_5_reg_5117[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[0]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [0]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [0]),
        .O(\tmp_5_reg_5117[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[0]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [0]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [0]),
        .O(\tmp_5_reg_5117[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[1]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [1]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [1]),
        .O(\tmp_5_reg_5117[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[1]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [1]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [1]),
        .O(\tmp_5_reg_5117[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[1]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [1]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [1]),
        .O(\tmp_5_reg_5117[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[1]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [1]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [1]),
        .O(\tmp_5_reg_5117[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[2]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [2]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [2]),
        .O(\tmp_5_reg_5117[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[2]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [2]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [2]),
        .O(\tmp_5_reg_5117[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[2]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [2]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [2]),
        .O(\tmp_5_reg_5117[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[2]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [2]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [2]),
        .O(\tmp_5_reg_5117[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[3]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [3]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [3]),
        .O(\tmp_5_reg_5117[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[3]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [3]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [3]),
        .O(\tmp_5_reg_5117[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[3]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [3]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [3]),
        .O(\tmp_5_reg_5117[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[3]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [3]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [3]),
        .O(\tmp_5_reg_5117[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[4]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [4]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [4]),
        .O(\tmp_5_reg_5117[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[4]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [4]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [4]),
        .O(\tmp_5_reg_5117[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[4]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [4]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [4]),
        .O(\tmp_5_reg_5117[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[4]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [4]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [4]),
        .O(\tmp_5_reg_5117[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[5]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [5]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [5]),
        .O(\tmp_5_reg_5117[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[5]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [5]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [5]),
        .O(\tmp_5_reg_5117[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[5]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [5]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [5]),
        .O(\tmp_5_reg_5117[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[5]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [5]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [5]),
        .O(\tmp_5_reg_5117[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[6]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [6]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [6]),
        .O(\tmp_5_reg_5117[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[6]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [6]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [6]),
        .O(\tmp_5_reg_5117[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[6]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [6]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [6]),
        .O(\tmp_5_reg_5117[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[6]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [6]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [6]),
        .O(\tmp_5_reg_5117[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[7]_i_4 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_0 [7]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_3 [7]),
        .O(\tmp_5_reg_5117[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[7]_i_5 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_4 [7]),
        .I1(\tmp_5_reg_5117_reg[7]_i_2_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_2_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_2_7 [7]),
        .O(\tmp_5_reg_5117[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[7]_i_6 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_0 [7]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_3 [7]),
        .O(\tmp_5_reg_5117[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_5_reg_5117[7]_i_7 
       (.I0(\tmp_5_reg_5117_reg[7]_i_3_4 [7]),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_5_reg_5117_reg[7]_i_3_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_5_reg_5117_reg[7]_i_3_7 [7]),
        .O(\tmp_5_reg_5117[7]_i_7_n_0 ));
  FDRE \tmp_5_reg_5117_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[0]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[0]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[0]_i_1 
       (.I0(\tmp_5_reg_5117_reg[0]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[0]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[0]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[0]_i_2 
       (.I0(\tmp_5_reg_5117[0]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[0]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[0]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[0]_i_3 
       (.I0(\tmp_5_reg_5117[0]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[0]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[0]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[1]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[1]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[1]_i_1 
       (.I0(\tmp_5_reg_5117_reg[1]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[1]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[1]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[1]_i_2 
       (.I0(\tmp_5_reg_5117[1]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[1]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[1]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[1]_i_3 
       (.I0(\tmp_5_reg_5117[1]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[1]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[1]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[2]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[2]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[2]_i_1 
       (.I0(\tmp_5_reg_5117_reg[2]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[2]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[2]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[2]_i_2 
       (.I0(\tmp_5_reg_5117[2]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[2]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[2]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[2]_i_3 
       (.I0(\tmp_5_reg_5117[2]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[2]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[2]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[3]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[3]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[3]_i_1 
       (.I0(\tmp_5_reg_5117_reg[3]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[3]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[3]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[3]_i_2 
       (.I0(\tmp_5_reg_5117[3]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[3]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[3]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[3]_i_3 
       (.I0(\tmp_5_reg_5117[3]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[3]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[3]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[4]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[4]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[4]_i_1 
       (.I0(\tmp_5_reg_5117_reg[4]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[4]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[4]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[4]_i_2 
       (.I0(\tmp_5_reg_5117[4]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[4]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[4]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[4]_i_3 
       (.I0(\tmp_5_reg_5117[4]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[4]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[4]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[5]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[5]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[5]_i_1 
       (.I0(\tmp_5_reg_5117_reg[5]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[5]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[5]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[5]_i_2 
       (.I0(\tmp_5_reg_5117[5]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[5]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[5]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[5]_i_3 
       (.I0(\tmp_5_reg_5117[5]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[5]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[5]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[6]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[6]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[6]_i_1 
       (.I0(\tmp_5_reg_5117_reg[6]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[6]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[6]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[6]_i_2 
       (.I0(\tmp_5_reg_5117[6]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[6]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[6]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[6]_i_3 
       (.I0(\tmp_5_reg_5117[6]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[6]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[6]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_5_reg_5117_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_5_reg_5117_reg[7]_i_1_n_0 ),
        .Q(tmp_5_reg_5117[7]),
        .R(1'b0));
  MUXF8 \tmp_5_reg_5117_reg[7]_i_1 
       (.I0(\tmp_5_reg_5117_reg[7]_i_2_n_0 ),
        .I1(\tmp_5_reg_5117_reg[7]_i_3_n_0 ),
        .O(\tmp_5_reg_5117_reg[7]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_5_reg_5117_reg[7]_i_2 
       (.I0(\tmp_5_reg_5117[7]_i_4_n_0 ),
        .I1(\tmp_5_reg_5117[7]_i_5_n_0 ),
        .O(\tmp_5_reg_5117_reg[7]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_5_reg_5117_reg[7]_i_3 
       (.I0(\tmp_5_reg_5117[7]_i_6_n_0 ),
        .I1(\tmp_5_reg_5117[7]_i_7_n_0 ),
        .O(\tmp_5_reg_5117_reg[7]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[0]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [0]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [0]),
        .O(\tmp_6_reg_5122[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[0]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [0]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [0]),
        .O(\tmp_6_reg_5122[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[0]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [0]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [0]),
        .O(\tmp_6_reg_5122[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[0]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [0]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [0]),
        .O(\tmp_6_reg_5122[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[1]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [1]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [1]),
        .O(\tmp_6_reg_5122[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[1]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [1]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [1]),
        .O(\tmp_6_reg_5122[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[1]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [1]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [1]),
        .O(\tmp_6_reg_5122[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[1]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [1]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [1]),
        .O(\tmp_6_reg_5122[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[2]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [2]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [2]),
        .O(\tmp_6_reg_5122[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[2]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [2]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [2]),
        .O(\tmp_6_reg_5122[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[2]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [2]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [2]),
        .O(\tmp_6_reg_5122[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[2]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [2]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [2]),
        .O(\tmp_6_reg_5122[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[3]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [3]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [3]),
        .O(\tmp_6_reg_5122[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[3]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [3]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [3]),
        .O(\tmp_6_reg_5122[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[3]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [3]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [3]),
        .O(\tmp_6_reg_5122[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[3]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [3]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [3]),
        .O(\tmp_6_reg_5122[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[4]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [4]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [4]),
        .O(\tmp_6_reg_5122[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[4]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [4]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [4]),
        .O(\tmp_6_reg_5122[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[4]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [4]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [4]),
        .O(\tmp_6_reg_5122[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[4]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [4]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [4]),
        .O(\tmp_6_reg_5122[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[5]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [5]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [5]),
        .O(\tmp_6_reg_5122[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[5]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [5]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [5]),
        .O(\tmp_6_reg_5122[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[5]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [5]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [5]),
        .O(\tmp_6_reg_5122[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[5]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [5]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [5]),
        .O(\tmp_6_reg_5122[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[6]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [6]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [6]),
        .O(\tmp_6_reg_5122[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[6]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [6]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [6]),
        .O(\tmp_6_reg_5122[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[6]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [6]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [6]),
        .O(\tmp_6_reg_5122[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[6]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [6]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [6]),
        .O(\tmp_6_reg_5122[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[7]_i_4 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_0 [7]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_3 [7]),
        .O(\tmp_6_reg_5122[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[7]_i_5 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_4 [7]),
        .I1(\tmp_6_reg_5122_reg[7]_i_2_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_2_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_2_7 [7]),
        .O(\tmp_6_reg_5122[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[7]_i_6 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_0 [7]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_3 [7]),
        .O(\tmp_6_reg_5122[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_5122[7]_i_7 
       (.I0(\tmp_6_reg_5122_reg[7]_i_3_4 [7]),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_6_reg_5122_reg[7]_i_3_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_6_reg_5122_reg[7]_i_3_7 [7]),
        .O(\tmp_6_reg_5122[7]_i_7_n_0 ));
  FDRE \tmp_6_reg_5122_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[0]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[0]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[0]_i_1 
       (.I0(\tmp_6_reg_5122_reg[0]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[0]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[0]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[0]_i_2 
       (.I0(\tmp_6_reg_5122[0]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[0]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[0]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[0]_i_3 
       (.I0(\tmp_6_reg_5122[0]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[0]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[0]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[1]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[1]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[1]_i_1 
       (.I0(\tmp_6_reg_5122_reg[1]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[1]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[1]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[1]_i_2 
       (.I0(\tmp_6_reg_5122[1]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[1]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[1]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[1]_i_3 
       (.I0(\tmp_6_reg_5122[1]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[1]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[1]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[2]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[2]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[2]_i_1 
       (.I0(\tmp_6_reg_5122_reg[2]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[2]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[2]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[2]_i_2 
       (.I0(\tmp_6_reg_5122[2]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[2]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[2]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[2]_i_3 
       (.I0(\tmp_6_reg_5122[2]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[2]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[2]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[3]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[3]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[3]_i_1 
       (.I0(\tmp_6_reg_5122_reg[3]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[3]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[3]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[3]_i_2 
       (.I0(\tmp_6_reg_5122[3]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[3]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[3]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[3]_i_3 
       (.I0(\tmp_6_reg_5122[3]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[3]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[3]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[4]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[4]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[4]_i_1 
       (.I0(\tmp_6_reg_5122_reg[4]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[4]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[4]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[4]_i_2 
       (.I0(\tmp_6_reg_5122[4]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[4]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[4]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[4]_i_3 
       (.I0(\tmp_6_reg_5122[4]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[4]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[4]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[5]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[5]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[5]_i_1 
       (.I0(\tmp_6_reg_5122_reg[5]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[5]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[5]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[5]_i_2 
       (.I0(\tmp_6_reg_5122[5]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[5]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[5]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[5]_i_3 
       (.I0(\tmp_6_reg_5122[5]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[5]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[5]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[6]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[6]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[6]_i_1 
       (.I0(\tmp_6_reg_5122_reg[6]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[6]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[6]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[6]_i_2 
       (.I0(\tmp_6_reg_5122[6]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[6]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[6]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[6]_i_3 
       (.I0(\tmp_6_reg_5122[6]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[6]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[6]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_6_reg_5122_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_6_reg_5122_reg[7]_i_1_n_0 ),
        .Q(tmp_6_reg_5122[7]),
        .R(1'b0));
  MUXF8 \tmp_6_reg_5122_reg[7]_i_1 
       (.I0(\tmp_6_reg_5122_reg[7]_i_2_n_0 ),
        .I1(\tmp_6_reg_5122_reg[7]_i_3_n_0 ),
        .O(\tmp_6_reg_5122_reg[7]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_6_reg_5122_reg[7]_i_2 
       (.I0(\tmp_6_reg_5122[7]_i_4_n_0 ),
        .I1(\tmp_6_reg_5122[7]_i_5_n_0 ),
        .O(\tmp_6_reg_5122_reg[7]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_6_reg_5122_reg[7]_i_3 
       (.I0(\tmp_6_reg_5122[7]_i_6_n_0 ),
        .I1(\tmp_6_reg_5122[7]_i_7_n_0 ),
        .O(\tmp_6_reg_5122_reg[7]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  LUT5 #(
    .INIT(32'hC0010303)) 
    tmp_product__0_carry__1_i_1__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .O(tmp_product__0_carry__1_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00001555)) 
    tmp_product__0_carry__1_i_1__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .O(tmp_product__0_carry__1_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hC0010303)) 
    tmp_product__0_carry__1_i_1__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .O(tmp_product__0_carry__1_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h00001555)) 
    tmp_product__0_carry__1_i_1__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .O(tmp_product__0_carry__1_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[0]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [0]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [0]),
        .O(\tmp_reg_5102[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[0]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [0]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [0]),
        .O(\tmp_reg_5102[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[0]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [0]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [0]),
        .O(\tmp_reg_5102[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[0]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [0]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [0]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [0]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [0]),
        .O(\tmp_reg_5102[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[1]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [1]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [1]),
        .O(\tmp_reg_5102[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[1]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [1]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [1]),
        .O(\tmp_reg_5102[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[1]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [1]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [1]),
        .O(\tmp_reg_5102[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[1]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [1]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [1]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [1]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [1]),
        .O(\tmp_reg_5102[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[2]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [2]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [2]),
        .O(\tmp_reg_5102[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[2]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [2]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [2]),
        .O(\tmp_reg_5102[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[2]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [2]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [2]),
        .O(\tmp_reg_5102[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[2]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [2]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [2]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [2]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [2]),
        .O(\tmp_reg_5102[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[3]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [3]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [3]),
        .O(\tmp_reg_5102[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[3]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [3]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [3]),
        .O(\tmp_reg_5102[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[3]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [3]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [3]),
        .O(\tmp_reg_5102[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[3]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [3]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [3]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [3]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [3]),
        .O(\tmp_reg_5102[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[4]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [4]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [4]),
        .O(\tmp_reg_5102[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[4]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [4]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [4]),
        .O(\tmp_reg_5102[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[4]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [4]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [4]),
        .O(\tmp_reg_5102[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[4]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [4]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [4]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [4]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [4]),
        .O(\tmp_reg_5102[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[5]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [5]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [5]),
        .O(\tmp_reg_5102[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[5]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [5]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [5]),
        .O(\tmp_reg_5102[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[5]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [5]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [5]),
        .O(\tmp_reg_5102[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[5]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [5]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [5]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [5]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [5]),
        .O(\tmp_reg_5102[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[6]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [6]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [6]),
        .O(\tmp_reg_5102[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[6]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [6]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [6]),
        .O(\tmp_reg_5102[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[6]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [6]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [6]),
        .O(\tmp_reg_5102[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[6]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [6]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [6]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [6]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [6]),
        .O(\tmp_reg_5102[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[7]_i_4 
       (.I0(\tmp_reg_5102_reg[7]_i_2_0 [7]),
        .I1(\tmp_reg_5102_reg[7]_i_2_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_3 [7]),
        .O(\tmp_reg_5102[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[7]_i_5 
       (.I0(\tmp_reg_5102_reg[7]_i_2_4 [7]),
        .I1(\tmp_reg_5102_reg[7]_i_2_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_2_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_2_7 [7]),
        .O(\tmp_reg_5102[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[7]_i_6 
       (.I0(\tmp_reg_5102_reg[7]_i_3_0 [7]),
        .I1(\tmp_reg_5102_reg[7]_i_3_1 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_2 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_3 [7]),
        .O(\tmp_reg_5102[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_5102[7]_i_7 
       (.I0(\tmp_reg_5102_reg[7]_i_3_4 [7]),
        .I1(\tmp_reg_5102_reg[7]_i_3_5 [7]),
        .I2(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .I3(\tmp_reg_5102_reg[7]_i_3_6 [7]),
        .I4(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .I5(\tmp_reg_5102_reg[7]_i_3_7 [7]),
        .O(\tmp_reg_5102[7]_i_7_n_0 ));
  FDRE \tmp_reg_5102_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[0]_i_1_n_0 ),
        .Q(tmp_reg_5102[0]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[0]_i_1 
       (.I0(\tmp_reg_5102_reg[0]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[0]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[0]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[0]_i_2 
       (.I0(\tmp_reg_5102[0]_i_4_n_0 ),
        .I1(\tmp_reg_5102[0]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[0]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[0]_i_3 
       (.I0(\tmp_reg_5102[0]_i_6_n_0 ),
        .I1(\tmp_reg_5102[0]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[0]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[1]_i_1_n_0 ),
        .Q(tmp_reg_5102[1]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[1]_i_1 
       (.I0(\tmp_reg_5102_reg[1]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[1]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[1]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[1]_i_2 
       (.I0(\tmp_reg_5102[1]_i_4_n_0 ),
        .I1(\tmp_reg_5102[1]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[1]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[1]_i_3 
       (.I0(\tmp_reg_5102[1]_i_6_n_0 ),
        .I1(\tmp_reg_5102[1]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[1]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[2]_i_1_n_0 ),
        .Q(tmp_reg_5102[2]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[2]_i_1 
       (.I0(\tmp_reg_5102_reg[2]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[2]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[2]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[2]_i_2 
       (.I0(\tmp_reg_5102[2]_i_4_n_0 ),
        .I1(\tmp_reg_5102[2]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[2]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[2]_i_3 
       (.I0(\tmp_reg_5102[2]_i_6_n_0 ),
        .I1(\tmp_reg_5102[2]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[2]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[3]_i_1_n_0 ),
        .Q(tmp_reg_5102[3]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[3]_i_1 
       (.I0(\tmp_reg_5102_reg[3]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[3]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[3]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[3]_i_2 
       (.I0(\tmp_reg_5102[3]_i_4_n_0 ),
        .I1(\tmp_reg_5102[3]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[3]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[3]_i_3 
       (.I0(\tmp_reg_5102[3]_i_6_n_0 ),
        .I1(\tmp_reg_5102[3]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[3]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[4]_i_1_n_0 ),
        .Q(tmp_reg_5102[4]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[4]_i_1 
       (.I0(\tmp_reg_5102_reg[4]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[4]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[4]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[4]_i_2 
       (.I0(\tmp_reg_5102[4]_i_4_n_0 ),
        .I1(\tmp_reg_5102[4]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[4]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[4]_i_3 
       (.I0(\tmp_reg_5102[4]_i_6_n_0 ),
        .I1(\tmp_reg_5102[4]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[4]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[5]_i_1_n_0 ),
        .Q(tmp_reg_5102[5]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[5]_i_1 
       (.I0(\tmp_reg_5102_reg[5]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[5]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[5]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[5]_i_2 
       (.I0(\tmp_reg_5102[5]_i_4_n_0 ),
        .I1(\tmp_reg_5102[5]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[5]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[5]_i_3 
       (.I0(\tmp_reg_5102[5]_i_6_n_0 ),
        .I1(\tmp_reg_5102[5]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[5]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[6]_i_1_n_0 ),
        .Q(tmp_reg_5102[6]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[6]_i_1 
       (.I0(\tmp_reg_5102_reg[6]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[6]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[6]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[6]_i_2 
       (.I0(\tmp_reg_5102[6]_i_4_n_0 ),
        .I1(\tmp_reg_5102[6]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[6]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[6]_i_3 
       (.I0(\tmp_reg_5102[6]_i_6_n_0 ),
        .I1(\tmp_reg_5102[6]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[6]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \tmp_reg_5102_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_5102_reg[7]_i_1_n_0 ),
        .Q(tmp_reg_5102[7]),
        .R(1'b0));
  MUXF8 \tmp_reg_5102_reg[7]_i_1 
       (.I0(\tmp_reg_5102_reg[7]_i_2_n_0 ),
        .I1(\tmp_reg_5102_reg[7]_i_3_n_0 ),
        .O(\tmp_reg_5102_reg[7]_i_1_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[3]));
  MUXF7 \tmp_reg_5102_reg[7]_i_2 
       (.I0(\tmp_reg_5102[7]_i_4_n_0 ),
        .I1(\tmp_reg_5102[7]_i_5_n_0 ),
        .O(\tmp_reg_5102_reg[7]_i_2_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  MUXF7 \tmp_reg_5102_reg[7]_i_3 
       (.I0(\tmp_reg_5102[7]_i_6_n_0 ),
        .I1(\tmp_reg_5102[7]_i_7_n_0 ),
        .O(\tmp_reg_5102_reg[7]_i_3_n_0 ),
        .S(trunc_ln53_reg_4542_pp0_iter13_reg[2]));
  FDRE \trunc_ln53_reg_4542_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_reg_4537[0]),
        .Q(trunc_ln53_reg_4542_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_reg_4537[1]),
        .Q(trunc_ln53_reg_4542_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_reg_4537[2]),
        .Q(trunc_ln53_reg_4542_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln53_2_reg_4537[3]),
        .Q(trunc_ln53_reg_4542_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter11_reg[0]),
        .Q(trunc_ln53_reg_4542_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter11_reg[1]),
        .Q(trunc_ln53_reg_4542_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter11_reg[2]),
        .Q(trunc_ln53_reg_4542_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter11_reg[3]),
        .Q(trunc_ln53_reg_4542_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter12_reg[0]),
        .Q(trunc_ln53_reg_4542_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter12_reg[1]),
        .Q(trunc_ln53_reg_4542_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter12_reg[2]),
        .Q(trunc_ln53_reg_4542_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_4542_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln53_reg_4542_pp0_iter12_reg[3]),
        .Q(trunc_ln53_reg_4542_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln54_reg_4562_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln54_reg_4562[0]),
        .Q(trunc_ln54_reg_4562_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln54_reg_4562_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln54_reg_4562[1]),
        .Q(trunc_ln54_reg_4562_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln54_reg_4562_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_5ns_3ns_2_9_1_U47_n_1),
        .Q(trunc_ln54_reg_4562[0]),
        .R(1'b0));
  FDRE \trunc_ln54_reg_4562_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_5ns_3ns_2_9_1_U47_n_0),
        .Q(trunc_ln54_reg_4562[1]),
        .R(1'b0));
  FDRE \trunc_ln55_reg_4594_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln55_reg_4594[0]),
        .Q(trunc_ln55_reg_4594_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln55_reg_4594_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln55_reg_4594[1]),
        .Q(trunc_ln55_reg_4594_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln55_reg_4594_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_5ns_3ns_2_9_1_U49_n_1),
        .Q(trunc_ln55_reg_4594[0]),
        .R(1'b0));
  FDRE \trunc_ln55_reg_4594_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_5ns_3ns_2_9_1_U49_n_0),
        .Q(trunc_ln55_reg_4594[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1 urem_5ns_3ns_2_9_1_U47
       (.D(select_ln54_reg_4505_pp0_iter7_reg[0]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_5ns_3ns_2_9_1_U47_n_0),
        .ap_clk_1(urem_5ns_3ns_2_9_1_U47_n_1),
        .select_ln54_reg_4505_pp0_iter4_reg(select_ln54_reg_4505_pp0_iter4_reg),
        .select_ln54_reg_4505_pp0_iter5_reg(select_ln54_reg_4505_pp0_iter5_reg),
        .select_ln54_reg_4505_pp0_iter6_reg(select_ln54_reg_4505_pp0_iter6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39 urem_5ns_3ns_2_9_1_U49
       (.ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_5ns_3ns_2_9_1_U49_n_0),
        .ap_clk_1(urem_5ns_3ns_2_9_1_U49_n_1),
        .j_2_mid2_reg_4493_pp0_iter4_reg(j_2_mid2_reg_4493_pp0_iter4_reg),
        .j_2_mid2_reg_4493_pp0_iter5_reg(j_2_mid2_reg_4493_pp0_iter5_reg),
        .j_2_mid2_reg_4493_pp0_iter6_reg(j_2_mid2_reg_4493_pp0_iter6_reg),
        .j_2_mid2_reg_4493_pp0_iter7_reg(j_2_mid2_reg_4493_pp0_iter7_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2
   (ap_enable_reg_pp0_iter11,
    \bus_wide_gen.ready_for_data__0 ,
    D,
    WEA,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[10]_3 ,
    \ap_CS_fsm_reg[10]_4 ,
    \ap_CS_fsm_reg[10]_5 ,
    \ap_CS_fsm_reg[10]_6 ,
    in_buf_3_ce0,
    ap_enable_reg_pp0_iter11_reg_0,
    \add_ln33_1_reg_626_reg[10]_0 ,
    \gmem_addr_read_reg_636_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    indvar_flatten12_fu_1182,
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
    gmem_0_RVALID,
    ap_rst_n,
    Q,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    gmem_0_ARREADY,
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0,
    \gmem_addr_read_reg_636_reg[7]_1 );
  output ap_enable_reg_pp0_iter11;
  output \bus_wide_gen.ready_for_data__0 ;
  output [1:0]D;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[10]_1 ;
  output [0:0]\ap_CS_fsm_reg[10]_2 ;
  output [0:0]\ap_CS_fsm_reg[10]_3 ;
  output [0:0]\ap_CS_fsm_reg[10]_4 ;
  output [0:0]\ap_CS_fsm_reg[10]_5 ;
  output [0:0]\ap_CS_fsm_reg[10]_6 ;
  output in_buf_3_ce0;
  output ap_enable_reg_pp0_iter11_reg_0;
  output [10:0]\add_ln33_1_reg_626_reg[10]_0 ;
  output [7:0]\gmem_addr_read_reg_636_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input indvar_flatten12_fu_1182;
  input grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg;
  input gmem_0_RVALID;
  input ap_rst_n;
  input [4:0]Q;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input gmem_0_ARREADY;
  input grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0;
  input [7:0]\gmem_addr_read_reg_636_reg[7]_1 ;

  wire [1:0]D;
  wire [6:0]P;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire [4:0]a_reg;
  wire [10:3]add_ln33_1_fu_491_p2;
  wire \add_ln33_1_reg_626[6]_i_2_n_0 ;
  wire \add_ln33_1_reg_626[6]_i_3_n_0 ;
  wire [10:0]\add_ln33_1_reg_626_reg[10]_0 ;
  wire \add_ln33_1_reg_626_reg[10]_i_1_n_1 ;
  wire \add_ln33_1_reg_626_reg[10]_i_1_n_2 ;
  wire \add_ln33_1_reg_626_reg[10]_i_1_n_3 ;
  wire \add_ln33_1_reg_626_reg[6]_i_1_n_0 ;
  wire \add_ln33_1_reg_626_reg[6]_i_1_n_1 ;
  wire \add_ln33_1_reg_626_reg[6]_i_1_n_2 ;
  wire \add_ln33_1_reg_626_reg[6]_i_1_n_3 ;
  wire [6:0]add_ln33_reg_621;
  wire \add_ln33_reg_621[6]_i_1_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0 ;
  wire \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0 ;
  wire and_ln29_fu_321_p2;
  wire and_ln29_reg_588;
  wire \and_ln29_reg_588[0]_i_2_n_0 ;
  wire \and_ln29_reg_588[0]_i_3_n_0 ;
  wire \and_ln29_reg_588[0]_i_4_n_0 ;
  wire \and_ln29_reg_588[0]_i_5_n_0 ;
  wire \and_ln29_reg_588[0]_i_6_n_0 ;
  wire \ap_CS_fsm[11]_i_2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[10]_1 ;
  wire [0:0]\ap_CS_fsm_reg[10]_2 ;
  wire [0:0]\ap_CS_fsm_reg[10]_3 ;
  wire [0:0]\ap_CS_fsm_reg[10]_4 ;
  wire [0:0]\ap_CS_fsm_reg[10]_5 ;
  wire [0:0]\ap_CS_fsm_reg[10]_6 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter10_reg_r_n_0;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter5_reg_gate_n_0;
  wire ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_reg_r_n_0;
  wire ap_enable_reg_pp0_iter8_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0;
  wire ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire c_fu_114;
  wire \c_fu_114[3]_i_1_n_0 ;
  wire \c_fu_114[4]_i_1_n_0 ;
  wire [4:0]c_fu_114_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire gmem_0_ARREADY;
  wire gmem_0_RVALID;
  wire [7:0]\gmem_addr_read_reg_636_reg[7]_0 ;
  wire [7:0]\gmem_addr_read_reg_636_reg[7]_1 ;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0;
  wire \i_fu_106[5]_i_2_n_0 ;
  wire \i_fu_106_reg_n_0_[0] ;
  wire \i_fu_106_reg_n_0_[1] ;
  wire \i_fu_106_reg_n_0_[2] ;
  wire \i_fu_106_reg_n_0_[3] ;
  wire \i_fu_106_reg_n_0_[4] ;
  wire \i_fu_106_reg_n_0_[5] ;
  wire icmp_ln30_fu_303_p2;
  wire icmp_ln30_reg_582;
  wire icmp_ln30_reg_582_pp0_iter10_reg;
  wire \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0 ;
  wire in_buf_3_ce0;
  wire indvar_flatten12_fu_118;
  wire indvar_flatten12_fu_1182;
  wire \indvar_flatten12_fu_118[0]_i_3_n_0 ;
  wire \indvar_flatten12_fu_118[0]_i_4_n_0 ;
  wire \indvar_flatten12_fu_118[0]_i_5_n_0 ;
  wire \indvar_flatten12_fu_118[0]_i_6_n_0 ;
  wire \indvar_flatten12_fu_118[0]_i_7_n_0 ;
  wire [14:0]indvar_flatten12_fu_118_reg;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_0 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_1 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_2 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_3 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_4 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_5 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_6 ;
  wire \indvar_flatten12_fu_118_reg[0]_i_2_n_7 ;
  wire \indvar_flatten12_fu_118_reg[12]_i_1_n_2 ;
  wire \indvar_flatten12_fu_118_reg[12]_i_1_n_3 ;
  wire \indvar_flatten12_fu_118_reg[12]_i_1_n_5 ;
  wire \indvar_flatten12_fu_118_reg[12]_i_1_n_6 ;
  wire \indvar_flatten12_fu_118_reg[12]_i_1_n_7 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_0 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_1 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_2 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_3 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_4 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_5 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_6 ;
  wire \indvar_flatten12_fu_118_reg[4]_i_1_n_7 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_0 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_1 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_2 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_3 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_4 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_5 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_6 ;
  wire \indvar_flatten12_fu_118_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_110[0]_i_2_n_0 ;
  wire \indvar_flatten_fu_110[0]_i_3_n_0 ;
  wire \indvar_flatten_fu_110[8]_i_2_n_0 ;
  wire [11:0]indvar_flatten_fu_110_reg;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_110_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_110_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_110_reg[8]_i_1_n_7 ;
  wire \j_fu_102[0]_i_1_n_0 ;
  wire \j_fu_102[1]_i_1_n_0 ;
  wire \j_fu_102[2]_i_1_n_0 ;
  wire \j_fu_102[3]_i_1_n_0 ;
  wire \j_fu_102[4]_i_1_n_0 ;
  wire \j_fu_102[4]_i_2_n_0 ;
  wire \j_fu_102[5]_i_3_n_0 ;
  wire \j_fu_102[5]_i_4_n_0 ;
  wire \j_fu_102_reg_n_0_[0] ;
  wire \j_fu_102_reg_n_0_[1] ;
  wire \j_fu_102_reg_n_0_[2] ;
  wire \j_fu_102_reg_n_0_[3] ;
  wire \j_fu_102_reg_n_0_[4] ;
  wire \j_fu_102_reg_n_0_[5] ;
  wire j_mid2_reg_593;
  wire [5:0]j_mid2_reg_593_reg;
  wire mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0;
  wire mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1;
  wire mul_6ns_8ns_13_1_1_U3_n_5;
  wire mul_6ns_8ns_13_1_1_U3_n_6;
  wire mul_6ns_8ns_13_1_1_U3_n_7;
  wire mul_6ns_8ns_13_1_1_U3_n_8;
  wire mul_6ns_8ns_13_1_1_U3_n_9;
  wire [2:0]select_ln29_1_fu_473_p3;
  wire [4:4]select_ln29_1_fu_473_p3__0;
  wire [5:0]select_ln30_fu_381_p3;
  wire [4:0]tmp_1_reg_606_pp0_iter3_reg;
  wire [4:0]tmp_1_reg_606_pp0_iter4_reg;
  wire tmp_1_reg_606_reg_n_100;
  wire tmp_1_reg_606_reg_n_101;
  wire tmp_1_reg_606_reg_n_102;
  wire tmp_1_reg_606_reg_n_103;
  wire tmp_1_reg_606_reg_n_104;
  wire tmp_1_reg_606_reg_n_105;
  wire tmp_1_reg_606_reg_n_98;
  wire tmp_1_reg_606_reg_n_99;
  wire [10:4]tmp_2_fu_484_p3;
  wire urem_6ns_3ns_2_10_1_U2_n_0;
  wire urem_6ns_3ns_2_10_1_U2_n_1;
  wire [1:0]urem_ln31_reg_631;
  wire [3:3]\NLW_add_ln33_1_reg_626_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten12_fu_118_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten12_fu_118_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_110_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_1_reg_606_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_1_reg_606_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_1_reg_606_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_1_reg_606_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_1_reg_606_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_1_reg_606_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_1_reg_606_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_1_reg_606_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_1_reg_606_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_tmp_1_reg_606_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_1_reg_606_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_1_reg_626[0]_i_1 
       (.I0(c_fu_114_reg[0]),
        .I1(icmp_ln30_reg_582_pp0_iter10_reg),
        .O(select_ln29_1_fu_473_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln33_1_reg_626[1]_i_1 
       (.I0(c_fu_114_reg[0]),
        .I1(icmp_ln30_reg_582_pp0_iter10_reg),
        .I2(c_fu_114_reg[1]),
        .O(select_ln29_1_fu_473_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln33_1_reg_626[2]_i_1 
       (.I0(c_fu_114_reg[1]),
        .I1(icmp_ln30_reg_582_pp0_iter10_reg),
        .I2(c_fu_114_reg[0]),
        .I3(c_fu_114_reg[2]),
        .O(select_ln29_1_fu_473_p3[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_1_reg_626[6]_i_2 
       (.I0(tmp_2_fu_484_p3[4]),
        .I1(select_ln29_1_fu_473_p3__0),
        .O(\add_ln33_1_reg_626[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln33_1_reg_626[6]_i_3 
       (.I0(c_fu_114_reg[2]),
        .I1(c_fu_114_reg[0]),
        .I2(icmp_ln30_reg_582_pp0_iter10_reg),
        .I3(c_fu_114_reg[1]),
        .I4(c_fu_114_reg[3]),
        .O(\add_ln33_1_reg_626[6]_i_3_n_0 ));
  FDRE \add_ln33_1_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln29_1_fu_473_p3[0]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[10]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_1_reg_626_reg[10]_i_1 
       (.CI(\add_ln33_1_reg_626_reg[6]_i_1_n_0 ),
        .CO({\NLW_add_ln33_1_reg_626_reg[10]_i_1_CO_UNCONNECTED [3],\add_ln33_1_reg_626_reg[10]_i_1_n_1 ,\add_ln33_1_reg_626_reg[10]_i_1_n_2 ,\add_ln33_1_reg_626_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln33_1_fu_491_p2[10:7]),
        .S(tmp_2_fu_484_p3[10:7]));
  FDRE \add_ln33_1_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln29_1_fu_473_p3[1]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln29_1_fu_473_p3[2]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[3]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[4]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[5]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[6]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_1_reg_626_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_1_reg_626_reg[6]_i_1_n_0 ,\add_ln33_1_reg_626_reg[6]_i_1_n_1 ,\add_ln33_1_reg_626_reg[6]_i_1_n_2 ,\add_ln33_1_reg_626_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_2_fu_484_p3[4],1'b0}),
        .O(add_ln33_1_fu_491_p2[6:3]),
        .S({tmp_2_fu_484_p3[6:5],\add_ln33_1_reg_626[6]_i_2_n_0 ,\add_ln33_1_reg_626[6]_i_3_n_0 }));
  FDRE \add_ln33_1_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[7]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[8]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \add_ln33_1_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(add_ln33_1_fu_491_p2[9]),
        .Q(\add_ln33_1_reg_626_reg[10]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln33_reg_621[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln33_reg_621[6]_i_1_n_0 ));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[4]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[5]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[6]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[7]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[8]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[9]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0 ),
        .Q(tmp_2_fu_484_p3[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[0]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[1]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[2]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[3]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[4]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[5]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3 " *) 
  SRL16E \add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(add_ln33_reg_621[6]),
        .Q(\add_ln33_reg_621_pp0_iter9_reg_reg[6]_srl3_n_0 ));
  FDRE \add_ln33_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[0]),
        .Q(add_ln33_reg_621[0]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[1]),
        .Q(add_ln33_reg_621[1]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[2]),
        .Q(add_ln33_reg_621[2]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[3]),
        .Q(add_ln33_reg_621[3]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[4]),
        .Q(add_ln33_reg_621[4]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[5]),
        .Q(add_ln33_reg_621[5]),
        .R(1'b0));
  FDRE \add_ln33_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln33_reg_621[6]_i_1_n_0 ),
        .D(P[6]),
        .Q(add_ln33_reg_621[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \and_ln29_reg_588[0]_i_1 
       (.I0(\and_ln29_reg_588[0]_i_2_n_0 ),
        .I1(indvar_flatten_fu_110_reg[10]),
        .I2(\and_ln29_reg_588[0]_i_3_n_0 ),
        .O(and_ln29_fu_321_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln29_reg_588[0]_i_2 
       (.I0(indvar_flatten_fu_110_reg[4]),
        .I1(indvar_flatten_fu_110_reg[3]),
        .I2(indvar_flatten_fu_110_reg[6]),
        .I3(indvar_flatten_fu_110_reg[5]),
        .I4(\and_ln29_reg_588[0]_i_4_n_0 ),
        .I5(indvar_flatten_fu_110_reg[0]),
        .O(\and_ln29_reg_588[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888000F88880000)) 
    \and_ln29_reg_588[0]_i_3 
       (.I0(\j_fu_102[4]_i_2_n_0 ),
        .I1(\and_ln29_reg_588[0]_i_5_n_0 ),
        .I2(\j_fu_102_reg_n_0_[1] ),
        .I3(\j_fu_102_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(\and_ln29_reg_588[0]_i_6_n_0 ),
        .O(\and_ln29_reg_588[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln29_reg_588[0]_i_4 
       (.I0(indvar_flatten_fu_110_reg[9]),
        .I1(indvar_flatten_fu_110_reg[11]),
        .I2(indvar_flatten_fu_110_reg[7]),
        .I3(indvar_flatten_fu_110_reg[8]),
        .I4(indvar_flatten_fu_110_reg[2]),
        .I5(indvar_flatten_fu_110_reg[1]),
        .O(\and_ln29_reg_588[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \and_ln29_reg_588[0]_i_5 
       (.I0(j_mid2_reg_593_reg[5]),
        .I1(j_mid2_reg_593_reg[4]),
        .I2(j_mid2_reg_593_reg[3]),
        .I3(j_mid2_reg_593_reg[2]),
        .O(\and_ln29_reg_588[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \and_ln29_reg_588[0]_i_6 
       (.I0(\j_fu_102_reg_n_0_[4] ),
        .I1(\j_fu_102_reg_n_0_[5] ),
        .I2(\j_fu_102_reg_n_0_[3] ),
        .I3(\j_fu_102_reg_n_0_[2] ),
        .O(\and_ln29_reg_588[0]_i_6_n_0 ));
  FDRE \and_ln29_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(and_ln29_fu_321_p2),
        .Q(and_ln29_reg_588),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter11_reg),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter11),
        .O(\ap_CS_fsm[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(gmem_0_RVALID),
        .O(ap_block_pp0_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_11001),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter10_reg_gate
       (.I0(ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter10_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter10_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter10_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFD2D202000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten12_fu_118[0]_i_3_n_0 ),
        .I4(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF222D00000000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten12_fu_118[0]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(indvar_flatten12_fu_1182),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter2_reg_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter5_reg_gate
       (.I0(ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .I1(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .O(ap_enable_reg_pp0_iter5_reg_gate_n_0));
  FDRE ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter4_reg_srl2___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter8_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter5_reg_gate_n_0),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter7_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(1'b1),
        .Q(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter8_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter7_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp0_iter9_reg_r
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_enable_reg_pp0_iter8_reg_r_n_0),
        .Q(ap_enable_reg_pp0_iter9_reg_r_n_0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(indvar_flatten12_fu_1182),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter9_reg_srl3___grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_enable_reg_pp0_iter9_reg_r_n_0));
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/ap_loop_exit_ready_pp0_iter10_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter10_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(indvar_flatten12_fu_1182),
        .CLK(ap_clk),
        .D(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_i_1
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten12_fu_118[0]_i_3_n_0 ),
        .O(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter11_reg_reg__0
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(ap_loop_exit_ready_pp0_iter10_reg_reg_srl9_n_0),
        .Q(ap_loop_exit_ready_pp0_iter11_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFA800A8FFFFFFFF)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(\bus_wide_gen.data_valid_reg_0 ),
        .I5(gmem_0_RVALID),
        .O(\bus_wide_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \c_fu_114[3]_i_1 
       (.I0(c_fu_114_reg[2]),
        .I1(c_fu_114_reg[0]),
        .I2(icmp_ln30_reg_582_pp0_iter10_reg),
        .I3(c_fu_114_reg[1]),
        .I4(c_fu_114_reg[3]),
        .O(\c_fu_114[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c_fu_114[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(\c_fu_114[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \c_fu_114[4]_i_2 
       (.I0(c_fu_114_reg[3]),
        .I1(c_fu_114_reg[1]),
        .I2(icmp_ln30_reg_582_pp0_iter10_reg),
        .I3(c_fu_114_reg[0]),
        .I4(c_fu_114_reg[2]),
        .I5(c_fu_114_reg[4]),
        .O(select_ln29_1_fu_473_p3__0));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(\c_fu_114[4]_i_1_n_0 ),
        .D(select_ln29_1_fu_473_p3[0]),
        .Q(c_fu_114_reg[0]),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(\c_fu_114[4]_i_1_n_0 ),
        .D(select_ln29_1_fu_473_p3[1]),
        .Q(c_fu_114_reg[1]),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(\c_fu_114[4]_i_1_n_0 ),
        .D(select_ln29_1_fu_473_p3[2]),
        .Q(c_fu_114_reg[2]),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(\c_fu_114[4]_i_1_n_0 ),
        .D(\c_fu_114[3]_i_1_n_0 ),
        .Q(c_fu_114_reg[3]),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(\c_fu_114[4]_i_1_n_0 ),
        .D(select_ln29_1_fu_473_p3__0),
        .Q(c_fu_114_reg[4]),
        .R(c_fu_114));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[3:1]),
        .SR(c_fu_114),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm[11]_i_2_n_0 ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter11_reg(ap_loop_exit_ready_pp0_iter11_reg),
        .ap_loop_init_int_reg_0(ap_enable_reg_pp0_iter11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\c_fu_114_reg[4] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .gmem_0_RVALID(gmem_0_RVALID),
        .grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \gmem_addr_read_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [0]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [1]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [2]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [3]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [4]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [5]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [6]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\gmem_addr_read_reg_636_reg[7]_1 [7]),
        .Q(\gmem_addr_read_reg_636_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF2FFFFF0000)) 
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten12_fu_118[0]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .O(ap_enable_reg_pp0_iter11_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_106[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(\i_fu_106[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[0]),
        .Q(\i_fu_106_reg_n_0_[0] ),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[1]),
        .Q(\i_fu_106_reg_n_0_[1] ),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[2]),
        .Q(\i_fu_106_reg_n_0_[2] ),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[3]),
        .Q(\i_fu_106_reg_n_0_[3] ),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[4]),
        .Q(\i_fu_106_reg_n_0_[4] ),
        .R(c_fu_114));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(\i_fu_106[5]_i_2_n_0 ),
        .D(select_ln30_fu_381_p3[5]),
        .Q(\i_fu_106_reg_n_0_[5] ),
        .R(c_fu_114));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \icmp_ln30_reg_582[0]_i_1 
       (.I0(\and_ln29_reg_588[0]_i_2_n_0 ),
        .I1(indvar_flatten_fu_110_reg[10]),
        .O(icmp_ln30_fu_303_p2));
  FDRE \icmp_ln30_reg_582_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0 ),
        .Q(icmp_ln30_reg_582_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/icmp_ln30_reg_582_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(indvar_flatten12_fu_1182),
        .CLK(ap_clk),
        .D(icmp_ln30_reg_582),
        .Q(\icmp_ln30_reg_582_pp0_iter9_reg_reg[0]_srl8_n_0 ));
  FDRE \icmp_ln30_reg_582_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(icmp_ln30_fu_303_p2),
        .Q(icmp_ln30_reg_582),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA200)) 
    \indvar_flatten12_fu_118[0]_i_1 
       (.I0(\indvar_flatten12_fu_118[0]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten12_fu_118));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \indvar_flatten12_fu_118[0]_i_3 
       (.I0(\indvar_flatten12_fu_118[0]_i_5_n_0 ),
        .I1(\indvar_flatten12_fu_118[0]_i_6_n_0 ),
        .I2(indvar_flatten12_fu_118_reg[14]),
        .I3(indvar_flatten12_fu_118_reg[13]),
        .I4(indvar_flatten12_fu_118_reg[0]),
        .I5(\indvar_flatten12_fu_118[0]_i_7_n_0 ),
        .O(\indvar_flatten12_fu_118[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten12_fu_118[0]_i_4 
       (.I0(indvar_flatten12_fu_118_reg[0]),
        .O(\indvar_flatten12_fu_118[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten12_fu_118[0]_i_5 
       (.I0(indvar_flatten12_fu_118_reg[6]),
        .I1(indvar_flatten12_fu_118_reg[5]),
        .I2(indvar_flatten12_fu_118_reg[8]),
        .I3(indvar_flatten12_fu_118_reg[7]),
        .O(\indvar_flatten12_fu_118[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten12_fu_118[0]_i_6 
       (.I0(indvar_flatten12_fu_118_reg[2]),
        .I1(indvar_flatten12_fu_118_reg[1]),
        .I2(indvar_flatten12_fu_118_reg[4]),
        .I3(indvar_flatten12_fu_118_reg[3]),
        .O(\indvar_flatten12_fu_118[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten12_fu_118[0]_i_7 
       (.I0(indvar_flatten12_fu_118_reg[10]),
        .I1(indvar_flatten12_fu_118_reg[9]),
        .I2(indvar_flatten12_fu_118_reg[12]),
        .I3(indvar_flatten12_fu_118_reg[11]),
        .O(\indvar_flatten12_fu_118[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten12_fu_118_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten12_fu_118_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten12_fu_118_reg[0]_i_2_n_0 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_1 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_2 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten12_fu_118_reg[0]_i_2_n_4 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_5 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_6 ,\indvar_flatten12_fu_118_reg[0]_i_2_n_7 }),
        .S({indvar_flatten12_fu_118_reg[3:1],\indvar_flatten12_fu_118[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten12_fu_118_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten12_fu_118_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten12_fu_118_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten12_fu_118_reg[12]_i_1 
       (.CI(\indvar_flatten12_fu_118_reg[8]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten12_fu_118_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten12_fu_118_reg[12]_i_1_n_2 ,\indvar_flatten12_fu_118_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten12_fu_118_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten12_fu_118_reg[12]_i_1_n_5 ,\indvar_flatten12_fu_118_reg[12]_i_1_n_6 ,\indvar_flatten12_fu_118_reg[12]_i_1_n_7 }),
        .S({1'b0,indvar_flatten12_fu_118_reg[14:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten12_fu_118_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten12_fu_118_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten12_fu_118_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten12_fu_118_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten12_fu_118_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten12_fu_118_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten12_fu_118_reg[4]_i_1 
       (.CI(\indvar_flatten12_fu_118_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten12_fu_118_reg[4]_i_1_n_0 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_1 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_2 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten12_fu_118_reg[4]_i_1_n_4 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_5 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_6 ,\indvar_flatten12_fu_118_reg[4]_i_1_n_7 }),
        .S(indvar_flatten12_fu_118_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten12_fu_118_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten12_fu_118_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten12_fu_118_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten12_fu_118_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten12_fu_118_reg[8]_i_1 
       (.CI(\indvar_flatten12_fu_118_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten12_fu_118_reg[8]_i_1_n_0 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_1 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_2 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten12_fu_118_reg[8]_i_1_n_4 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_5 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_6 ,\indvar_flatten12_fu_118_reg[8]_i_1_n_7 }),
        .S(indvar_flatten12_fu_118_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten12_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten12_fu_118_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten12_fu_118_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_110[0]_i_2 
       (.I0(\and_ln29_reg_588[0]_i_2_n_0 ),
        .I1(indvar_flatten_fu_110_reg[10]),
        .O(\indvar_flatten_fu_110[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_110[0]_i_3 
       (.I0(indvar_flatten_fu_110_reg[0]),
        .O(\indvar_flatten_fu_110[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_fu_110[8]_i_2 
       (.I0(\and_ln29_reg_588[0]_i_2_n_0 ),
        .I1(indvar_flatten_fu_110_reg[10]),
        .O(\indvar_flatten_fu_110[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_110_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_110_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_110_reg[0]_i_1_n_0 ,\indvar_flatten_fu_110_reg[0]_i_1_n_1 ,\indvar_flatten_fu_110_reg[0]_i_1_n_2 ,\indvar_flatten_fu_110_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvar_flatten_fu_110[0]_i_2_n_0 }),
        .O({\indvar_flatten_fu_110_reg[0]_i_1_n_4 ,\indvar_flatten_fu_110_reg[0]_i_1_n_5 ,\indvar_flatten_fu_110_reg[0]_i_1_n_6 ,\indvar_flatten_fu_110_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_110_reg[3:1],\indvar_flatten_fu_110[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_110_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_110_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_110_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_110_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_110_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_110_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_110_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_110_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_110_reg[4]_i_1_n_0 ,\indvar_flatten_fu_110_reg[4]_i_1_n_1 ,\indvar_flatten_fu_110_reg[4]_i_1_n_2 ,\indvar_flatten_fu_110_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_110_reg[4]_i_1_n_4 ,\indvar_flatten_fu_110_reg[4]_i_1_n_5 ,\indvar_flatten_fu_110_reg[4]_i_1_n_6 ,\indvar_flatten_fu_110_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_110_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_110_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_110_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_110_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_110_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_110_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_110_reg[4]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_110_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten_fu_110_reg[8]_i_1_n_1 ,\indvar_flatten_fu_110_reg[8]_i_1_n_2 ,\indvar_flatten_fu_110_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_110_reg[8]_i_1_n_4 ,\indvar_flatten_fu_110_reg[8]_i_1_n_5 ,\indvar_flatten_fu_110_reg[8]_i_1_n_6 ,\indvar_flatten_fu_110_reg[8]_i_1_n_7 }),
        .S({indvar_flatten_fu_110_reg[11],\indvar_flatten_fu_110[8]_i_2_n_0 ,indvar_flatten_fu_110_reg[9:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_118),
        .D(\indvar_flatten_fu_110_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_110_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT3 #(
    .INIT(8'h74)) 
    \j_fu_102[0]_i_1 
       (.I0(j_mid2_reg_593_reg[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\j_fu_102_reg_n_0_[0] ),
        .O(\j_fu_102[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_fu_102[1]_i_1 
       (.I0(j_mid2_reg_593_reg[0]),
        .I1(j_mid2_reg_593_reg[1]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\j_fu_102_reg_n_0_[1] ),
        .O(\j_fu_102[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \j_fu_102[2]_i_1 
       (.I0(j_mid2_reg_593_reg[1]),
        .I1(j_mid2_reg_593_reg[0]),
        .I2(j_mid2_reg_593_reg[2]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\j_fu_102_reg_n_0_[2] ),
        .O(\j_fu_102[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_fu_102[3]_i_1 
       (.I0(j_mid2_reg_593_reg[2]),
        .I1(j_mid2_reg_593_reg[0]),
        .I2(j_mid2_reg_593_reg[1]),
        .I3(j_mid2_reg_593_reg[3]),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(\j_fu_102_reg_n_0_[3] ),
        .O(\j_fu_102[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \j_fu_102[4]_i_1 
       (.I0(j_mid2_reg_593_reg[3]),
        .I1(\j_fu_102[4]_i_2_n_0 ),
        .I2(j_mid2_reg_593_reg[2]),
        .I3(j_mid2_reg_593_reg[4]),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(\j_fu_102_reg_n_0_[4] ),
        .O(\j_fu_102[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_102[4]_i_2 
       (.I0(j_mid2_reg_593_reg[0]),
        .I1(j_mid2_reg_593_reg[1]),
        .O(\j_fu_102[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD2FFD200)) 
    \j_fu_102[5]_i_3 
       (.I0(j_mid2_reg_593_reg[4]),
        .I1(\j_fu_102[5]_i_4_n_0 ),
        .I2(j_mid2_reg_593_reg[5]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(\j_fu_102_reg_n_0_[5] ),
        .O(\j_fu_102[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_fu_102[5]_i_4 
       (.I0(j_mid2_reg_593_reg[2]),
        .I1(j_mid2_reg_593_reg[0]),
        .I2(j_mid2_reg_593_reg[1]),
        .I3(j_mid2_reg_593_reg[3]),
        .O(\j_fu_102[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[0]_i_1_n_0 ),
        .Q(\j_fu_102_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[1]_i_1_n_0 ),
        .Q(\j_fu_102_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[2]_i_1_n_0 ),
        .Q(\j_fu_102_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[3]_i_1_n_0 ),
        .Q(\j_fu_102_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[4]_i_1_n_0 ),
        .Q(\j_fu_102_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[5]_i_3_n_0 ),
        .Q(\j_fu_102_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \j_mid2_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[0]_i_1_n_0 ),
        .Q(j_mid2_reg_593_reg[0]),
        .R(j_mid2_reg_593));
  FDRE \j_mid2_reg_593_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[1]_i_1_n_0 ),
        .Q(j_mid2_reg_593_reg[1]),
        .R(j_mid2_reg_593));
  FDRE \j_mid2_reg_593_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[2]_i_1_n_0 ),
        .Q(j_mid2_reg_593_reg[2]),
        .R(j_mid2_reg_593));
  FDRE \j_mid2_reg_593_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[3]_i_1_n_0 ),
        .Q(j_mid2_reg_593_reg[3]),
        .R(j_mid2_reg_593));
  FDRE \j_mid2_reg_593_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[4]_i_1_n_0 ),
        .Q(j_mid2_reg_593_reg[4]),
        .R(j_mid2_reg_593));
  FDRE \j_mid2_reg_593_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten12_fu_1182),
        .D(\j_fu_102[5]_i_3_n_0 ),
        .Q(j_mid2_reg_593_reg[5]),
        .R(j_mid2_reg_593));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1 mac_muladd_5ns_4ns_5ns_7_4_1_U5
       (.CO(mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0),
        .DI(mul_6ns_8ns_13_1_1_U3_n_7),
        .O(mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1),
        .Q(P),
        .S(mul_6ns_8ns_13_1_1_U3_n_9),
        .a_reg(a_reg),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\m_reg_reg[6] ({mul_6ns_8ns_13_1_1_U3_n_5,mul_6ns_8ns_13_1_1_U3_n_6}),
        .\m_reg_reg[6]_0 (mul_6ns_8ns_13_1_1_U3_n_8),
        .tmp_1_reg_606_pp0_iter4_reg(tmp_1_reg_606_pp0_iter4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1 mul_6ns_8ns_13_1_1_U3
       (.CO(mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_0),
        .D(select_ln30_fu_381_p3),
        .DI(mul_6ns_8ns_13_1_1_U3_n_7),
        .O(mac_muladd_5ns_4ns_5ns_7_4_1_U5_n_1),
        .S(mul_6ns_8ns_13_1_1_U3_n_9),
        .a_reg(a_reg),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .tmp_product_0({mul_6ns_8ns_13_1_1_U3_n_5,mul_6ns_8ns_13_1_1_U3_n_6}),
        .tmp_product_1(mul_6ns_8ns_13_1_1_U3_n_8));
  LUT5 #(
    .INIT(32'h8B888888)) 
    ram_reg_i_1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_in_buf_3_ce0),
        .I1(Q[4]),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(Q[2]),
        .O(in_buf_3_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0));
  FDRE \tmp_1_reg_606_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(tmp_1_reg_606_pp0_iter3_reg[0]),
        .Q(tmp_1_reg_606_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_606_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(tmp_1_reg_606_pp0_iter3_reg[1]),
        .Q(tmp_1_reg_606_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_606_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(tmp_1_reg_606_pp0_iter3_reg[2]),
        .Q(tmp_1_reg_606_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_606_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(tmp_1_reg_606_pp0_iter3_reg[3]),
        .Q(tmp_1_reg_606_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_606_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(tmp_1_reg_606_pp0_iter3_reg[4]),
        .Q(tmp_1_reg_606_pp0_iter4_reg[4]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_1_reg_606_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\j_fu_102[5]_i_3_n_0 ,\j_fu_102[4]_i_1_n_0 ,\j_fu_102[3]_i_1_n_0 ,\j_fu_102[2]_i_1_n_0 ,\j_fu_102[1]_i_1_n_0 ,\j_fu_102[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_1_reg_606_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_1_reg_606_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_1_reg_606_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_1_reg_606_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten12_fu_1182),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CEP(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_1_reg_606_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_1_reg_606_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_1_reg_606_reg_P_UNCONNECTED[47:13],tmp_1_reg_606_pp0_iter3_reg,tmp_1_reg_606_reg_n_98,tmp_1_reg_606_reg_n_99,tmp_1_reg_606_reg_n_100,tmp_1_reg_606_reg_n_101,tmp_1_reg_606_reg_n_102,tmp_1_reg_606_reg_n_103,tmp_1_reg_606_reg_n_104,tmp_1_reg_606_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_1_reg_606_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_1_reg_606_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_1_reg_606_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(j_mid2_reg_593),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_1_reg_606_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hF4F400F4)) 
    tmp_1_reg_606_reg_i_1
       (.I0(\and_ln29_reg_588[0]_i_2_n_0 ),
        .I1(indvar_flatten_fu_110_reg[10]),
        .I2(\and_ln29_reg_588[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(gmem_0_RVALID),
        .O(j_mid2_reg_593));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1 urem_6ns_3ns_2_10_1_U2
       (.Q(j_mid2_reg_593_reg),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_6ns_3ns_2_10_1_U2_n_0),
        .ap_clk_1(urem_6ns_3ns_2_10_1_U2_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24 urem_6ns_3ns_2_10_1_U4
       (.D(select_ln30_fu_381_p3),
        .Q(Q[2]),
        .WEA(WEA),
        .and_ln29_reg_588(and_ln29_reg_588),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_1 (\ap_CS_fsm_reg[10]_1 ),
        .\ap_CS_fsm_reg[10]_2 (\ap_CS_fsm_reg[10]_2 ),
        .\ap_CS_fsm_reg[10]_3 (\ap_CS_fsm_reg[10]_3 ),
        .\ap_CS_fsm_reg[10]_4 (\ap_CS_fsm_reg[10]_4 ),
        .\ap_CS_fsm_reg[10]_5 (\ap_CS_fsm_reg[10]_5 ),
        .\ap_CS_fsm_reg[10]_6 (\ap_CS_fsm_reg[10]_6 ),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0),
        .icmp_ln30_reg_582(icmp_ln30_reg_582),
        .\loop[4].dividend_tmp_reg[5][5]__0 (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .tmp_product({\i_fu_106_reg_n_0_[5] ,\i_fu_106_reg_n_0_[4] ,\i_fu_106_reg_n_0_[3] ,\i_fu_106_reg_n_0_[2] ,\i_fu_106_reg_n_0_[1] ,\i_fu_106_reg_n_0_[0] }),
        .urem_ln31_reg_631(urem_ln31_reg_631));
  FDRE \urem_ln31_reg_631_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(urem_6ns_3ns_2_10_1_U2_n_1),
        .Q(urem_ln31_reg_631[0]),
        .R(1'b0));
  FDRE \urem_ln31_reg_631_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(urem_6ns_3ns_2_10_1_U2_n_0),
        .Q(urem_ln31_reg_631[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4
   (D,
    p_0_in,
    p_0_in__0,
    p_0_in__1,
    p_0_in__2,
    p_0_in__3,
    p_0_in__4,
    p_0_in__5,
    p_0_in__6,
    p_0_in__7,
    p_0_in__8,
    p_0_in__9,
    p_0_in__10,
    p_0_in__11,
    p_0_in__12,
    p_0_in__13,
    p_0_in__14,
    w_buf_address0,
    E,
    \ap_CS_fsm_reg[19] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[20] ,
    w_buf_d0,
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    gmem_0_RVALID,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem_0_RDATA,
    ap_rst_n);
  output [1:0]D;
  output p_0_in;
  output p_0_in__0;
  output p_0_in__1;
  output p_0_in__2;
  output p_0_in__3;
  output p_0_in__4;
  output p_0_in__5;
  output p_0_in__6;
  output p_0_in__7;
  output p_0_in__8;
  output p_0_in__9;
  output p_0_in__10;
  output p_0_in__11;
  output p_0_in__12;
  output p_0_in__13;
  output p_0_in__14;
  output [2:0]w_buf_address0;
  output [0:0]E;
  output \ap_CS_fsm_reg[19] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [7:0]w_buf_d0;
  input grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg;
  input [6:0]Q;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input gmem_0_RVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]m_axi_gmem_0_RDATA;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [7:0]add_ln41_1_fu_395_p2;
  wire [1:0]add_ln43_fu_536_p2;
  wire \ap_CS_fsm_reg[19] ;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]c_fu_134_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire gmem_0_RVALID;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg;
  wire [1:0]i_fu_126;
  wire icmp_ln41_fu_389_p2;
  wire \icmp_ln41_reg_656_reg_n_0_[0] ;
  wire \indvar_flatten19_fu_130[0]_i_1_n_0 ;
  wire \indvar_flatten19_fu_130[1]_i_1_n_0 ;
  wire \indvar_flatten19_fu_130[2]_i_1_n_0 ;
  wire \indvar_flatten19_fu_130[3]_i_1_n_0 ;
  wire [3:0]indvar_flatten19_fu_130_reg;
  wire indvar_flatten32_fu_13811_out;
  wire \indvar_flatten32_fu_138_reg_n_0_[0] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[1] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[2] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[3] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[4] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[5] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[6] ;
  wire \indvar_flatten32_fu_138_reg_n_0_[7] ;
  wire [1:0]j_1_mid2_fu_482_p3;
  wire [1:0]j_1_mid2_reg_665;
  wire [1:0]j_fu_122;
  wire \j_fu_122[1]_i_2_n_0 ;
  wire [7:0]m_axi_gmem_0_RDATA;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__10;
  wire p_0_in__11;
  wire p_0_in__12;
  wire p_0_in__13;
  wire p_0_in__14;
  wire p_0_in__2;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire p_0_in__6;
  wire p_0_in__7;
  wire p_0_in__8;
  wire p_0_in__9;
  wire [3:2]p_shl_fu_579_p3;
  wire \q0[7]_i_2_n_0 ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire ram_reg_0_15_0_0_i_10_n_0;
  wire ram_reg_0_15_0_0_i_11_n_0;
  wire ram_reg_0_15_0_0_i_9_n_0;
  wire [3:0]select_ln41_1_fu_462_p3;
  wire [1:0]select_ln42_fu_490_p3;
  wire [3:0]trunc_ln41_reg_676;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_11001),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAABA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I1(gmem_0_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h0000C800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_rst_n),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln41_1_fu_462_p3[0]),
        .Q(c_fu_134_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln41_1_fu_462_p3[1]),
        .Q(c_fu_134_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln41_1_fu_462_p3[2]),
        .Q(c_fu_134_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln41_1_fu_462_p3[3]),
        .Q(c_fu_134_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(Q[1:0]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_3),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_0_RVALID(gmem_0_RVALID),
        .grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready),
        .grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .icmp_ln41_fu_389_p2(icmp_ln41_fu_389_p2),
        .\indvar_flatten19_fu_130_reg[0] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .\indvar_flatten32_fu_138_reg[5] (add_ln41_1_fu_395_p2),
        .\indvar_flatten32_fu_138_reg[7] ({\indvar_flatten32_fu_138_reg_n_0_[7] ,\indvar_flatten32_fu_138_reg_n_0_[6] ,\indvar_flatten32_fu_138_reg_n_0_[5] ,\indvar_flatten32_fu_138_reg_n_0_[4] ,\indvar_flatten32_fu_138_reg_n_0_[3] ,\indvar_flatten32_fu_138_reg_n_0_[2] ,\indvar_flatten32_fu_138_reg_n_0_[1] ,\indvar_flatten32_fu_138_reg_n_0_[0] }));
  FDRE \gmem_addr_read_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[0]),
        .Q(w_buf_d0[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[1]),
        .Q(w_buf_d0[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[2]),
        .Q(w_buf_d0[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[3]),
        .Q(w_buf_d0[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[4]),
        .Q(w_buf_d0[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[5]),
        .Q(w_buf_d0[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[6]),
        .Q(w_buf_d0[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(m_axi_gmem_0_RDATA[7]),
        .Q(w_buf_d0[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \i_fu_126[0]_i_1 
       (.I0(i_fu_126[0]),
        .I1(p_0_in_0),
        .I2(j_fu_122[0]),
        .I3(j_fu_122[1]),
        .O(select_ln42_fu_490_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \i_fu_126[1]_i_1 
       (.I0(i_fu_126[0]),
        .I1(j_fu_122[1]),
        .I2(j_fu_122[0]),
        .I3(p_0_in_0),
        .I4(i_fu_126[1]),
        .O(select_ln42_fu_490_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \i_fu_126[1]_i_2 
       (.I0(indvar_flatten19_fu_130_reg[2]),
        .I1(indvar_flatten19_fu_130_reg[1]),
        .I2(indvar_flatten19_fu_130_reg[3]),
        .I3(indvar_flatten19_fu_130_reg[0]),
        .O(p_0_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln42_fu_490_p3[0]),
        .Q(i_fu_126[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(select_ln42_fu_490_p3[1]),
        .Q(i_fu_126[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT3 #(
    .INIT(8'hFB)) 
    \icmp_ln41_reg_656[0]_i_1 
       (.I0(gmem_0_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .O(indvar_flatten32_fu_13811_out));
  FDRE \icmp_ln41_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten32_fu_13811_out),
        .D(icmp_ln41_fu_389_p2),
        .Q(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    \indvar_flatten19_fu_130[0]_i_1 
       (.I0(indvar_flatten19_fu_130_reg[3]),
        .I1(indvar_flatten19_fu_130_reg[1]),
        .I2(indvar_flatten19_fu_130_reg[2]),
        .I3(indvar_flatten19_fu_130_reg[0]),
        .O(\indvar_flatten19_fu_130[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h5A52)) 
    \indvar_flatten19_fu_130[1]_i_1 
       (.I0(indvar_flatten19_fu_130_reg[0]),
        .I1(indvar_flatten19_fu_130_reg[3]),
        .I2(indvar_flatten19_fu_130_reg[1]),
        .I3(indvar_flatten19_fu_130_reg[2]),
        .O(\indvar_flatten19_fu_130[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten19_fu_130[2]_i_1 
       (.I0(indvar_flatten19_fu_130_reg[0]),
        .I1(indvar_flatten19_fu_130_reg[1]),
        .I2(indvar_flatten19_fu_130_reg[2]),
        .O(\indvar_flatten19_fu_130[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h6CC4)) 
    \indvar_flatten19_fu_130[3]_i_1 
       (.I0(indvar_flatten19_fu_130_reg[0]),
        .I1(indvar_flatten19_fu_130_reg[3]),
        .I2(indvar_flatten19_fu_130_reg[1]),
        .I3(indvar_flatten19_fu_130_reg[2]),
        .O(\indvar_flatten19_fu_130[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten19_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(\indvar_flatten19_fu_130[0]_i_1_n_0 ),
        .Q(indvar_flatten19_fu_130_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten19_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(\indvar_flatten19_fu_130[1]_i_1_n_0 ),
        .Q(indvar_flatten19_fu_130_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten19_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(\indvar_flatten19_fu_130[2]_i_1_n_0 ),
        .Q(indvar_flatten19_fu_130_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten19_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(\indvar_flatten19_fu_130[3]_i_1_n_0 ),
        .Q(indvar_flatten19_fu_130_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[0]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[1]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[2]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[3]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[4]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[5]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[6]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten32_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln41_1_fu_395_p2[7]),
        .Q(\indvar_flatten32_fu_138_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  LUT6 #(
    .INIT(64'h4444444444440444)) 
    \j_1_mid2_reg_665[0]_i_1 
       (.I0(j_fu_122[1]),
        .I1(j_fu_122[0]),
        .I2(indvar_flatten19_fu_130_reg[0]),
        .I3(indvar_flatten19_fu_130_reg[3]),
        .I4(indvar_flatten19_fu_130_reg[1]),
        .I5(indvar_flatten19_fu_130_reg[2]),
        .O(j_1_mid2_fu_482_p3[0]));
  LUT6 #(
    .INIT(64'h2222222222220222)) 
    \j_1_mid2_reg_665[1]_i_1 
       (.I0(j_fu_122[1]),
        .I1(j_fu_122[0]),
        .I2(indvar_flatten19_fu_130_reg[0]),
        .I3(indvar_flatten19_fu_130_reg[3]),
        .I4(indvar_flatten19_fu_130_reg[1]),
        .I5(indvar_flatten19_fu_130_reg[2]),
        .O(j_1_mid2_fu_482_p3[1]));
  FDRE \j_1_mid2_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(j_1_mid2_fu_482_p3[0]),
        .Q(j_1_mid2_reg_665[0]),
        .R(1'b0));
  FDRE \j_1_mid2_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(j_1_mid2_fu_482_p3[1]),
        .Q(j_1_mid2_reg_665[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000FFFF)) 
    \j_fu_122[0]_i_1 
       (.I0(indvar_flatten19_fu_130_reg[2]),
        .I1(indvar_flatten19_fu_130_reg[1]),
        .I2(indvar_flatten19_fu_130_reg[3]),
        .I3(indvar_flatten19_fu_130_reg[0]),
        .I4(j_fu_122[0]),
        .I5(j_fu_122[1]),
        .O(add_ln43_fu_536_p2[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_122[1]_i_2 
       (.I0(\icmp_ln41_reg_656_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(\j_fu_122[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFFFEFFF0000)) 
    \j_fu_122[1]_i_3 
       (.I0(indvar_flatten19_fu_130_reg[2]),
        .I1(indvar_flatten19_fu_130_reg[1]),
        .I2(indvar_flatten19_fu_130_reg[3]),
        .I3(indvar_flatten19_fu_130_reg[0]),
        .I4(j_fu_122[0]),
        .I5(j_fu_122[1]),
        .O(add_ln43_fu_536_p2[1]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(add_ln43_fu_536_p2[0]),
        .Q(j_fu_122[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_122[1]_i_2_n_0 ),
        .D(add_ln43_fu_536_p2[1]),
        .Q(j_fu_122[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT6 #(
    .INIT(64'hAAFFAAFFAAFFAAFE)) 
    \q0[7]_i_1 
       (.I0(\q0[7]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\q0_reg[7] ),
        .I5(\q0_reg[7]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[7]_i_2 
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .O(\q0[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_0_15_0_0_i_1
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[1]),
        .I3(trunc_ln41_reg_676[3]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h2DD2FFFF2DD20000)) 
    ram_reg_0_15_0_0_i_10
       (.I0(p_shl_fu_579_p3[2]),
        .I1(j_1_mid2_reg_665[0]),
        .I2(p_shl_fu_579_p3[3]),
        .I3(j_1_mid2_reg_665[1]),
        .I4(Q[1]),
        .I5(Q[6]),
        .O(ram_reg_0_15_0_0_i_10_n_0));
  LUT4 #(
    .INIT(16'hDD4D)) 
    ram_reg_0_15_0_0_i_11
       (.I0(p_shl_fu_579_p3[3]),
        .I1(j_1_mid2_reg_665[1]),
        .I2(p_shl_fu_579_p3[2]),
        .I3(j_1_mid2_reg_665[0]),
        .O(ram_reg_0_15_0_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[3]),
        .I5(trunc_ln41_reg_676[2]),
        .O(p_0_in__0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[3]),
        .I3(trunc_ln41_reg_676[2]),
        .I4(trunc_ln41_reg_676[1]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_15_0_0_i_1__10
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[3]),
        .O(p_0_in__10));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_15_0_0_i_1__11
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[3]),
        .I3(trunc_ln41_reg_676[2]),
        .I4(trunc_ln41_reg_676[1]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__11));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_0_15_0_0_i_1__12
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[3]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[1]),
        .O(p_0_in__12));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_0_15_0_0_i_1__13
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[3]),
        .I3(trunc_ln41_reg_676[2]),
        .I4(trunc_ln41_reg_676[1]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__13));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_0_15_0_0_i_1__14
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[3]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[1]),
        .O(p_0_in__14));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[3]),
        .O(p_0_in__2));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[1]),
        .I3(trunc_ln41_reg_676[2]),
        .I4(trunc_ln41_reg_676[3]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__3));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_15_0_0_i_1__4
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[3]),
        .O(p_0_in__4));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_15_0_0_i_1__5
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[2]),
        .I3(trunc_ln41_reg_676[3]),
        .I4(trunc_ln41_reg_676[1]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_15_0_0_i_1__6
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[3]),
        .I5(trunc_ln41_reg_676[2]),
        .O(p_0_in__6));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_15_0_0_i_1__7
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[1]),
        .I3(trunc_ln41_reg_676[3]),
        .I4(trunc_ln41_reg_676[2]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__7));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_15_0_0_i_1__8
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[0]),
        .I3(trunc_ln41_reg_676[1]),
        .I4(trunc_ln41_reg_676[3]),
        .I5(trunc_ln41_reg_676[2]),
        .O(p_0_in__8));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_15_0_0_i_1__9
       (.I0(Q[1]),
        .I1(ram_reg_0_15_0_0_i_9_n_0),
        .I2(trunc_ln41_reg_676[3]),
        .I3(trunc_ln41_reg_676[2]),
        .I4(trunc_ln41_reg_676[1]),
        .I5(trunc_ln41_reg_676[0]),
        .O(p_0_in__9));
  LUT6 #(
    .INIT(64'h6F6F6F6F6F6F6F60)) 
    ram_reg_0_15_0_0_i_2
       (.I0(j_1_mid2_reg_665[0]),
        .I1(p_shl_fu_579_p3[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(w_buf_address0[0]));
  LUT5 #(
    .INIT(32'hAAAAAAFE)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ram_reg_0_15_0_0_i_10_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .O(w_buf_address0[1]));
  LUT5 #(
    .INIT(32'hF00FEEEE)) 
    ram_reg_0_15_0_0_i_4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(ram_reg_0_15_0_0_i_11_n_0),
        .I3(p_shl_fu_579_p3[2]),
        .I4(Q[1]),
        .O(w_buf_address0[2]));
  LUT4 #(
    .INIT(16'h8880)) 
    ram_reg_0_15_0_0_i_5
       (.I0(Q[1]),
        .I1(p_shl_fu_579_p3[3]),
        .I2(j_1_mid2_reg_665[1]),
        .I3(p_shl_fu_579_p3[2]),
        .O(\ap_CS_fsm_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_9
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_15_0_0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln42_reg_670[1]_i_1 
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage0_subdone_grp0_done_reg));
  FDRE \select_ln42_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln42_fu_490_p3[0]),
        .Q(p_shl_fu_579_p3[2]),
        .R(1'b0));
  FDRE \select_ln42_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln42_fu_490_p3[1]),
        .Q(p_shl_fu_579_p3[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hAAAAAA6A)) 
    \trunc_ln41_reg_676[0]_i_1 
       (.I0(c_fu_134_reg[0]),
        .I1(indvar_flatten19_fu_130_reg[0]),
        .I2(indvar_flatten19_fu_130_reg[3]),
        .I3(indvar_flatten19_fu_130_reg[1]),
        .I4(indvar_flatten19_fu_130_reg[2]),
        .O(select_ln41_1_fu_462_p3[0]));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \trunc_ln41_reg_676[1]_i_1 
       (.I0(c_fu_134_reg[0]),
        .I1(indvar_flatten19_fu_130_reg[2]),
        .I2(indvar_flatten19_fu_130_reg[1]),
        .I3(indvar_flatten19_fu_130_reg[3]),
        .I4(indvar_flatten19_fu_130_reg[0]),
        .I5(c_fu_134_reg[1]),
        .O(select_ln41_1_fu_462_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \trunc_ln41_reg_676[2]_i_1 
       (.I0(p_0_in_0),
        .I1(c_fu_134_reg[0]),
        .I2(c_fu_134_reg[1]),
        .I3(c_fu_134_reg[2]),
        .O(select_ln41_1_fu_462_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \trunc_ln41_reg_676[3]_i_1 
       (.I0(c_fu_134_reg[1]),
        .I1(c_fu_134_reg[0]),
        .I2(p_0_in_0),
        .I3(c_fu_134_reg[2]),
        .I4(c_fu_134_reg[3]),
        .O(select_ln41_1_fu_462_p3[3]));
  FDRE \trunc_ln41_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln41_1_fu_462_p3[0]),
        .Q(trunc_ln41_reg_676[0]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln41_1_fu_462_p3[1]),
        .Q(trunc_ln41_reg_676[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln41_1_fu_462_p3[2]),
        .Q(trunc_ln41_reg_676[2]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(select_ln41_1_fu_462_p3[3]),
        .Q(trunc_ln41_reg_676[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init
   (D,
    ap_block_pp0_stage0_11001,
    SR,
    E,
    icmp_ln41_fu_389_p2,
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg,
    \ap_CS_fsm_reg[19] ,
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready,
    \indvar_flatten32_fu_138_reg[5] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg,
    Q,
    \indvar_flatten19_fu_130_reg[0] ,
    gmem_0_RVALID,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_0,
    \indvar_flatten32_fu_138_reg[7] ,
    ap_rst_n);
  output [1:0]D;
  output ap_block_pp0_stage0_11001;
  output [0:0]SR;
  output [0:0]E;
  output icmp_ln41_fu_389_p2;
  output [0:0]grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg;
  output \ap_CS_fsm_reg[19] ;
  output grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready;
  output [7:0]\indvar_flatten32_fu_138_reg[5] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg;
  input [1:0]Q;
  input \indvar_flatten19_fu_130_reg[0] ;
  input gmem_0_RVALID;
  input ap_enable_reg_pp0_iter1;
  input ap_done_cache_reg_0;
  input [7:0]\indvar_flatten32_fu_138_reg[7] ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_0_RVALID;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready;
  wire grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg;
  wire [0:0]grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg;
  wire icmp_ln41_fu_389_p2;
  wire \icmp_ln41_reg_656[0]_i_3_n_0 ;
  wire \indvar_flatten19_fu_130_reg[0] ;
  wire \indvar_flatten32_fu_138[6]_i_2_n_0 ;
  wire \indvar_flatten32_fu_138[7]_i_4_n_0 ;
  wire [7:0]\indvar_flatten32_fu_138_reg[5] ;
  wire [7:0]\indvar_flatten32_fu_138_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1__0
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_RVALID),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'hFB00FFFFFB00FB00)) 
    ap_done_cache_i_1__0
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_RVALID),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln41_fu_389_p2),
        .I1(ap_done_cache_reg_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_0_RVALID),
        .I4(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .O(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAEEEEEEEE)) 
    grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_done_cache_reg_0),
        .I5(icmp_ln41_fu_389_p2),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCD)) 
    \icmp_ln41_reg_656[0]_i_2 
       (.I0(\indvar_flatten32_fu_138_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\indvar_flatten32_fu_138_reg[7] [0]),
        .I3(\indvar_flatten32_fu_138_reg[7] [6]),
        .I4(\indvar_flatten32_fu_138_reg[7] [1]),
        .I5(\icmp_ln41_reg_656[0]_i_3_n_0 ),
        .O(icmp_ln41_fu_389_p2));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFFFFFFF)) 
    \icmp_ln41_reg_656[0]_i_3 
       (.I0(\indvar_flatten32_fu_138_reg[7] [2]),
        .I1(\indvar_flatten32_fu_138_reg[7] [3]),
        .I2(\indvar_flatten32_fu_138_reg[7] [4]),
        .I3(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten32_fu_138_reg[7] [7]),
        .O(\icmp_ln41_reg_656[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten32_fu_138[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten32_fu_138_reg[7] [0]),
        .O(\indvar_flatten32_fu_138_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten32_fu_138[1]_i_1 
       (.I0(\indvar_flatten32_fu_138_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten32_fu_138_reg[7] [1]),
        .O(\indvar_flatten32_fu_138_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten32_fu_138[2]_i_1 
       (.I0(\indvar_flatten32_fu_138_reg[7] [0]),
        .I1(\indvar_flatten32_fu_138_reg[7] [1]),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten32_fu_138_reg[7] [2]),
        .O(\indvar_flatten32_fu_138_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten32_fu_138[3]_i_1 
       (.I0(\indvar_flatten32_fu_138_reg[7] [1]),
        .I1(\indvar_flatten32_fu_138_reg[7] [0]),
        .I2(\indvar_flatten32_fu_138_reg[7] [2]),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten32_fu_138_reg[7] [3]),
        .O(\indvar_flatten32_fu_138_reg[5] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten32_fu_138[4]_i_1 
       (.I0(\indvar_flatten32_fu_138_reg[7] [2]),
        .I1(\indvar_flatten32_fu_138_reg[7] [0]),
        .I2(\indvar_flatten32_fu_138_reg[7] [1]),
        .I3(\indvar_flatten32_fu_138_reg[7] [3]),
        .I4(ap_loop_init),
        .I5(\indvar_flatten32_fu_138_reg[7] [4]),
        .O(\indvar_flatten32_fu_138_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten32_fu_138[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten32_fu_138[5]_i_1 
       (.I0(\indvar_flatten32_fu_138[6]_i_2_n_0 ),
        .I1(\indvar_flatten32_fu_138_reg[7] [4]),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten32_fu_138_reg[7] [5]),
        .O(\indvar_flatten32_fu_138_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten32_fu_138[6]_i_1 
       (.I0(\indvar_flatten32_fu_138_reg[7] [4]),
        .I1(\indvar_flatten32_fu_138[6]_i_2_n_0 ),
        .I2(\indvar_flatten32_fu_138_reg[7] [5]),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten32_fu_138_reg[7] [6]),
        .O(\indvar_flatten32_fu_138_reg[5] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \indvar_flatten32_fu_138[6]_i_2 
       (.I0(\indvar_flatten32_fu_138_reg[7] [3]),
        .I1(\indvar_flatten32_fu_138_reg[7] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I4(\indvar_flatten32_fu_138_reg[7] [0]),
        .I5(\indvar_flatten32_fu_138_reg[7] [2]),
        .O(\indvar_flatten32_fu_138[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \indvar_flatten32_fu_138[7]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I1(icmp_ln41_fu_389_p2),
        .I2(ap_loop_init_int),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_done_cache_reg_0),
        .O(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \indvar_flatten32_fu_138[7]_i_2 
       (.I0(icmp_ln41_fu_389_p2),
        .I1(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten32_fu_138[7]_i_3 
       (.I0(\indvar_flatten32_fu_138_reg[7] [5]),
        .I1(\indvar_flatten32_fu_138[7]_i_4_n_0 ),
        .I2(\indvar_flatten32_fu_138_reg[7] [6]),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten32_fu_138_reg[7] [7]),
        .O(\indvar_flatten32_fu_138_reg[5] [7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \indvar_flatten32_fu_138[7]_i_4 
       (.I0(\indvar_flatten32_fu_138_reg[7] [4]),
        .I1(\indvar_flatten32_fu_138_reg[7] [2]),
        .I2(\indvar_flatten32_fu_138_reg[7] [0]),
        .I3(ap_loop_init),
        .I4(\indvar_flatten32_fu_138_reg[7] [1]),
        .I5(\indvar_flatten32_fu_138_reg[7] [3]),
        .O(\indvar_flatten32_fu_138[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_122[1]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_weights_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_1534_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten19_fu_130_reg[0] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_23
   (SR,
    D,
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg,
    \c_fu_114_reg[4] ,
    ap_rst_n,
    ap_loop_init_int_reg_0,
    gmem_0_RVALID,
    ap_loop_exit_ready_pp0_iter11_reg,
    \ap_CS_fsm_reg[11] ,
    Q,
    gmem_0_ARREADY,
    ap_block_pp0_stage0_11001);
  output [0:0]SR;
  output [1:0]D;
  output [0:0]grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg;
  input \c_fu_114_reg[4] ;
  input ap_rst_n;
  input ap_loop_init_int_reg_0;
  input gmem_0_RVALID;
  input ap_loop_exit_ready_pp0_iter11_reg;
  input \ap_CS_fsm_reg[11] ;
  input [2:0]Q;
  input gmem_0_ARREADY;
  input ap_block_pp0_stage0_11001;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[11] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter11_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \c_fu_114_reg[4] ;
  wire gmem_0_ARREADY;
  wire gmem_0_RVALID;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg;
  wire [0:0]grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_loop_exit_ready_pp0_iter11_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF400F400F4FFF400)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(gmem_0_ARREADY),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    ap_done_cache_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(gmem_0_RVALID),
        .I2(ap_loop_exit_ready_pp0_iter11_reg),
        .I3(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDDFF5D5DDD5D)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(gmem_0_RVALID),
        .I5(ap_loop_exit_ready_pp0_iter11_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_106[5]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\c_fu_114_reg[4] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \j_fu_102[5]_i_1 
       (.I0(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(gmem_0_RVALID),
        .I3(ap_loop_init_int_reg_0),
        .O(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_flow_control_loop_pipe_sequential_init_26
   (add_ln53_1_fu_2236_p2,
    indvar_flatten39_fu_448,
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready,
    SR,
    select_ln54_1_fu_2257_p3,
    icmp_ln54_fu_2245_p2,
    D,
    ap_enable_reg_pp0_iter20_reg,
    ap_enable_reg_pp0_iter20_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter19_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    gmem_0_WREADY,
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    indvar_flatten54_fu_456,
    \indvar_flatten39_fu_448_reg[4] ,
    \indvar_flatten39_fu_448_reg[4]_0 ,
    \indvar_flatten39_fu_448_reg[4]_1 ,
    \indvar_flatten39_fu_448_reg[4]_2 ,
    \indvar_flatten39_fu_448_reg[4]_3 ,
    \indvar_flatten39_fu_448_reg[7] ,
    \indvar_flatten39_fu_448_reg[7]_0 ,
    \indvar_flatten39_fu_448_reg[7]_1 ,
    \indvar_flatten39_fu_448_reg[8] ,
    \icmp_ln54_reg_4484_reg[0] ,
    \indvar_flatten39_fu_448_reg[9] ,
    Q,
    \ap_CS_fsm_reg[27] ,
    ap_enable_reg_pp0_iter1);
  output [13:0]add_ln53_1_fu_2236_p2;
  output indvar_flatten39_fu_448;
  output grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready;
  output [0:0]SR;
  output [9:0]select_ln54_1_fu_2257_p3;
  output icmp_ln54_fu_2245_p2;
  output [1:0]D;
  output ap_enable_reg_pp0_iter20_reg;
  output ap_enable_reg_pp0_iter20_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter19_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input gmem_0_WREADY;
  input grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [13:0]indvar_flatten54_fu_456;
  input \indvar_flatten39_fu_448_reg[4] ;
  input \indvar_flatten39_fu_448_reg[4]_0 ;
  input \indvar_flatten39_fu_448_reg[4]_1 ;
  input \indvar_flatten39_fu_448_reg[4]_2 ;
  input \indvar_flatten39_fu_448_reg[4]_3 ;
  input \indvar_flatten39_fu_448_reg[7] ;
  input \indvar_flatten39_fu_448_reg[7]_0 ;
  input \indvar_flatten39_fu_448_reg[7]_1 ;
  input \indvar_flatten39_fu_448_reg[8] ;
  input \icmp_ln54_reg_4484_reg[0] ;
  input \indvar_flatten39_fu_448_reg[9] ;
  input [1:0]Q;
  input \ap_CS_fsm_reg[27] ;
  input ap_enable_reg_pp0_iter1;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [13:0]add_ln53_1_fu_2236_p2;
  wire \ap_CS_fsm_reg[27] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter20_reg;
  wire ap_enable_reg_pp0_iter20_reg_0;
  wire ap_loop_exit_ready_pp0_iter19_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [13:0]ap_sig_allocacmp_indvar_flatten54_load;
  wire gmem_0_WREADY;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready;
  wire grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg;
  wire icmp_ln54_fu_2245_p2;
  wire \icmp_ln54_reg_4484[0]_i_3_n_0 ;
  wire \icmp_ln54_reg_4484_reg[0] ;
  wire indvar_flatten39_fu_448;
  wire \indvar_flatten39_fu_448[6]_i_2_n_0 ;
  wire \indvar_flatten39_fu_448[7]_i_2_n_0 ;
  wire \indvar_flatten39_fu_448[8]_i_2_n_0 ;
  wire \indvar_flatten39_fu_448[9]_i_2_n_0 ;
  wire \indvar_flatten39_fu_448_reg[4] ;
  wire \indvar_flatten39_fu_448_reg[4]_0 ;
  wire \indvar_flatten39_fu_448_reg[4]_1 ;
  wire \indvar_flatten39_fu_448_reg[4]_2 ;
  wire \indvar_flatten39_fu_448_reg[4]_3 ;
  wire \indvar_flatten39_fu_448_reg[7] ;
  wire \indvar_flatten39_fu_448_reg[7]_0 ;
  wire \indvar_flatten39_fu_448_reg[7]_1 ;
  wire \indvar_flatten39_fu_448_reg[8] ;
  wire \indvar_flatten39_fu_448_reg[9] ;
  wire [13:0]indvar_flatten54_fu_456;
  wire \indvar_flatten54_fu_456[13]_i_3_n_0 ;
  wire \indvar_flatten54_fu_456[13]_i_6_n_0 ;
  wire \indvar_flatten54_fu_456_reg[12]_i_1_n_0 ;
  wire \indvar_flatten54_fu_456_reg[12]_i_1_n_1 ;
  wire \indvar_flatten54_fu_456_reg[12]_i_1_n_2 ;
  wire \indvar_flatten54_fu_456_reg[12]_i_1_n_3 ;
  wire \indvar_flatten54_fu_456_reg[4]_i_1_n_0 ;
  wire \indvar_flatten54_fu_456_reg[4]_i_1_n_1 ;
  wire \indvar_flatten54_fu_456_reg[4]_i_1_n_2 ;
  wire \indvar_flatten54_fu_456_reg[4]_i_1_n_3 ;
  wire \indvar_flatten54_fu_456_reg[8]_i_1_n_0 ;
  wire \indvar_flatten54_fu_456_reg[8]_i_1_n_1 ;
  wire \indvar_flatten54_fu_456_reg[8]_i_1_n_2 ;
  wire \indvar_flatten54_fu_456_reg[8]_i_1_n_3 ;
  wire [9:0]select_ln54_1_fu_2257_p3;
  wire [3:0]\NLW_indvar_flatten54_fu_456_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten54_fu_456_reg[13]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(ap_loop_exit_ready_pp0_iter19_reg),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD0FFD0D000000000)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(gmem_0_WREADY),
        .I2(ap_loop_exit_ready_pp0_iter19_reg),
        .I3(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1__1
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(gmem_0_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter19_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF2220000D0000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(gmem_0_WREADY),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I3(\indvar_flatten54_fu_456[13]_i_3_n_0 ),
        .I4(ap_rst_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter20_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    ap_loop_exit_ready_pp0_iter18_reg_reg_srl18_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(gmem_0_WREADY),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I3(\indvar_flatten54_fu_456[13]_i_3_n_0 ),
        .O(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_ready));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter19_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(gmem_0_WREADY),
        .I5(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFFFFF020)) 
    grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(gmem_0_WREADY),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I3(\indvar_flatten54_fu_456[13]_i_3_n_0 ),
        .I4(Q[0]),
        .O(ap_enable_reg_pp0_iter20_reg));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \i_fu_444[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(gmem_0_WREADY),
        .I3(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \icmp_ln54_reg_4484[0]_i_1 
       (.I0(\icmp_ln54_reg_4484_reg[0] ),
        .I1(\indvar_flatten39_fu_448_reg[7]_1 ),
        .I2(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I3(\indvar_flatten39_fu_448_reg[4]_2 ),
        .I4(\icmp_ln54_reg_4484[0]_i_3_n_0 ),
        .I5(\indvar_flatten39_fu_448_reg[7] ),
        .O(icmp_ln54_fu_2245_p2));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln54_reg_4484[0]_i_3 
       (.I0(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln54_reg_4484[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten39_fu_448[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten39_fu_448_reg[4]_1 ),
        .O(select_ln54_1_fu_2257_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten39_fu_448[1]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten39_fu_448_reg[4]_1 ),
        .O(select_ln54_1_fu_2257_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h01050400)) 
    \indvar_flatten39_fu_448[2]_i_1 
       (.I0(icmp_ln54_fu_2245_p2),
        .I1(\indvar_flatten39_fu_448_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I4(\indvar_flatten39_fu_448_reg[4]_2 ),
        .O(select_ln54_1_fu_2257_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten39_fu_448[3]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[4] ),
        .I1(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I2(\indvar_flatten39_fu_448_reg[4]_1 ),
        .I3(\indvar_flatten39_fu_448_reg[4]_2 ),
        .I4(ap_loop_init_int),
        .O(select_ln54_1_fu_2257_p3[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \indvar_flatten39_fu_448[4]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[4] ),
        .I1(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I2(\indvar_flatten39_fu_448_reg[4]_1 ),
        .I3(\indvar_flatten39_fu_448_reg[4]_2 ),
        .I4(\indvar_flatten39_fu_448_reg[4]_3 ),
        .I5(\icmp_ln54_reg_4484[0]_i_3_n_0 ),
        .O(select_ln54_1_fu_2257_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \indvar_flatten39_fu_448[5]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[4]_3 ),
        .I1(\indvar_flatten39_fu_448[6]_i_2_n_0 ),
        .I2(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I3(ap_loop_init_int),
        .O(select_ln54_1_fu_2257_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h2020DF20)) 
    \indvar_flatten39_fu_448[6]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I1(\indvar_flatten39_fu_448[6]_i_2_n_0 ),
        .I2(\indvar_flatten39_fu_448_reg[4]_3 ),
        .I3(\indvar_flatten39_fu_448_reg[7]_1 ),
        .I4(ap_loop_init_int),
        .O(select_ln54_1_fu_2257_p3[6]));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFF7FFF)) 
    \indvar_flatten39_fu_448[6]_i_2 
       (.I0(\indvar_flatten39_fu_448_reg[4]_2 ),
        .I1(\indvar_flatten39_fu_448_reg[4]_1 ),
        .I2(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I3(\indvar_flatten39_fu_448_reg[4] ),
        .I4(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\indvar_flatten39_fu_448[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000025222222)) 
    \indvar_flatten39_fu_448[7]_i_1 
       (.I0(\indvar_flatten39_fu_448_reg[7] ),
        .I1(\icmp_ln54_reg_4484[0]_i_3_n_0 ),
        .I2(\indvar_flatten39_fu_448[7]_i_2_n_0 ),
        .I3(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I4(\indvar_flatten39_fu_448_reg[7]_1 ),
        .I5(icmp_ln54_fu_2245_p2),
        .O(select_ln54_1_fu_2257_p3[7]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \indvar_flatten39_fu_448[7]_i_2 
       (.I0(\icmp_ln54_reg_4484[0]_i_3_n_0 ),
        .I1(\indvar_flatten39_fu_448_reg[4] ),
        .I2(\indvar_flatten39_fu_448_reg[4]_0 ),
        .I3(\indvar_flatten39_fu_448_reg[4]_1 ),
        .I4(\indvar_flatten39_fu_448_reg[4]_2 ),
        .I5(\indvar_flatten39_fu_448_reg[4]_3 ),
        .O(\indvar_flatten39_fu_448[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0025)) 
    \indvar_flatten39_fu_448[8]_i_1 
       (.I0(\indvar_flatten39_fu_448[8]_i_2_n_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten39_fu_448_reg[8] ),
        .I3(icmp_ln54_fu_2245_p2),
        .O(select_ln54_1_fu_2257_p3[8]));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \indvar_flatten39_fu_448[8]_i_2 
       (.I0(\indvar_flatten39_fu_448_reg[7] ),
        .I1(\indvar_flatten39_fu_448_reg[4]_3 ),
        .I2(\indvar_flatten39_fu_448[6]_i_2_n_0 ),
        .I3(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I4(\indvar_flatten39_fu_448_reg[7]_1 ),
        .O(\indvar_flatten39_fu_448[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0043)) 
    \indvar_flatten39_fu_448[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten39_fu_448_reg[9] ),
        .I2(\indvar_flatten39_fu_448[9]_i_2_n_0 ),
        .I3(icmp_ln54_fu_2245_p2),
        .O(select_ln54_1_fu_2257_p3[9]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \indvar_flatten39_fu_448[9]_i_2 
       (.I0(\indvar_flatten39_fu_448_reg[7]_1 ),
        .I1(\indvar_flatten39_fu_448_reg[7]_0 ),
        .I2(\indvar_flatten39_fu_448[6]_i_2_n_0 ),
        .I3(\indvar_flatten39_fu_448_reg[4]_3 ),
        .I4(\indvar_flatten39_fu_448_reg[7] ),
        .I5(\indvar_flatten39_fu_448_reg[8] ),
        .O(\indvar_flatten39_fu_448[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten54_fu_456[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten54_fu_456[0]),
        .O(add_ln53_1_fu_2236_p2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[12]_i_2 
       (.I0(indvar_flatten54_fu_456[12]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[12]_i_3 
       (.I0(indvar_flatten54_fu_456[11]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[12]_i_4 
       (.I0(indvar_flatten54_fu_456[10]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[12]_i_5 
       (.I0(indvar_flatten54_fu_456[9]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[9]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \indvar_flatten54_fu_456[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(gmem_0_WREADY),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .I3(\indvar_flatten54_fu_456[13]_i_3_n_0 ),
        .O(indvar_flatten39_fu_448));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \indvar_flatten54_fu_456[13]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\indvar_flatten54_fu_456[13]_i_6_n_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(indvar_flatten54_fu_456[6]),
        .I4(indvar_flatten54_fu_456[9]),
        .I5(indvar_flatten54_fu_456[13]),
        .O(\indvar_flatten54_fu_456[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[13]_i_4 
       (.I0(indvar_flatten54_fu_456[13]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[13]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten54_fu_456[13]_i_6 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten54_fu_456[10]),
        .I2(indvar_flatten54_fu_456[7]),
        .I3(indvar_flatten54_fu_456[2]),
        .O(\indvar_flatten54_fu_456[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[4]_i_2 
       (.I0(indvar_flatten54_fu_456[0]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[4]_i_3 
       (.I0(indvar_flatten54_fu_456[4]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[4]_i_4 
       (.I0(indvar_flatten54_fu_456[3]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[4]_i_5 
       (.I0(indvar_flatten54_fu_456[2]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[4]_i_6 
       (.I0(indvar_flatten54_fu_456[1]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[8]_i_2 
       (.I0(indvar_flatten54_fu_456[8]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[8]_i_3 
       (.I0(indvar_flatten54_fu_456[7]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[8]_i_4 
       (.I0(indvar_flatten54_fu_456[6]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten54_fu_456[8]_i_5 
       (.I0(indvar_flatten54_fu_456[5]),
        .I1(ap_loop_init_int),
        .I2(grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557_ap_start_reg),
        .O(ap_sig_allocacmp_indvar_flatten54_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten54_fu_456_reg[12]_i_1 
       (.CI(\indvar_flatten54_fu_456_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten54_fu_456_reg[12]_i_1_n_0 ,\indvar_flatten54_fu_456_reg[12]_i_1_n_1 ,\indvar_flatten54_fu_456_reg[12]_i_1_n_2 ,\indvar_flatten54_fu_456_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_1_fu_2236_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten54_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten54_fu_456_reg[13]_i_2 
       (.CI(\indvar_flatten54_fu_456_reg[12]_i_1_n_0 ),
        .CO(\NLW_indvar_flatten54_fu_456_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten54_fu_456_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln53_1_fu_2236_p2[13]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_indvar_flatten54_load[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten54_fu_456_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten54_fu_456_reg[4]_i_1_n_0 ,\indvar_flatten54_fu_456_reg[4]_i_1_n_1 ,\indvar_flatten54_fu_456_reg[4]_i_1_n_2 ,\indvar_flatten54_fu_456_reg[4]_i_1_n_3 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten54_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_1_fu_2236_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten54_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten54_fu_456_reg[8]_i_1 
       (.CI(\indvar_flatten54_fu_456_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten54_fu_456_reg[8]_i_1_n_0 ,\indvar_flatten54_fu_456_reg[8]_i_1_n_1 ,\indvar_flatten54_fu_456_reg[8]_i_1_n_2 ,\indvar_flatten54_fu_456_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_1_fu_2236_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten54_load[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi
   (ap_rst_n_inv,
    m_axi_gmem_ARADDR,
    gmem_0_WREADY,
    gmem_0_BVALID,
    gmem_0_ARREADY,
    gmem_0_RVALID,
    local_BUS_WVALID_reg,
    m_axi_gmem_WLAST,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg_0,
    indvar_flatten12_fu_1182,
    ap_block_pp0_stage0_subdone,
    \ap_CS_fsm_reg[19] ,
    m_axi_gmem_AWVALID,
    dout_vld_reg,
    ap_done,
    E,
    \ap_CS_fsm_reg[10] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_ARLEN,
    ap_clk,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter20,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[31] ,
    push,
    Q,
    m_axi_gmem_BVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[63] ,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[7] );
  output ap_rst_n_inv;
  output [61:0]m_axi_gmem_ARADDR;
  output gmem_0_WREADY;
  output gmem_0_BVALID;
  output gmem_0_ARREADY;
  output gmem_0_RVALID;
  output local_BUS_WVALID_reg;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg_0;
  output indvar_flatten12_fu_1182;
  output ap_block_pp0_stage0_subdone;
  output \ap_CS_fsm_reg[19] ;
  output m_axi_gmem_AWVALID;
  output [4:0]dout_vld_reg;
  output ap_done;
  output [0:0]E;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter20;
  input ap_rst_n;
  input \bus_wide_gen.data_buf_reg[31] ;
  input push;
  input [15:0]Q;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input \bus_wide_gen.ready_for_data__0 ;
  input [63:0]\dout_reg[63] ;
  input [63:0]\dout_reg[63]_0 ;
  input [63:0]\dout_reg[63]_1 ;
  input [7:0]\dout_reg[7] ;

  wire [32:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter20;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_full_n_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_12;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\dout_reg[63] ;
  wire [63:0]\dout_reg[63]_0 ;
  wire [63:0]\dout_reg[63]_1 ;
  wire [7:0]\dout_reg[7] ;
  wire [4:0]dout_vld_reg;
  wire gmem_0_ARREADY;
  wire gmem_0_BVALID;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire indvar_flatten12_fu_1182;
  wire last_beat;
  wire load_unit_0_n_4;
  wire [3:0]local_BURST_AWLEN;
  wire local_BURST_AWVALID;
  wire local_BURST_RREADY;
  wire [3:0]local_BURST_WLEN;
  wire local_BURST_WREADY;
  wire local_BUS_WVALID_reg;
  wire [63:0]\local_CHN_ARADDR[0]_4 ;
  wire [17:3]\local_CHN_ARLEN[0]_5 ;
  wire local_CHN_ARREADY;
  wire [63:0]\local_CHN_AWADDR[0]_2 ;
  wire [17:5]\local_CHN_AWLEN[0]_3 ;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire local_CHN_RREADY;
  wire [31:0]\local_CHN_WDATA[0]_1 ;
  wire [3:0]\local_CHN_WSTRB[0]_0 ;
  wire local_CHN_WVALID;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire ost_resp_info;
  wire push;
  wire resp_valid;
  wire \rreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_0_n_3;
  wire store_unit_0_n_7;
  wire ursp_ready;
  wire \wreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire \wreq_throttle/p_4_in ;
  wire \wreq_throttle/rs_burst/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read bus_read
       (.D(D),
        .DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(beat_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[0] (load_unit_0_n_4),
        .\data_p1_reg[32] ({last_beat,local_CHN_RDATA}),
        .\data_p2_reg[81] ({\local_CHN_ARLEN[0]_5 [17],\local_CHN_ARLEN[0]_5 [14:13],\local_CHN_ARLEN[0]_5 [7:6],\local_CHN_ARLEN[0]_5 [3],\local_CHN_ARADDR[0]_4 }),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write bus_write
       (.E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\could_multi_bursts.burst_len_reg[3] (local_BURST_AWLEN),
        .\data_p1_reg[0] (store_unit_0_n_7),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (local_BURST_WLEN),
        .\data_p2_reg[3]_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\data_p2_reg[63] (\local_CHN_AWADDR[0]_2 ),
        .\data_p2_reg[81] ({\local_CHN_AWLEN[0]_3 [17],\local_CHN_AWLEN[0]_3 [13:10],\local_CHN_AWLEN[0]_3 [5]}),
        .\dout_reg[0] (store_unit_0_n_3),
        .dout_vld_reg(bus_write_n_12),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\local_BUS_WSTRB_reg[3] ({\local_CHN_WSTRB[0]_0 ,\local_CHN_WDATA[0]_1 }),
        .local_BUS_WVALID_reg(local_BUS_WVALID_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .ost_resp_info(ost_resp_info),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load load_unit_0
       (.DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q({Q[11:9],Q[7:0]}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_0_RVALID),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[63] (\dout_reg[63] ),
        .\dout_reg[63]_0 (\dout_reg[63]_0 ),
        .full_n_reg(gmem_0_ARREADY),
        .full_n_reg_0(dout_vld_reg[1:0]),
        .indvar_flatten12_fu_1182(indvar_flatten12_fu_1182),
        .local_BURST_RREADY(local_BURST_RREADY),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_RREADY(local_CHN_RREADY),
        .mem_reg({last_beat,local_CHN_RDATA}),
        .mem_reg_0(beat_valid),
        .push(\buff_rdata/push ),
        .\tmp_len_reg[17]_0 ({\local_CHN_ARLEN[0]_5 [17],\local_CHN_ARLEN[0]_5 [14:13],\local_CHN_ARLEN[0]_5 [7:6],\local_CHN_ARLEN[0]_5 [3],\local_CHN_ARADDR[0]_4 }),
        .tmp_valid_reg_0(load_unit_0_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store store_unit_0
       (.E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q({\local_CHN_AWLEN[0]_3 [17],\local_CHN_AWLEN[0]_3 [13:10],\local_CHN_AWLEN[0]_3 [5]}),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\conservative_gen.local_BURST_WLEN_reg[3]_0 (local_BURST_WLEN),
        .\conservative_gen.local_BURST_WVALID_reg_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[35] ({\local_CHN_WSTRB[0]_0 ,\local_CHN_WDATA[0]_1 }),
        .\dout_reg[3] (local_BURST_AWLEN),
        .\dout_reg[63] (\dout_reg[63]_1 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .dout_vld_reg(gmem_0_BVALID),
        .dout_vld_reg_0({dout_vld_reg[4],dout_vld_reg[2]}),
        .dout_vld_reg_1(bus_write_n_12),
        .dout_vld_reg_2(Q[15:8]),
        .dout_vld_reg_3(resp_valid),
        .empty_n_reg(store_unit_0_n_3),
        .full_n_reg(gmem_0_WREADY),
        .full_n_reg_0(E),
        .in(dout_vld_reg[3]),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .ost_resp_info(ost_resp_info),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .push(push),
        .\tmp_addr_reg[63]_0 (\local_CHN_AWADDR[0]_2 ),
        .tmp_valid_reg_0(store_unit_0_n_7),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3] ,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    D,
    E);
  output [0:0]SR;
  output [61:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input [69:0]D;
  input [0:0]E;

  wire [69:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \data_p1_reg[0] ;
  wire [61:0]in;
  wire local_BURST_AWREADY;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_len_reg[3]_0 (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[0] (E),
        .in(in),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_burst_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50
   (m_axi_gmem_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    \could_multi_bursts.sect_handling_reg ,
    num_data_cnt1__0,
    push,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    \data_p2_reg[81] ,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output \could_multi_bursts.sect_handling_reg ;
  output num_data_cnt1__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_ARREADY;
  input ost_ctrl_ready;
  input local_BURST_RREADY;
  input ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [69:0]\data_p2_reg[81] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \data_p1_reg[0] ;
  wire [69:0]\data_p2_reg[81] ;
  wire \dout_reg[0] ;
  wire local_BURST_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51 burst_sequential
       (.E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[0] (E),
        .\data_p2_reg[81] (\data_p2_reg[81] ),
        .\dout_reg[0] (\dout_reg[0] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential
   (SR,
    in,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    D,
    \data_p2_reg[0] );
  output [0:0]SR;
  output [61:0]in;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input [69:0]D;
  input [0:0]\data_p2_reg[0] ;

  wire [6:2]B;
  wire [69:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_addr[13]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \data_p1_reg[0] ;
  wire [0:0]\data_p2_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [61:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_AWREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [11:5]p_1_in__0;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_126;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.burst_addr[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.burst_addr[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.burst_addr[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.burst_addr[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_2 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.burst_addr[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_3 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.burst_addr[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_4 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.burst_addr[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_5 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.burst_addr[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.burst_addr[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.burst_addr[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.burst_addr[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.burst_addr[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_2 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.burst_addr[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_3 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.burst_addr[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_4 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.burst_addr[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_5 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.burst_addr[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.burst_addr[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.burst_addr[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.burst_addr[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.burst_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_2 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_3 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_4 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_5 
       (.I0(B[4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_6 
       (.I0(B[3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_7 
       (.I0(B[2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_2 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.burst_addr[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_3 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.burst_addr[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_4 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.burst_addr[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_5 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.burst_addr[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.burst_addr[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.burst_addr[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.burst_addr[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.burst_addr[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_2 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.burst_addr[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_3 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.burst_addr[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_4 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.burst_addr[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_5 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.burst_addr[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.burst_addr[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.burst_addr[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.burst_addr[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.burst_addr[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_2 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.burst_addr[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_3 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.burst_addr[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_4 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.burst_addr[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_5 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.burst_addr[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.burst_addr[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.burst_addr[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.burst_addr[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.burst_addr[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_2 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.burst_addr[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_3 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.burst_addr[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_4 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.burst_addr[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_5 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.burst_addr[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[5]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[5]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[5]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.burst_addr[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[5]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.burst_addr[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[5]_i_6 
       (.I0(B[6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[5]_i_7 
       (.I0(B[5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.burst_addr[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.burst_addr[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_4 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.burst_addr[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_2 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.burst_addr[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.burst_addr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.burst_addr[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.burst_addr[9]_i_5_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ),
        .Q(in[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_7 ),
        .Q(in[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[13]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[13]_i_2_n_0 ,\could_multi_bursts.burst_addr[13]_i_3_n_0 ,\could_multi_bursts.burst_addr[13]_i_4_n_0 ,\could_multi_bursts.burst_addr[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ),
        .Q(in[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ),
        .Q(in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[17]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[17]_i_2_n_0 ,\could_multi_bursts.burst_addr[17]_i_3_n_0 ,\could_multi_bursts.burst_addr[17]_i_4_n_0 ,\could_multi_bursts.burst_addr[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ),
        .Q(in[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_7 ),
        .Q(in[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[21]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[21]_i_2_n_0 ,\could_multi_bursts.burst_addr[21]_i_3_n_0 ,\could_multi_bursts.burst_addr[21]_i_4_n_0 ,\could_multi_bursts.burst_addr[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ),
        .Q(in[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ),
        .Q(in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[25]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[25]_i_2_n_0 ,\could_multi_bursts.burst_addr[25]_i_3_n_0 ,\could_multi_bursts.burst_addr[25]_i_4_n_0 ,\could_multi_bursts.burst_addr[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ),
        .Q(in[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_7 ),
        .Q(in[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[29]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[29]_i_2_n_0 ,\could_multi_bursts.burst_addr[29]_i_3_n_0 ,\could_multi_bursts.burst_addr[29]_i_4_n_0 ,\could_multi_bursts.burst_addr[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.burst_addr[2]_i_2_n_0 ,\could_multi_bursts.burst_addr[2]_i_3_n_0 ,\could_multi_bursts.burst_addr[2]_i_4_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ,\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[2]_i_5_n_0 ,\could_multi_bursts.burst_addr[2]_i_6_n_0 ,\could_multi_bursts.burst_addr[2]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ),
        .Q(in[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ),
        .Q(in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[33]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[33]_i_2_n_0 ,\could_multi_bursts.burst_addr[33]_i_3_n_0 ,\could_multi_bursts.burst_addr[33]_i_4_n_0 ,\could_multi_bursts.burst_addr[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_7 ),
        .Q(in[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[37]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[37]_i_2_n_0 ,\could_multi_bursts.burst_addr[37]_i_3_n_0 ,\could_multi_bursts.burst_addr[37]_i_4_n_0 ,\could_multi_bursts.burst_addr[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ),
        .Q(in[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ),
        .Q(in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[41]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[41]_i_2_n_0 ,\could_multi_bursts.burst_addr[41]_i_3_n_0 ,\could_multi_bursts.burst_addr[41]_i_4_n_0 ,\could_multi_bursts.burst_addr[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ),
        .Q(in[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_7 ),
        .Q(in[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[45]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[45]_i_2_n_0 ,\could_multi_bursts.burst_addr[45]_i_3_n_0 ,\could_multi_bursts.burst_addr[45]_i_4_n_0 ,\could_multi_bursts.burst_addr[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ),
        .Q(in[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ),
        .Q(in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[49]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[49]_i_2_n_0 ,\could_multi_bursts.burst_addr[49]_i_3_n_0 ,\could_multi_bursts.burst_addr[49]_i_4_n_0 ,\could_multi_bursts.burst_addr[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ),
        .Q(in[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_7 ),
        .Q(in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[53]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[53]_i_2_n_0 ,\could_multi_bursts.burst_addr[53]_i_3_n_0 ,\could_multi_bursts.burst_addr[53]_i_4_n_0 ,\could_multi_bursts.burst_addr[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ),
        .Q(in[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ),
        .Q(in[55]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[57]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[57]_i_2_n_0 ,\could_multi_bursts.burst_addr[57]_i_3_n_0 ,\could_multi_bursts.burst_addr[57]_i_4_n_0 ,\could_multi_bursts.burst_addr[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ),
        .Q(in[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_7 ),
        .Q(in[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[5]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[5]_i_2_n_0 ,\could_multi_bursts.burst_addr[5]_i_3_n_0 }),
        .O({\could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[5]_i_4_n_0 ,\could_multi_bursts.burst_addr[5]_i_5_n_0 ,\could_multi_bursts.burst_addr[5]_i_6_n_0 ,\could_multi_bursts.burst_addr[5]_i_7_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_7 ),
        .Q(in[59]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[61]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED [3:2],\could_multi_bursts.burst_addr_reg[61]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED [3],\could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_7 }),
        .S({1'b0,\could_multi_bursts.burst_addr[61]_i_2_n_0 ,\could_multi_bursts.burst_addr[61]_i_3_n_0 ,\could_multi_bursts.burst_addr[61]_i_4_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ),
        .Q(in[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ),
        .Q(in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[9]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[9]_i_2_n_0 ,\could_multi_bursts.burst_addr[9]_i_3_n_0 ,\could_multi_bursts.burst_addr[9]_i_4_n_0 ,\could_multi_bursts.burst_addr[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(local_BURST_AWREADY),
        .I3(ost_ctrl_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ost_ctrl_ready),
        .I1(local_BURST_AWREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[5]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(start_to_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(start_to_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(start_to_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(start_to_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(start_to_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(local_BURST_AWREADY),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(req_handling_reg_n_0),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(p_0_in[5]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(start_to_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[9]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBBAAAAFFFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_161,rs_req_n_162,rs_req_n_163,rs_req_n_164}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_113,rs_req_n_114,rs_req_n_115}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total[9]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[6]),
        .I4(sect_total[6]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[11]),
        .I4(sect_total[11]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_13
       (.I0(sect_total_buf_reg[13]),
        .I1(sect_total[13]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total[14]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'hE4FFFFFFFFFFFFFF)) 
    last_sect_i_2
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[2]),
        .I2(sect_total[2]),
        .I3(last_sect_i_4_n_0),
        .I4(last_sect_i_5_n_0),
        .I5(last_sect_i_6_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000001B000000)) 
    last_sect_i_3
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[17]),
        .I2(sect_total[17]),
        .I3(last_sect_i_7_n_0),
        .I4(last_sect_i_8_n_0),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_3_n_0));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    last_sect_i_4
       (.I0(sect_total_buf_reg[0]),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[1]),
        .I4(sect_total[1]),
        .O(last_sect_i_4_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[4]),
        .I4(sect_total[4]),
        .O(last_sect_i_5_n_0));
  LUT5 #(
    .INIT(32'h08080088)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_0),
        .I1(last_sect_i_11_n_0),
        .I2(sect_total[7]),
        .I3(sect_total_buf_reg[7]),
        .I4(first_sect_reg_n_0),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_7
       (.I0(sect_total_buf_reg[15]),
        .I1(sect_total[15]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total[16]),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[18]),
        .I4(sect_total[18]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hACFFFFFF)) 
    last_sect_i_9
       (.I0(sect_total[12]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(last_sect_i_12_n_0),
        .I4(last_sect_i_13_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(ost_ctrl_ready),
        .I1(local_BURST_AWREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_126),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .E(first_sect),
        .Q({p_1_in__0[11:10],p_1_in__0[5],rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[11]_0 ({rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168}),
        .\data_p1_reg[3]_0 ({rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_161,rs_req_n_162,rs_req_n_163,rs_req_n_164}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_2),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2_n_0),
        .last_sect_reg_2(last_sect_i_3_n_0),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_2_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_126));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(start_to_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(start_to_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(start_to_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(start_to_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in__0[10]),
        .I1(rs_req_n_117),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in__0[5]),
        .I1(rs_req_n_118),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in__0[5]),
        .I1(rs_req_n_119),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in__0[5]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in__0[5]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in__0[11]),
        .I1(rs_req_n_112),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in__0[10]),
        .I1(rs_req_n_113),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in__0[10]),
        .I1(rs_req_n_114),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in__0[10]),
        .I1(rs_req_n_115),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in__0[10]),
        .I1(rs_req_n_116),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_burst_sequential" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_sequential_51
   (m_axi_gmem_ARADDR,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    num_data_cnt1__0,
    push,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    \data_p2_reg[81] ,
    \data_p2_reg[0] );
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output num_data_cnt1__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_ARREADY;
  input ost_ctrl_ready;
  input local_BURST_RREADY;
  input ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [69:0]\data_p2_reg[81] ;
  input [0:0]\data_p2_reg[0] ;

  wire [6:2]B;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_addr[12]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \data_p1_reg[0] ;
  wire [0:0]\data_p2_reg[0] ;
  wire [69:0]\data_p2_reg[81] ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire next_req;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [13:3]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_126;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_2 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.burst_addr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.burst_addr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.burst_addr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.burst_addr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.burst_addr[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.burst_addr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.burst_addr[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.burst_addr[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_2 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.burst_addr[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_3 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.burst_addr[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_4 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.burst_addr[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_5 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.burst_addr[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.burst_addr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.burst_addr[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.burst_addr[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.burst_addr[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_2 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.burst_addr[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_3 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.burst_addr[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_4 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.burst_addr[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_5 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.burst_addr[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[30]),
        .O(\could_multi_bursts.burst_addr[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.burst_addr[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.burst_addr[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.burst_addr[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_2 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[34]),
        .O(\could_multi_bursts.burst_addr[36]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_3 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[33]),
        .O(\could_multi_bursts.burst_addr[36]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_4 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[32]),
        .O(\could_multi_bursts.burst_addr[36]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_5 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[31]),
        .O(\could_multi_bursts.burst_addr[36]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[38]),
        .O(\could_multi_bursts.burst_addr[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[37]),
        .O(\could_multi_bursts.burst_addr[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[36]),
        .O(\could_multi_bursts.burst_addr[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[35]),
        .O(\could_multi_bursts.burst_addr[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_2 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[42]),
        .O(\could_multi_bursts.burst_addr[44]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_3 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[41]),
        .O(\could_multi_bursts.burst_addr[44]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_4 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[40]),
        .O(\could_multi_bursts.burst_addr[44]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_5 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[39]),
        .O(\could_multi_bursts.burst_addr[44]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[46]),
        .O(\could_multi_bursts.burst_addr[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[45]),
        .O(\could_multi_bursts.burst_addr[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[44]),
        .O(\could_multi_bursts.burst_addr[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[43]),
        .O(\could_multi_bursts.burst_addr[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_2 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_3 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_4 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_5 
       (.I0(B[4]),
        .I1(m_axi_gmem_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_6 
       (.I0(B[3]),
        .I1(m_axi_gmem_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_7 
       (.I0(B[2]),
        .I1(m_axi_gmem_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_2 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[50]),
        .O(\could_multi_bursts.burst_addr[52]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_3 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[49]),
        .O(\could_multi_bursts.burst_addr[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_4 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[48]),
        .O(\could_multi_bursts.burst_addr[52]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_5 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[47]),
        .O(\could_multi_bursts.burst_addr[52]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[54]),
        .O(\could_multi_bursts.burst_addr[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[53]),
        .O(\could_multi_bursts.burst_addr[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[52]),
        .O(\could_multi_bursts.burst_addr[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[51]),
        .O(\could_multi_bursts.burst_addr[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_2 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[58]),
        .O(\could_multi_bursts.burst_addr[60]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_3 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[57]),
        .O(\could_multi_bursts.burst_addr[60]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_4 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[56]),
        .O(\could_multi_bursts.burst_addr[60]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_5 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[55]),
        .O(\could_multi_bursts.burst_addr[60]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.burst_addr[63]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(ost_ctrl_ready),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[61]),
        .O(\could_multi_bursts.burst_addr[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[60]),
        .O(\could_multi_bursts.burst_addr[63]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_5 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[59]),
        .O(\could_multi_bursts.burst_addr[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_6 
       (.I0(B[6]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_7 
       (.I0(B[5]),
        .I1(m_axi_gmem_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_7_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[12]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[12]_i_2_n_0 ,\could_multi_bursts.burst_addr[12]_i_3_n_0 ,\could_multi_bursts.burst_addr[12]_i_4_n_0 ,\could_multi_bursts.burst_addr[12]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[16]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[16]_i_2_n_0 ,\could_multi_bursts.burst_addr[16]_i_3_n_0 ,\could_multi_bursts.burst_addr[16]_i_4_n_0 ,\could_multi_bursts.burst_addr[16]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[20]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[20]_i_2_n_0 ,\could_multi_bursts.burst_addr[20]_i_3_n_0 ,\could_multi_bursts.burst_addr[20]_i_4_n_0 ,\could_multi_bursts.burst_addr[20]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[24]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[24]_i_2_n_0 ,\could_multi_bursts.burst_addr[24]_i_3_n_0 ,\could_multi_bursts.burst_addr[24]_i_4_n_0 ,\could_multi_bursts.burst_addr[24]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[28]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[28]_i_2_n_0 ,\could_multi_bursts.burst_addr[28]_i_3_n_0 ,\could_multi_bursts.burst_addr[28]_i_4_n_0 ,\could_multi_bursts.burst_addr[28]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[32]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[32]_i_2_n_0 ,\could_multi_bursts.burst_addr[32]_i_3_n_0 ,\could_multi_bursts.burst_addr[32]_i_4_n_0 ,\could_multi_bursts.burst_addr[32]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[36]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[36]_i_2_n_0 ,\could_multi_bursts.burst_addr[36]_i_3_n_0 ,\could_multi_bursts.burst_addr[36]_i_4_n_0 ,\could_multi_bursts.burst_addr[36]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[40]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[40]_i_2_n_0 ,\could_multi_bursts.burst_addr[40]_i_3_n_0 ,\could_multi_bursts.burst_addr[40]_i_4_n_0 ,\could_multi_bursts.burst_addr[40]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[44]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[44]_i_2_n_0 ,\could_multi_bursts.burst_addr[44]_i_3_n_0 ,\could_multi_bursts.burst_addr[44]_i_4_n_0 ,\could_multi_bursts.burst_addr[44]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[48]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[48]_i_2_n_0 ,\could_multi_bursts.burst_addr[48]_i_3_n_0 ,\could_multi_bursts.burst_addr[48]_i_4_n_0 ,\could_multi_bursts.burst_addr[48]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.burst_addr[4]_i_2_n_0 ,\could_multi_bursts.burst_addr[4]_i_3_n_0 ,\could_multi_bursts.burst_addr[4]_i_4_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ,\NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[4]_i_5_n_0 ,\could_multi_bursts.burst_addr[4]_i_6_n_0 ,\could_multi_bursts.burst_addr[4]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[52]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[52]_i_2_n_0 ,\could_multi_bursts.burst_addr[52]_i_3_n_0 ,\could_multi_bursts.burst_addr[52]_i_4_n_0 ,\could_multi_bursts.burst_addr[52]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[56]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[56]_i_2_n_0 ,\could_multi_bursts.burst_addr[56]_i_3_n_0 ,\could_multi_bursts.burst_addr[56]_i_4_n_0 ,\could_multi_bursts.burst_addr[56]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[60]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[60]_i_2_n_0 ,\could_multi_bursts.burst_addr[60]_i_3_n_0 ,\could_multi_bursts.burst_addr[60]_i_4_n_0 ,\could_multi_bursts.burst_addr[60]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[63]_i_2 
       (.CI(\could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED [3:2],\could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED [3],\could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 }),
        .S({1'b0,\could_multi_bursts.burst_addr[63]_i_3_n_0 ,\could_multi_bursts.burst_addr[63]_i_4_n_0 ,\could_multi_bursts.burst_addr[63]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[8]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[8]_i_2_n_0 ,\could_multi_bursts.burst_addr[8]_i_3_n_0 }),
        .O({\could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[8]_i_4_n_0 ,\could_multi_bursts.burst_addr[8]_i_5_n_0 ,\could_multi_bursts.burst_addr[8]_i_6_n_0 ,\could_multi_bursts.burst_addr[8]_i_7_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[5]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .S(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(start_to_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(start_to_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(start_to_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(start_to_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(start_to_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(req_handling_reg_n_0),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(p_0_in[5]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(start_to_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[9]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBBAAAAFFFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_161,rs_req_n_162,rs_req_n_163,rs_req_n_164}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_113,rs_req_n_114,rs_req_n_115}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total[9]),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[6]),
        .I4(sect_total[6]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[11]),
        .I4(sect_total[11]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_13__0
       (.I0(sect_total_buf_reg[13]),
        .I1(sect_total[13]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total[14]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hE4FFFFFFFFFFFFFF)) 
    last_sect_i_2__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[2]),
        .I2(sect_total[2]),
        .I3(last_sect_i_4__0_n_0),
        .I4(last_sect_i_5__0_n_0),
        .I5(last_sect_i_6__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h000000001B000000)) 
    last_sect_i_3__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[17]),
        .I2(sect_total[17]),
        .I3(last_sect_i_7__0_n_0),
        .I4(last_sect_i_8__0_n_0),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    last_sect_i_4__0
       (.I0(sect_total_buf_reg[0]),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[1]),
        .I4(sect_total[1]),
        .O(last_sect_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_5__0
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[4]),
        .I4(sect_total[4]),
        .O(last_sect_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h08080088)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(last_sect_i_11__0_n_0),
        .I2(sect_total[7]),
        .I3(sect_total_buf_reg[7]),
        .I4(first_sect_reg_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_7__0
       (.I0(sect_total_buf_reg[15]),
        .I1(sect_total[15]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total[16]),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[18]),
        .I4(sect_total[18]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hACFFFFFF)) 
    last_sect_i_9__0
       (.I0(sect_total[12]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(last_sect_i_12__0_n_0),
        .I4(last_sect_i_13__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(\dout_reg[0] ),
        .I1(ost_ctrl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  LUT6 #(
    .INIT(64'h0000A200A200A200)) 
    \num_data_cnt[4]_i_3__7 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(ost_ctrl_ready),
        .I4(local_BURST_RREADY),
        .I5(ost_ctrl_empty_n),
        .O(num_data_cnt1__0));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_126),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52 rs_req
       (.D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(first_sect),
        .Q({p_1_in[13],p_1_in[7:6],p_1_in[3],rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[11]_0 ({rs_req_n_165,rs_req_n_166,rs_req_n_167,rs_req_n_168}),
        .\data_p1_reg[3]_0 ({rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}),
        .\data_p1_reg[77]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_161,rs_req_n_162,rs_req_n_163,rs_req_n_164}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[81]_0 (\data_p2_reg[81] ),
        .last_sect_reg(rs_req_n_1),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2__0_n_0),
        .last_sect_reg_2(last_sect_i_3__0_n_0),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_2__0_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2__0_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_126));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(start_to_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(start_to_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(start_to_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(start_to_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[3]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_117),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_118),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_119),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[13]),
        .I1(rs_req_n_112),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[13]),
        .I1(rs_req_n_113),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[13]),
        .I1(rs_req_n_114),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[13]),
        .I1(rs_req_n_115),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_116),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo
   (\conservative_gen.burst_valid ,
    \conservative_gen.next_burst ,
    CO,
    p_1_in,
    Q,
    S,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \dout_reg[3] ,
    \conservative_gen.local_BURST_WVALID_reg ,
    \conservative_gen.num_beat_cnt_reg[3] ,
    SR,
    ap_clk,
    local_BURST_AWVALID,
    \dout_reg[0] ,
    local_BURST_WREADY,
    \conservative_gen.num_beat_pred_br10__0 ,
    \conservative_gen.num_beat_cnt_reg[3]_0 ,
    local_AXI_WREADY,
    \conservative_gen.num_beat_cnt_reg[7]_0 ,
    push,
    \dout_reg[0]_0 ,
    \dout_reg[3]_0 );
  output \conservative_gen.burst_valid ;
  output \conservative_gen.next_burst ;
  output [0:0]CO;
  output [5:0]p_1_in;
  output [3:0]Q;
  output [3:0]S;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  output [3:0]\dout_reg[3] ;
  output \conservative_gen.local_BURST_WVALID_reg ;
  output [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input [0:0]SR;
  input ap_clk;
  input local_BURST_AWVALID;
  input \dout_reg[0] ;
  input local_BURST_WREADY;
  input [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  input \conservative_gen.num_beat_cnt_reg[3]_0 ;
  input local_AXI_WREADY;
  input [7:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  input push;
  input [0:0]\dout_reg[0]_0 ;
  input [3:0]\dout_reg[3]_0 ;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire \conservative_gen.next_burst ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire \conservative_gen.num_beat_cnt_reg[3]_0 ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [7:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [3:0]\dout_reg[3] ;
  wire [3:0]\dout_reg[3]_0 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n1;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__8_n_0;
  wire full_n_reg_n_0;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1_n_0 ;
  wire \num_data_cnt[1]_i_1__0_n_0 ;
  wire \num_data_cnt[2]_i_1__0_n_0 ;
  wire \num_data_cnt[3]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_2__0_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire [5:0]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire \raddr[3]_i_4_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl U_fifo_srl
       (.CO(CO),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.num_beat_cnt_reg[3] (\conservative_gen.num_beat_cnt_reg[3] ),
        .\conservative_gen.num_beat_cnt_reg[3]_0 (\conservative_gen.next_burst ),
        .\conservative_gen.num_beat_cnt_reg[3]_1 (\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .\conservative_gen.num_beat_cnt_reg[7] (\conservative_gen.num_beat_cnt_reg[7] ),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .\conservative_gen.num_beat_pred_br10_carry__0 (\conservative_gen.num_beat_cnt_reg[7]_0 ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\conservative_gen.burst_valid ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (full_n_reg_n_0),
        .\dout_reg[3]_2 (\dout_reg[3]_0 ),
        .\dout_reg[3]_3 (raddr_reg),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_1_in(p_1_in[2:0]),
        .pop(pop),
        .push_0(push_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \conservative_gen.local_BURST_WLEN[3]_i_1 
       (.I0(\conservative_gen.burst_valid ),
        .I1(local_BURST_WREADY),
        .I2(\dout_reg[0] ),
        .I3(CO),
        .O(\conservative_gen.next_burst ));
  LUT4 #(
    .INIT(16'hA0EC)) 
    \conservative_gen.local_BURST_WVALID_i_1 
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(\conservative_gen.burst_valid ),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0] ),
        .I4(CO),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(\conservative_gen.burst_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__1
       (.I0(empty_n1),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.burst_valid ),
        .I3(empty_n_reg_n_0),
        .I4(local_BURST_AWVALID),
        .I5(full_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__8
       (.I0(full_n1__4),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(\conservative_gen.next_burst ),
        .O(full_n_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__0
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__0 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(empty_n_reg_n_0),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.next_burst ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(local_BURST_AWVALID),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.next_burst ),
        .I3(\conservative_gen.burst_valid ),
        .I4(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(\conservative_gen.next_burst ),
        .I4(\conservative_gen.burst_valid ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(push_0),
        .I2(\conservative_gen.next_burst ),
        .I3(\conservative_gen.burst_valid ),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__0 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878887888888888)) 
    \num_data_cnt[4]_i_1__0 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(\conservative_gen.burst_valid ),
        .O(\num_data_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__0 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0888080888888888)) 
    \num_data_cnt[4]_i_3__0 
       (.I0(local_BURST_AWVALID),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .I4(\dout_reg[0] ),
        .I5(CO),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[0]_i_1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[1]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[2]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[3]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[4]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_1
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I5(push),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_2
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I5(push),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_3
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I5(push),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_4
       (.I0(\conservative_gen.num_beat_pred_br10__0 [7]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [7]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_5
       (.I0(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [6]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_6
       (.I0(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [5]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_7
       (.I0(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [4]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_n_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__1 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4_n_0 ),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__1 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[3]_i_3 
       (.I0(\conservative_gen.burst_valid ),
        .I1(\conservative_gen.next_burst ),
        .I2(full_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_n_0),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00B0B0B0)) 
    \raddr[3]_i_4 
       (.I0(\conservative_gen.next_burst ),
        .I1(\conservative_gen.burst_valid ),
        .I2(empty_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(full_n_reg_n_0),
        .O(\raddr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0
   (full_n_reg_0,
    \bus_wide_gen.single_beat0 ,
    p_66_in,
    E,
    \bus_wide_gen.offset_pack_buf_reg[32] ,
    \bus_wide_gen.offset_pack_buf_reg[33] ,
    \bus_wide_gen.offset_pack_buf_reg[33]_0 ,
    p_68_in,
    dout_vld_reg_0,
    \dout_reg[33] ,
    SR,
    ap_clk,
    local_CHN_AWREADY,
    \data_p2_reg[0] ,
    \dout_reg[0] ,
    p_65_in,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    Q,
    \bus_wide_gen.beat_len_cnt[0]_i_3 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.beat_len_cnt[0]_i_3_0 ,
    \bus_wide_gen.beat_len_cnt[0]_i_3_1 ,
    \bus_wide_gen.beat_len_cnt[0]_i_4 ,
    \dout_reg[29] ,
    S,
    \dout_reg[33]_0 );
  output full_n_reg_0;
  output \bus_wide_gen.single_beat0 ;
  output p_66_in;
  output [0:0]E;
  output \bus_wide_gen.offset_pack_buf_reg[32] ;
  output \bus_wide_gen.offset_pack_buf_reg[33] ;
  output \bus_wide_gen.offset_pack_buf_reg[33]_0 ;
  output p_68_in;
  output dout_vld_reg_0;
  output [33:0]\dout_reg[33] ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_AWREADY;
  input \data_p2_reg[0] ;
  input \dout_reg[0] ;
  input p_65_in;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input [1:0]Q;
  input \bus_wide_gen.beat_len_cnt[0]_i_3 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.beat_len_cnt[0]_i_3_0 ;
  input \bus_wide_gen.beat_len_cnt[0]_i_3_1 ;
  input \bus_wide_gen.beat_len_cnt[0]_i_4 ;
  input [5:0]\dout_reg[29] ;
  input [0:0]S;
  input [1:0]\dout_reg[33]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3_1 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_4 ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_buf_reg[32] ;
  wire \bus_wide_gen.offset_pack_buf_reg[33] ;
  wire \bus_wide_gen.offset_pack_buf_reg[33]_0 ;
  wire \bus_wide_gen.single_beat0 ;
  wire \data_p2_reg[0] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [5:0]\dout_reg[29] ;
  wire [33:0]\dout_reg[33] ;
  wire [1:0]\dout_reg[33]_0 ;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire empty_n1__0;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__0;
  wire full_n_i_1__1_n_0;
  wire full_n_reg_0;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__0_n_0 ;
  wire \num_data_cnt[1]_i_1__1_n_0 ;
  wire \num_data_cnt[2]_i_1__1_n_0 ;
  wire \num_data_cnt[3]_i_1__1_n_0 ;
  wire \num_data_cnt[4]_i_1__1_n_0 ;
  wire \num_data_cnt[4]_i_2__1_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire raddr112_in__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.beat_len_cnt[0]_i_3 (\bus_wide_gen.beat_len_cnt[0]_i_3 ),
        .\bus_wide_gen.beat_len_cnt[0]_i_3_0 (\bus_wide_gen.beat_len_cnt[0]_i_3_0 ),
        .\bus_wide_gen.beat_len_cnt[0]_i_3_1 (\bus_wide_gen.beat_len_cnt[0]_i_3_1 ),
        .\bus_wide_gen.beat_len_cnt[0]_i_4 (\bus_wide_gen.beat_len_cnt[0]_i_4 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_buf_reg[32] (\bus_wide_gen.offset_pack_buf_reg[32] ),
        .\bus_wide_gen.offset_pack_buf_reg[33] (\bus_wide_gen.offset_pack_buf_reg[33] ),
        .\bus_wide_gen.offset_pack_buf_reg[33]_0 (\bus_wide_gen.offset_pack_buf_reg[33]_0 ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (\dout_reg[0] ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (full_n_reg_0),
        .\dout_reg[33]_2 (\data_p2_reg[0] ),
        .\dout_reg[33]_3 (\dout_reg[33]_0 ),
        .\dout_reg[33]_4 (raddr_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .p_65_in(p_65_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hAAA22222)) 
    \bus_wide_gen.offset_pack_buf[33]_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(p_65_in),
        .O(\bus_wide_gen.single_beat0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \bus_wide_gen.offset_valid_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(p_65_in),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0] ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1 
       (.I0(full_n_reg_0),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__1
       (.I0(pop),
        .I1(\bus_wide_gen.single_beat0 ),
        .I2(\bus_wide_gen.offset_empty_n ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    empty_n_i_1__2
       (.I0(empty_n1__0),
        .I1(pop),
        .I2(\data_p2_reg[0] ),
        .I3(local_CHN_AWREADY),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFF4CCC)) 
    full_n_i_1__1
       (.I0(full_n2__0),
        .I1(full_n_reg_0),
        .I2(local_CHN_AWREADY),
        .I3(\data_p2_reg[0] ),
        .I4(\bus_wide_gen.single_beat0 ),
        .O(full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    full_n_i_2__9
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(full_n2__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__1 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_AWREADY),
        .I2(\data_p2_reg[0] ),
        .I3(pop),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h08880000AAAAAAAA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(p_66_in),
        .I3(p_65_in),
        .I4(\bus_wide_gen.offset_empty_n ),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \num_data_cnt[1]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .I3(full_n_reg_0),
        .I4(\bus_wide_gen.single_beat0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \num_data_cnt[2]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(\bus_wide_gen.single_beat0 ),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__1 
       (.I0(\bus_wide_gen.single_beat0 ),
        .I1(push),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_data_cnt[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_AWREADY),
        .I2(\data_p2_reg[0] ),
        .I3(\bus_wide_gen.single_beat0 ),
        .O(\num_data_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__1 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h222A0000AAAAAAAA)) 
    \num_data_cnt[4]_i_3__1 
       (.I0(push),
        .I1(p_65_in),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0] ),
        .I5(\bus_wide_gen.offset_empty_n ),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[0]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[1]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[2]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[3]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[4]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0AC0C0C0C0C0C0C0)) 
    \raddr[3]_i_1__2 
       (.I0(empty_n_reg_n_0),
        .I1(raddr112_in__0),
        .I2(pop),
        .I3(\data_p2_reg[0] ),
        .I4(local_CHN_AWREADY),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__4 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1
   (\bus_wide_gen.local_HLS_WVALID ,
    full_n_reg_0,
    ap_block_pp0_stage0_subdone,
    Q,
    p_65_in,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    DI,
    \mOutPtr_reg[4]_0 ,
    \num_data_cnt_reg[1]_0 ,
    full_n_reg_1,
    \bus_wide_gen.data_valid_reg_2 ,
    ap_rst_n_0,
    \bus_wide_gen.first_beat_set_reg ,
    S,
    \num_data_cnt_reg[3]_0 ,
    \mOutPtr_reg[5]_0 ,
    \num_data_cnt_reg[5]_0 ,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \dout_reg[8] ,
    SR,
    ap_clk,
    ap_enable_reg_pp0_iter20,
    push,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    local_AXI_WREADY,
    num_data_cnt1,
    \bus_wide_gen.ready_for_data__0 ,
    p_66_in,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.beat_len_cnt_reg[29] ,
    \bus_wide_gen.first_pad_reg ,
    p_68_in,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.beat_len_cnt_reg[29]_0 ,
    \bus_wide_gen.beat_len_cnt_reg[29]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \bus_wide_gen.last_beat_set_reg ,
    ap_rst_n,
    \bus_wide_gen.last_beat_set_reg_0 ,
    \bus_wide_gen.last_beat_set_reg_1 ,
    \mOutPtr_reg[4]_1 ,
    \dout_reg[7] ,
    D,
    \num_data_cnt_reg[6]_0 );
  output \bus_wide_gen.local_HLS_WVALID ;
  output full_n_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [4:0]Q;
  output p_65_in;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output [3:0]DI;
  output [1:0]\mOutPtr_reg[4]_0 ;
  output [0:0]\num_data_cnt_reg[1]_0 ;
  output full_n_reg_1;
  output \bus_wide_gen.data_valid_reg_2 ;
  output ap_rst_n_0;
  output \bus_wide_gen.first_beat_set_reg ;
  output [3:0]S;
  output [3:0]\num_data_cnt_reg[3]_0 ;
  output [1:0]\mOutPtr_reg[5]_0 ;
  output [1:0]\num_data_cnt_reg[5]_0 ;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output [8:0]\dout_reg[8] ;
  input [0:0]SR;
  input ap_clk;
  input ap_enable_reg_pp0_iter20;
  input push;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input local_AXI_WREADY;
  input num_data_cnt1;
  input \bus_wide_gen.ready_for_data__0 ;
  input p_66_in;
  input [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.beat_len_cnt_reg[29] ;
  input \bus_wide_gen.first_pad_reg ;
  input p_68_in;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_0 ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.pad_oh_reg_reg[3] ;
  input \bus_wide_gen.last_beat_set_reg ;
  input ap_rst_n;
  input \bus_wide_gen.last_beat_set_reg_0 ;
  input \bus_wide_gen.last_beat_set_reg_1 ;
  input [1:0]\mOutPtr_reg[4]_1 ;
  input [7:0]\dout_reg[7] ;
  input [5:0]D;
  input [5:0]\num_data_cnt_reg[6]_0 ;

  wire [5:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.beat_len_cnt_reg[29] ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_1 ;
  wire [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_beat_set_reg ;
  wire \bus_wide_gen.last_beat_set_reg_0 ;
  wire \bus_wide_gen.last_beat_set_reg_1 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [7:0]\dout_reg[7] ;
  wire [8:0]\dout_reg[8] ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__6;
  wire full_n_i_1__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire local_AXI_WREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire [6:5]mOutPtr_reg;
  wire [1:0]\mOutPtr_reg[4]_0 ;
  wire [1:0]\mOutPtr_reg[4]_1 ;
  wire [1:0]\mOutPtr_reg[5]_0 ;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__1_n_0 ;
  wire \num_data_cnt[6]_i_1_n_0 ;
  wire [6:5]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[1]_0 ;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [1:0]\num_data_cnt_reg[5]_0 ;
  wire [5:0]\num_data_cnt_reg[6]_0 ;
  wire p_0_in;
  wire p_0_in42_in;
  wire p_0_in50_in;
  wire p_17_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire raddr112_in__1;
  wire raddr118_out;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[5]_i_2_n_0 ;
  wire \raddr[5]_i_4_n_0 ;
  wire [5:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.beat_len_cnt_reg[29] (\bus_wide_gen.beat_len_cnt_reg[29] ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_0 (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_1 (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_2 (\bus_wide_gen.beat_len_cnt_reg[29]_0 ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_3 (\bus_wide_gen.beat_len_cnt_reg[29]_1 ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_4 (\bus_wide_gen.pad_oh_reg_reg[3] ),
        .\bus_wide_gen.offset_pack_buf_reg[31] (U_fifo_srl_n_2),
        .\bus_wide_gen.offset_valid_reg (p_65_in),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_beat_set_reg_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\bus_wide_gen.local_HLS_WVALID ),
        .\dout_reg[0]_2 (empty_n_reg_n_0),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .dout_vld_reg(U_fifo_srl_n_3),
        .local_AXI_WREADY(local_AXI_WREADY),
        .p_0_in(p_0_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push));
  LUT6 #(
    .INIT(64'h10F0000000000000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(p_68_in),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(p_0_in50_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(p_0_in42_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(p_0_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(p_65_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_2 ));
  LUT6 #(
    .INIT(64'hF3F3F333BBBBBBBB)) 
    \bus_wide_gen.first_beat_set_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_0 ),
        .I1(ap_rst_n),
        .I2(\dout_reg[0] ),
        .I3(\bus_wide_gen.last_beat_set_reg_0 ),
        .I4(\bus_wide_gen.last_beat_set_reg_1 ),
        .I5(p_65_in),
        .O(\bus_wide_gen.first_beat_set_reg ));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFF83FFFFFF800000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(U_fifo_srl_n_3),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I3(U_fifo_srl_n_2),
        .I4(p_66_in),
        .I5(p_0_in),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT6 #(
    .INIT(64'h08080888CCCC0000)) 
    \bus_wide_gen.last_beat_set_i_1 
       (.I0(\bus_wide_gen.last_beat_set_reg ),
        .I1(ap_rst_n),
        .I2(\dout_reg[0] ),
        .I3(\bus_wide_gen.last_beat_set_reg_0 ),
        .I4(\bus_wide_gen.last_beat_set_reg_1 ),
        .I5(p_65_in),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(U_fifo_srl_n_3),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(p_0_in50_in),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'h0088A08800880088)) 
    \bus_wide_gen.pad_oh_reg[2]_i_2 
       (.I0(\bus_wide_gen.local_HLS_WVALID ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .O(p_0_in50_in));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(p_0_in42_in),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'h0088A08800880088)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\bus_wide_gen.local_HLS_WVALID ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .O(p_0_in42_in));
  LUT5 #(
    .INIT(32'hBBFBAAAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_0 ),
        .I3(local_AXI_WREADY),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(\bus_wide_gen.local_HLS_WVALID ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg[4]_0 [0]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[5]),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(DI[3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .I2(DI[1]),
        .I3(DI[2]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555510000000)) 
    full_n_i_1__0
       (.I0(full_n1__6),
        .I1(push),
        .I2(\bus_wide_gen.local_HLS_WVALID ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\dout_reg[0] ),
        .I5(full_n_reg_0),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    full_n_i_2
       (.I0(num_data_cnt1),
        .I1(full_n_i_4_n_0),
        .I2(num_data_cnt_reg[6]),
        .I3(Q[4]),
        .I4(num_data_cnt_reg[5]),
        .O(full_n1__6));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \loop[1].remd_tmp[2][1]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter20),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg[4]_0 [0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h66A666A6A6A666A6)) 
    \mOutPtr[6]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(\bus_wide_gen.local_HLS_WVALID ),
        .I3(\dout_reg[0] ),
        .I4(\dout_reg[0]_0 ),
        .I5(local_AXI_WREADY),
        .O(\mOutPtr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[4]),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .O(\num_data_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6A66AAAA)) 
    \num_data_cnt[6]_i_1 
       (.I0(push),
        .I1(\bus_wide_gen.local_HLS_WVALID ),
        .I2(local_AXI_WREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0] ),
        .O(\num_data_cnt[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [4]),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [5]),
        .Q(num_data_cnt_reg[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_1
       (.I0(num_data_cnt_reg[5]),
        .I1(num_data_cnt_reg[6]),
        .O(\num_data_cnt_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_2
       (.I0(Q[4]),
        .I1(num_data_cnt_reg[5]),
        .O(\num_data_cnt_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1
       (.I0(Q[1]),
        .O(\num_data_cnt_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\num_data_cnt_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\num_data_cnt_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\num_data_cnt_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h6A66AAAA55555555)) 
    p_0_out__15_carry_i_5
       (.I0(Q[1]),
        .I1(\bus_wide_gen.local_HLS_WVALID ),
        .I2(local_AXI_WREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0] ),
        .I5(push),
        .O(\num_data_cnt_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\mOutPtr_reg[4]_0 [1]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6555655565555555)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(pop),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[4]_1 [0]),
        .I5(\mOutPtr_reg[4]_1 [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__0 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h20AA0000AAAAAAAA)) 
    \raddr[3]_i_2__0 
       (.I0(push),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(raddr118_out),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[4]),
        .I5(raddr_reg[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22A2000000000000)) 
    \raddr[4]_i_2 
       (.I0(\bus_wide_gen.local_HLS_WVALID ),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_0 ),
        .I3(local_AXI_WREADY),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \raddr[5]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(raddr112_in__1),
        .I2(pop),
        .I3(push),
        .O(\raddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_0 ),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[5]),
        .I4(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raddr[5]_i_3 
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[1]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(raddr112_in__1));
  LUT6 #(
    .INIT(64'h54D5545454545454)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(\raddr[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[5]_i_2_n_0 ),
        .Q(raddr_reg[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2
   (wreq_valid,
    next_wreq,
    D,
    Q,
    S,
    valid_length,
    dout_vld_reg_0,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[26] ,
    tmp_valid_reg,
    local_CHN_AWREADY,
    tmp_valid_reg_0,
    wrsp_ready,
    \dout_reg[63] );
  output wreq_valid;
  output next_wreq;
  output [0:0]D;
  output [67:0]Q;
  output [2:0]S;
  output valid_length;
  output dout_vld_reg_0;
  output [0:0]full_n_reg_0;
  output full_n_reg_1;
  output [0:0]full_n_reg_2;
  input [0:0]SR;
  input ap_clk;
  input [3:0]\ap_CS_fsm_reg[26] ;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input [63:0]\dout_reg[63] ;

  wire [0:0]D;
  wire [67:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [3:0]\ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire [63:0]\dout_reg[63] ;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__9_n_0;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire gmem_0_AWREADY;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__2_n_0 ;
  wire \num_data_cnt[1]_i_1__2_n_0 ;
  wire \num_data_cnt[2]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_2_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] [3]),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (wreq_valid),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[77]_0 (\raddr_reg_n_0_[0] ),
        .\dout_reg[77]_1 (\raddr_reg_n_0_[1] ),
        .\dout_reg[77]_2 (\raddr_reg_n_0_[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .in(full_n_reg_1),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .pop(pop),
        .push(push),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[26] [3]),
        .I2(\ap_CS_fsm_reg[26] [2]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hAEEEAAAAEEEEEEEE)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(tmp_valid_reg_0),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__11_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__11
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__9
       (.I0(full_n1__3),
        .I1(gmem_0_AWREADY),
        .I2(wreq_valid),
        .I3(next_wreq),
        .O(full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__1
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(gmem_0_AWREADY),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[26] [3]),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[26] [3]),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[26] [3]),
        .I1(gmem_0_AWREADY),
        .I2(empty_n_reg_n_0),
        .I3(wreq_valid),
        .I4(next_wreq),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[26] [3]),
        .I3(next_wreq),
        .I4(wreq_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[26] [3]),
        .I1(gmem_0_AWREADY),
        .I2(wreq_valid),
        .I3(next_wreq),
        .O(\num_data_cnt[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[3]_i_3 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[26] [3]),
        .I2(next_wreq),
        .I3(wreq_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[0]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[1]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[2]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__2_n_0 ),
        .D(\num_data_cnt[3]_i_2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \q1[7]_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[26] [3]),
        .I2(\ap_CS_fsm_reg[26] [1]),
        .I3(\ap_CS_fsm_reg[26] [2]),
        .I4(\ap_CS_fsm_reg[26] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6C6CC3C0CCCC)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F80FC00FF00)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \tmp_addr[63]_i_1 
       (.I0(wreq_valid),
        .I1(tmp_valid_reg),
        .I2(local_CHN_AWREADY),
        .I3(tmp_valid_reg_0),
        .I4(wrsp_ready),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44
   (full_n_reg_0,
    next_rreq,
    S,
    \dout_reg[78] ,
    D,
    \dout_reg[78]_0 ,
    full_n_reg_1,
    \ap_CS_fsm_reg[10] ,
    SR,
    ap_clk,
    Q,
    \dout_reg[0] ,
    local_CHN_ARREADY,
    tmp_valid_reg,
    ready_for_rreq0__0,
    \dout_reg[63] ,
    \dout_reg[63]_0 );
  output full_n_reg_0;
  output next_rreq;
  output [1:0]S;
  output [66:0]\dout_reg[78] ;
  output [0:0]D;
  output \dout_reg[78]_0 ;
  output [1:0]full_n_reg_1;
  output \ap_CS_fsm_reg[10] ;
  input [0:0]SR;
  input ap_clk;
  input [10:0]Q;
  input \dout_reg[0] ;
  input local_CHN_ARREADY;
  input tmp_valid_reg;
  input ready_for_rreq0__0;
  input [63:0]\dout_reg[63] ;
  input [63:0]\dout_reg[63]_0 ;

  wire [0:0]D;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire [63:0]\dout_reg[63] ;
  wire [63:0]\dout_reg[63]_0 ;
  wire [66:0]\dout_reg[78] ;
  wire \dout_reg[78]_0 ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1__7_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__11_n_0;
  wire full_n_reg_0;
  wire [1:0]full_n_reg_1;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire next_rreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__7_n_0 ;
  wire \num_data_cnt[1]_i_1__7_n_0 ;
  wire \num_data_cnt[2]_i_1__7_n_0 ;
  wire \num_data_cnt[3]_i_1__7_n_0 ;
  wire \num_data_cnt[3]_i_2__1_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire ready_for_rreq0__0;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45 U_fifo_srl
       (.D(D),
        .Q({Q[5],Q[0]}),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[12] (full_n_reg_0),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (\dout_reg[63]_0 ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[78]_1 (\dout_reg[78]_0 ),
        .\dout_reg[78]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[78]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[78]_4 (\raddr_reg_n_0_[2] ),
        .full_n_reg(full_n_reg_1[1]),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .pop(pop),
        .push(push),
        .ready_for_rreq0__0(ready_for_rreq0__0),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\ap_CS_fsm[1]_i_8_n_0 ),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'h0111)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(full_n_reg_0),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(full_n_reg_0),
        .O(full_n_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(\dout_reg[0] ),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__12_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__12
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__11
       (.I0(full_n1__3),
        .I1(full_n_reg_0),
        .I2(rreq_valid),
        .I3(next_rreq),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__6
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA56AA5555A955)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \mOutPtr[3]_i_1__7 
       (.I0(full_n_reg_0),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(pop),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2__1 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \num_data_cnt[1]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_rreq),
        .I3(rreq_valid),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_rreq),
        .I3(rreq_valid),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h6A55AAAA)) 
    \num_data_cnt[3]_i_1__7 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(rreq_valid),
        .O(\num_data_cnt[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    \num_data_cnt[3]_i_3__1 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(full_n_reg_0),
        .I3(next_rreq),
        .I4(rreq_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__7_n_0 ),
        .D(\num_data_cnt[0]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__7_n_0 ),
        .D(\num_data_cnt[1]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__7_n_0 ),
        .D(\num_data_cnt[2]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__7_n_0 ),
        .D(\num_data_cnt[3]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6C6CC3C0CCCC)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F80FC00FF00)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \tmp_addr[63]_i_1__0 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(\dout_reg[0] ),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3
   (empty_n_reg_0,
    local_CHN_WVALID,
    local_AXI_WREADY,
    num_data_cnt1,
    push_0,
    E,
    \bus_wide_gen.ready_for_data__0 ,
    DI,
    \bus_wide_gen.data_valid_reg ,
    full_n_reg_0,
    \bus_wide_gen.offset_pack_buf_reg[32] ,
    full_n_reg_1,
    \bus_wide_gen.offset_pack_buf_reg[33] ,
    \dout_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg_0,
    push,
    full_n_i_2,
    empty_n_reg_1,
    \bus_wide_gen.local_HLS_WVALID ,
    pop,
    p_4_in,
    CO,
    \conservative_gen.num_beat_cnt_reg[0] ,
    local_BURST_WREADY,
    \conservative_gen.burst_valid ,
    Q,
    p_68_in,
    \bus_wide_gen.data_gen[0].data_buf_reg[7] ,
    ap_rst_n,
    \bus_wide_gen.add_tail_2 ,
    p_66_in,
    \bus_wide_gen.add_tail_1 ,
    in);
  output empty_n_reg_0;
  output local_CHN_WVALID;
  output local_AXI_WREADY;
  output num_data_cnt1;
  output push_0;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]DI;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]full_n_reg_0;
  output [0:0]\bus_wide_gen.offset_pack_buf_reg[32] ;
  output [0:0]full_n_reg_1;
  output [0:0]\bus_wide_gen.offset_pack_buf_reg[33] ;
  output [35:0]\dout_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input push;
  input full_n_i_2;
  input empty_n_reg_1;
  input \bus_wide_gen.local_HLS_WVALID ;
  input pop;
  input p_4_in;
  input [0:0]CO;
  input \conservative_gen.num_beat_cnt_reg[0] ;
  input local_BURST_WREADY;
  input \conservative_gen.burst_valid ;
  input [0:0]Q;
  input p_68_in;
  input [3:0]\bus_wide_gen.data_gen[0].data_buf_reg[7] ;
  input ap_rst_n;
  input \bus_wide_gen.add_tail_2 ;
  input p_66_in;
  input \bus_wide_gen.add_tail_1 ;
  input [35:0]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.add_tail_1 ;
  wire \bus_wide_gen.add_tail_2 ;
  wire [3:0]\bus_wide_gen.data_gen[0].data_buf_reg[7] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire [0:0]\bus_wide_gen.offset_pack_buf_reg[32] ;
  wire [0:0]\bus_wide_gen.offset_pack_buf_reg[33] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.num_beat_cnt_reg[0] ;
  wire [35:0]\dout_reg[35] ;
  wire dout_vld_reg_0;
  wire empty_n1__3;
  wire empty_n_i_1__4_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2;
  wire [0:0]full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [35:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_WREADY;
  wire local_CHN_WVALID;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__3_n_0 ;
  wire \num_data_cnt[1]_i_1__3_n_0 ;
  wire \num_data_cnt[2]_i_1__3_n_0 ;
  wire \num_data_cnt[3]_i_1__3_n_0 ;
  wire \num_data_cnt[4]_i_1__2_n_0 ;
  wire \num_data_cnt[4]_i_2__2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_4_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_4__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23] (local_AXI_WREADY),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 (empty_n_reg_1),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .in(in),
        .pop(pop),
        .sel(push_0));
  LUT6 #(
    .INIT(64'hB0B0B000FFFFFFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(p_68_in),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [2]),
        .I4(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I5(ap_rst_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hAA80FFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_68_in),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I3(\bus_wide_gen.add_tail_1 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.offset_pack_buf_reg[33] ));
  LUT6 #(
    .INIT(64'hAAAA8000FFFFFFFF)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_68_in),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [2]),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I4(\bus_wide_gen.add_tail_2 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.offset_pack_buf_reg[32] ));
  LUT6 #(
    .INIT(64'hBBB00000FFFFFFFF)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [0]),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [1]),
        .I4(p_66_in),
        .I5(ap_rst_n),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \conservative_gen.num_beat_cnt[7]_i_1 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(CO),
        .I3(\conservative_gen.num_beat_cnt_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(\conservative_gen.burst_valid ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(local_CHN_WVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__4
       (.I0(empty_n1__3),
        .I1(pop),
        .I2(empty_n_reg_1),
        .I3(local_AXI_WREADY),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__7
       (.I0(full_n1__4),
        .I1(local_AXI_WREADY),
        .I2(p_4_in),
        .O(full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__2
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    full_n_i_3__0
       (.I0(push),
        .I1(full_n_i_2),
        .I2(empty_n_reg_1),
        .I3(local_AXI_WREADY),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .O(num_data_cnt1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(local_AXI_WREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__3 
       (.I0(pop),
        .I1(push_0),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__2 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__2 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(pop),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \num_data_cnt[1]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(p_4_in),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \num_data_cnt[2]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(p_4_in),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__3 
       (.I0(p_4_in),
        .I1(push_0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \num_data_cnt[4]_i_1__2 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(p_4_in),
        .O(\num_data_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__2 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \num_data_cnt[4]_i_3__2 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(p_4_in),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[0]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[1]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[2]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[3]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[4]_i_2__2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    p_3_out_carry_i_1
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(Q),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    p_3_out_carry_i_5
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(local_AXI_WREADY),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__3 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4__0_n_0 ),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__3 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_3__0 
       (.I0(pop),
        .I1(local_AXI_WREADY),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_4__0 
       (.I0(pop),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .O(\raddr[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4
   (\dout_reg[0] ,
    wrsp_ready,
    push__0,
    E,
    num_data_cnt1__0,
    valid_length,
    ap_clk,
    SR,
    next_wreq,
    \dout_reg[0]_0 ,
    local_CHN_AWREADY,
    \bus_wide_gen.offset_full_n ,
    wreq_valid,
    \num_data_cnt_reg[3]_0 ,
    \num_data_cnt_reg[3]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ost_resp_info);
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output [0:0]E;
  output num_data_cnt1__0;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input next_wreq;
  input \dout_reg[0]_0 ;
  input local_CHN_AWREADY;
  input \bus_wide_gen.offset_full_n ;
  input wreq_valid;
  input [0:0]\num_data_cnt_reg[3]_0 ;
  input \num_data_cnt_reg[3]_1 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input ost_resp_info;

  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n1__4;
  wire empty_n_reg_n_0;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__4_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[3]_0 ;
  wire \num_data_cnt_reg[3]_1 ;
  wire ost_resp_info;
  wire push__0;
  wire \raddr[0]_i_1__3_n_0 ;
  wire [3:0]raddr_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .\ap_CS_fsm_reg[32] (E),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .dout_vld_reg(U_fifo_srl_n_18),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n1__4(empty_n1__4),
        .empty_n_reg({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .empty_n_reg_0(U_fifo_srl_n_19),
        .empty_n_reg_1(empty_n_reg_n_0),
        .full_n_reg(push__0),
        .full_n_reg_0(U_fifo_srl_n_4),
        .full_n_reg_1(U_fifo_srl_n_20),
        .full_n_reg_2(wrsp_ready),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[1] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\num_data_cnt_reg[3] (\num_data_cnt_reg[3]_0 ),
        .\num_data_cnt_reg[3]_0 (\num_data_cnt_reg[3]_1 ),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .ost_resp_info(ost_resp_info),
        .\raddr_reg[3] (U_fifo_srl_n_3),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(wrsp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(wrsp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_8),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_7),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_5),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\num_data_cnt[0]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_15),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_14),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_13),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46
   (\dout_reg[0] ,
    ost_ctrl_ready,
    p_1_in,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    Q,
    ursp_ready,
    wrsp_type);
  output \dout_reg[0] ;
  output ost_ctrl_ready;
  output p_1_in;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire empty_n1__9;
  wire empty_n_reg_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__9_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_valid;
  wire p_1_in;
  wire push;
  wire \raddr[0]_i_1__5_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47 U_fifo_srl
       (.D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(p_1_in),
        .dout_vld_reg_0(Q),
        .empty_n1__9(empty_n1__9),
        .empty_n_reg({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .empty_n_reg_0(U_fifo_srl_n_17),
        .empty_n_reg_1(empty_n_reg_n_0),
        .full_n_reg(U_fifo_srl_n_7),
        .full_n_reg_0(U_fifo_srl_n_16),
        .full_n_reg_1(U_fifo_srl_n_18),
        .full_n_reg_2(ost_ctrl_ready),
        .\mOutPtr_reg[1] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_valid(ost_resp_valid),
        .push(push),
        .\raddr_reg[3] (U_fifo_srl_n_8),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(ost_resp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_12),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_11),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\num_data_cnt[0]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_5),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_4),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_3),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_15),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_14),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48
   (full_n_reg_0,
    DIPADIP,
    push_0,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    local_CHN_RREADY,
    Q,
    \dout_reg[0] ,
    push);
  output full_n_reg_0;
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input local_CHN_RREADY;
  input [0:0]Q;
  input [0:0]\dout_reg[0] ;
  input push;

  wire [0:0]DIPADIP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__12_n_0;
  wire empty_n1__12;
  wire empty_n_i_1__12_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__10_n_0;
  wire full_n_reg_0;
  wire local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__12_n_0 ;
  wire \num_data_cnt[1]_i_1__8_n_0 ;
  wire \num_data_cnt[2]_i_1__8_n_0 ;
  wire \num_data_cnt[3]_i_1__8_n_0 ;
  wire \num_data_cnt[4]_i_1__5_n_0 ;
  wire \num_data_cnt[4]_i_2__5_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_burst_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_17_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[1]_i_1__7_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__6_n_0 ;
  wire \raddr[3]_i_4__3_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53 U_fifo_srl
       (.DIPADIP(DIPADIP),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (Q),
        .local_CHN_RREADY(local_CHN_RREADY),
        .ost_burst_empty_n(ost_burst_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[0] ),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .I4(ost_burst_empty_n),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(ost_burst_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__12
       (.I0(empty_n1__12),
        .I1(pop),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__10
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(ost_burst_empty_n),
        .I3(push),
        .I4(\dout_reg[0] ),
        .O(full_n_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__7
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7878887888788878)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(ost_burst_empty_n),
        .I4(\dout_reg[0] ),
        .I5(push),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    \mOutPtr[4]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(push),
        .I3(\dout_reg[0] ),
        .I4(ost_burst_empty_n),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__12 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__8 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \num_data_cnt[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(ost_burst_empty_n),
        .I3(local_CHN_RREADY),
        .I4(Q),
        .I5(\dout_reg[0] ),
        .O(\num_data_cnt[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__5 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \num_data_cnt[4]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(\dout_reg[0] ),
        .I3(Q),
        .I4(local_CHN_RREADY),
        .I5(ost_burst_empty_n),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[0]_i_1__12_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[1]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[2]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[3]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[4]_i_2__5_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__6 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4__3_n_0 ),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__6 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__3 
       (.I0(ost_burst_empty_n),
        .I1(\dout_reg[0] ),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  LUT6 #(
    .INIT(64'h00008F008F008F00)) 
    \raddr[3]_i_4__3 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(ost_burst_empty_n),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__7_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__6_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49
   (ost_ctrl_empty_n,
    ost_ctrl_ready,
    SR,
    ap_clk,
    ost_ctrl_valid,
    local_BURST_RREADY,
    m_axi_gmem_ARREADY,
    \num_data_cnt_reg[0]_0 ,
    \num_data_cnt_reg[0]_1 ,
    num_data_cnt1__0);
  output ost_ctrl_empty_n;
  output ost_ctrl_ready;
  input [0:0]SR;
  input ap_clk;
  input ost_ctrl_valid;
  input local_BURST_RREADY;
  input m_axi_gmem_ARREADY;
  input \num_data_cnt_reg[0]_0 ;
  input \num_data_cnt_reg[0]_1 ;
  input num_data_cnt1__0;

  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__11_n_0;
  wire empty_n1__11;
  wire empty_n_i_1__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__4_n_0;
  wire local_BURST_RREADY;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire m_axi_gmem_ARREADY;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__11_n_0 ;
  wire \num_data_cnt[1]_i_1__10_n_0 ;
  wire \num_data_cnt[2]_i_1__10_n_0 ;
  wire \num_data_cnt[3]_i_1__10_n_0 ;
  wire \num_data_cnt[4]_i_1__7_n_0 ;
  wire \num_data_cnt[4]_i_2__7_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[0]_0 ;
  wire \num_data_cnt_reg[0]_1 ;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_17_in;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(local_BURST_RREADY),
        .I2(ost_ctrl_empty_n),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(ost_ctrl_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__11
       (.I0(empty_n1__11),
        .I1(local_BURST_RREADY),
        .I2(ost_ctrl_empty_n),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__11));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__4
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(ost_ctrl_empty_n),
        .I3(local_BURST_RREADY),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__8
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__10 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__7 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(ost_ctrl_empty_n),
        .I4(local_BURST_RREADY),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_3__7 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(local_BURST_RREADY),
        .I3(ost_ctrl_empty_n),
        .I4(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__11 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .I1(ost_ctrl_valid),
        .I2(ost_ctrl_ready),
        .I3(local_BURST_RREADY),
        .I4(ost_ctrl_empty_n),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__10 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h75FF8A008A008A00)) 
    \num_data_cnt[4]_i_1__7 
       (.I0(ost_ctrl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\num_data_cnt_reg[0]_0 ),
        .I3(\num_data_cnt_reg[0]_1 ),
        .I4(ost_ctrl_empty_n),
        .I5(local_BURST_RREADY),
        .O(\num_data_cnt[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__7 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[0]_i_1__11_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[1]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[2]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[3]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[4]_i_2__7_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    ursp_ready,
    ap_done,
    dout_vld_reg_1,
    SR,
    ap_clk,
    push__0,
    dout_vld_reg_2,
    num_data_cnt1__0,
    E);
  output dout_vld_reg_0;
  output ursp_ready;
  output ap_done;
  output [0:0]dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input push__0;
  input [1:0]dout_vld_reg_2;
  input num_data_cnt1__0;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire [1:0]dout_vld_reg_2;
  wire empty_n_i_1__6_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__5_n_0 ;
  wire \num_data_cnt[1]_i_1__5_n_0 ;
  wire \num_data_cnt[2]_i_1__5_n_0 ;
  wire \num_data_cnt[3]_i_2__0_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire p_17_in;
  wire pop;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .I2(dout_vld_reg_2[0]),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[1]),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__10_n_0),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__10
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    empty_n_i_3__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[1]),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h55551000)) 
    full_n_i_1__2
       (.I0(full_n1__3),
        .I1(push__0),
        .I2(dout_vld_reg_2[1]),
        .I3(dout_vld_reg_0),
        .I4(ursp_ready),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__4
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_task_ap_done_i_2
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[1]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hA6AA666659559999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_2[1]),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h66A6)) 
    \mOutPtr[3]_i_1__5 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[1]),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \mOutPtr[3]_i_3 
       (.I0(push__0),
        .I1(dout_vld_reg_2[1]),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \num_data_cnt[1]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[1]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[1]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__0 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \bus_wide_gen.last_split0__2 ,
    p_21_in,
    full_n_reg_1,
    ready_for_rreq0__0,
    \dout_reg[3] ,
    ap_rst_n_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    SR,
    ap_clk,
    local_CHN_ARREADY,
    \mOutPtr_reg[0]_0 ,
    p_22_in,
    Q,
    E,
    \dout_reg[3]_0 ,
    \bus_wide_gen.last_data__0 ,
    p_17_in,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_3 ,
    \dout_reg[3]_1 ,
    \dout_reg[0] ,
    pop_dout__0,
    ap_rst_n,
    \bus_wide_gen.split_cnt1__0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_wide_gen.last_split0__2 ;
  output p_21_in;
  output [0:0]full_n_reg_1;
  output ready_for_rreq0__0;
  output [1:0]\dout_reg[3] ;
  output ap_rst_n_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_ARREADY;
  input \mOutPtr_reg[0]_0 ;
  input p_22_in;
  input [0:0]Q;
  input [0:0]E;
  input [0:0]\dout_reg[3]_0 ;
  input \bus_wide_gen.last_data__0 ;
  input p_17_in;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_3 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]\dout_reg[0] ;
  input pop_dout__0;
  input ap_rst_n;
  input \bus_wide_gen.split_cnt1__0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.last_data__0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt1__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_3 ;
  wire [0:0]\dout_reg[0] ;
  wire [1:0]\dout_reg[3] ;
  wire [0:0]\dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire dout_vld_i_1_n_0;
  wire empty_n1__6;
  wire empty_n_reg_n_0;
  wire full_n2__6;
  wire full_n_i_1_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__6_n_0 ;
  wire \num_data_cnt[1]_i_1_n_0 ;
  wire \num_data_cnt[2]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_1_n_0 ;
  wire \num_data_cnt[4]_i_1_n_0 ;
  wire \num_data_cnt[4]_i_2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_21_in;
  wire p_22_in;
  wire pop_dout__0;
  wire raddr112_in__5;
  wire \raddr[0]_i_1__4_n_0 ;
  wire [3:0]raddr_reg;
  wire ready_for_rreq0__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6 U_fifo_srl
       (.D({U_fifo_srl_n_2,U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5}),
        .E(U_fifo_srl_n_0),
        .Q(mOutPtr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.last_data__0 (\bus_wide_gen.last_data__0 ),
        .\bus_wide_gen.last_split0__2 (\bus_wide_gen.last_split0__2 ),
        .\bus_wide_gen.split_cnt1__0 (\bus_wide_gen.split_cnt1__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_3 (\bus_wide_gen.split_cnt_buf_reg[1]_3 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (raddr_reg),
        .\dout_reg[3]_2 (\bus_wide_gen.offset_valid ),
        .\dout_reg[3]_3 (Q),
        .\dout_reg[3]_4 (E),
        .\dout_reg[3]_5 (\dout_reg[3]_0 ),
        .\dout_reg[3]_6 (\dout_reg[3]_1 ),
        .empty_n1__6(empty_n1__6),
        .empty_n_reg(U_fifo_srl_n_1),
        .empty_n_reg_0({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .empty_n_reg_1(empty_n_reg_n_0),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_17_in(p_17_in),
        .p_21_in(p_21_in),
        .raddr112_in__5(raddr112_in__5),
        .tmp_valid_reg(U_fifo_srl_n_13));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(local_CHN_ARREADY),
        .O(full_n_reg_1));
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_22_in),
        .I3(\bus_wide_gen.offset_valid ),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_13),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFF4CCC)) 
    full_n_i_1
       (.I0(full_n2__6),
        .I1(full_n_reg_0),
        .I2(local_CHN_ARREADY),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop_dout__0),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    full_n_i_2__10
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(full_n2__6));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_5),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_4),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_3),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_0),
        .D(U_fifo_srl_n_2),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \num_data_cnt[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(p_22_in),
        .I5(Q),
        .O(\num_data_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    \num_data_cnt[4]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(local_CHN_ARREADY),
        .I2(full_n_reg_0),
        .I3(Q),
        .I4(p_22_in),
        .I5(\bus_wide_gen.offset_valid ),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[4]_i_2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__5 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__5));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hC4)) 
    tmp_valid_i_2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(local_CHN_ARREADY),
        .I2(full_n_reg_0),
        .O(ready_for_rreq0__0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7
   (D,
    E,
    local_AXI_RVALID,
    full_n_reg_0,
    dout_vld_reg_0,
    DI,
    Q,
    \num_data_cnt_reg[3]_0 ,
    \num_data_cnt_reg[6]_0 ,
    ready_for_outstanding,
    S,
    \num_data_cnt_reg[3]_1 ,
    \mOutPtr_reg[7]_0 ,
    \num_data_cnt_reg[7]_0 ,
    ap_clk,
    SR,
    mem_reg,
    DIPADIP,
    mem_reg_0,
    local_AXI_RREADY,
    ap_rst_n,
    \mOutPtr_reg[8]_0 ,
    \num_data_cnt_reg[8]_0 );
  output [32:0]D;
  output [0:0]E;
  output local_AXI_RVALID;
  output full_n_reg_0;
  output [0:0]dout_vld_reg_0;
  output [3:0]DI;
  output [3:0]Q;
  output [3:0]\num_data_cnt_reg[3]_0 ;
  output [3:0]\num_data_cnt_reg[6]_0 ;
  output ready_for_outstanding;
  output [3:0]S;
  output [3:0]\num_data_cnt_reg[3]_1 ;
  output [3:0]\mOutPtr_reg[7]_0 ;
  output [3:0]\num_data_cnt_reg[7]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]mem_reg;
  input [0:0]DIPADIP;
  input [0:0]mem_reg_0;
  input local_AXI_RREADY;
  input ap_rst_n;
  input [7:0]\mOutPtr_reg[8]_0 ;
  input [7:0]\num_data_cnt_reg[8]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__8_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n1__8;
  wire empty_n_i_1__8_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__8;
  wire full_n_i_1__12_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire [8:7]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[7]_0 ;
  wire [7:0]\mOutPtr_reg[8]_0 ;
  wire [32:0]mem_reg;
  wire [0:0]mem_reg_0;
  wire \num_data_cnt[0]_i_1__8_n_0 ;
  wire \num_data_cnt[8]_i_1_n_0 ;
  wire [8:7]num_data_cnt_reg;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [3:0]\num_data_cnt_reg[3]_1 ;
  wire [3:0]\num_data_cnt_reg[6]_0 ;
  wire [3:0]\num_data_cnt_reg[7]_0 ;
  wire [7:0]\num_data_cnt_reg[8]_0 ;
  wire pop;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[1]_i_2_n_0 ;
  wire \raddr[2]_i_1__8_n_0 ;
  wire \raddr[3]_i_1__8_n_0 ;
  wire \raddr[3]_i_2__8_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr[7]_i_3_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem U_fifo_mem
       (.D(D),
        .DIPADIP(DIPADIP),
        .Q({\raddr_reg_n_0_[7] ,\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] ,\raddr_reg_n_0_[4] ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .local_AXI_RREADY(local_AXI_RREADY),
        .mem_reg_0({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_1(mem_reg),
        .mem_reg_2(full_n_reg_0),
        .mem_reg_3(mem_reg_0),
        .mem_reg_4(empty_n_reg_n_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(local_AXI_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(local_AXI_RVALID),
        .I1(local_AXI_RREADY),
        .O(dout_vld_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(local_AXI_RREADY),
        .I2(local_AXI_RVALID),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(local_AXI_RVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__8
       (.I0(empty_n1__8),
        .I1(local_AXI_RREADY),
        .I2(local_AXI_RVALID),
        .I3(empty_n_reg_n_0),
        .I4(mem_reg_0),
        .I5(full_n_reg_0),
        .O(empty_n_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    empty_n_i_2__5
       (.I0(Q[0]),
        .I1(empty_n_i_3__1_n_0),
        .I2(mOutPtr_reg[8]),
        .I3(mOutPtr_reg[7]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(empty_n1__8));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(DI[3]),
        .I1(Q[1]),
        .I2(DI[1]),
        .I3(DI[2]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    full_n_i_1__12
       (.I0(local_AXI_RVALID),
        .I1(local_AXI_RREADY),
        .I2(full_n_reg_0),
        .I3(mem_reg_0),
        .I4(full_n2__8),
        .O(full_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    full_n_i_2__11
       (.I0(num_data_cnt_reg[8]),
        .I1(full_n_i_3__1_n_0),
        .I2(\num_data_cnt_reg[6]_0 [3]),
        .I3(num_data_cnt_reg[7]),
        .I4(\num_data_cnt_reg[6]_0 [1]),
        .I5(\num_data_cnt_reg[6]_0 [2]),
        .O(full_n2__8));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\num_data_cnt_reg[3]_0 [2]),
        .I1(\num_data_cnt_reg[3]_0 [3]),
        .I2(\num_data_cnt_reg[6]_0 [0]),
        .I3(\num_data_cnt_reg[3]_0 [1]),
        .O(full_n_i_3__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(local_AXI_RVALID),
        .I4(local_AXI_RREADY),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [7]),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__8 
       (.I0(\num_data_cnt_reg[6]_0 [0]),
        .O(\num_data_cnt[0]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg_0),
        .I2(local_AXI_RVALID),
        .I3(local_AXI_RREADY),
        .O(\num_data_cnt[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__8_n_0 ),
        .Q(\num_data_cnt_reg[6]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [0]),
        .Q(\num_data_cnt_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [1]),
        .Q(\num_data_cnt_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [2]),
        .Q(\num_data_cnt_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [3]),
        .Q(\num_data_cnt_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [4]),
        .Q(\num_data_cnt_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [5]),
        .Q(\num_data_cnt_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [6]),
        .Q(num_data_cnt_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [7]),
        .Q(num_data_cnt_reg[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_1
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_2
       (.I0(\num_data_cnt_reg[6]_0 [3]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_3
       (.I0(\num_data_cnt_reg[6]_0 [2]),
        .I1(\num_data_cnt_reg[6]_0 [3]),
        .O(\num_data_cnt_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_4
       (.I0(\num_data_cnt_reg[6]_0 [1]),
        .I1(\num_data_cnt_reg[6]_0 [2]),
        .O(\num_data_cnt_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__21_carry_i_1
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .O(\num_data_cnt_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_2
       (.I0(\num_data_cnt_reg[3]_0 [3]),
        .I1(\num_data_cnt_reg[6]_0 [1]),
        .O(\num_data_cnt_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_3
       (.I0(\num_data_cnt_reg[3]_0 [2]),
        .I1(\num_data_cnt_reg[3]_0 [3]),
        .O(\num_data_cnt_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_4
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .I1(\num_data_cnt_reg[3]_0 [2]),
        .O(\num_data_cnt_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'h6A555555)) 
    p_0_out__21_carry_i_5
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .I1(local_AXI_RVALID),
        .I2(local_AXI_RREADY),
        .I3(full_n_reg_0),
        .I4(mem_reg_0),
        .O(\num_data_cnt_reg[3]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[3]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h66A6555555555555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(empty_n_reg_n_0),
        .I2(local_AXI_RVALID),
        .I3(local_AXI_RREADY),
        .I4(full_n_reg_0),
        .I5(mem_reg_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__8 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[4] ),
        .I4(\raddr_reg_n_0_[7] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1 
       (.I0(\raddr[1]_i_2_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[7] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__8 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr[3]_i_2__8_n_0 ),
        .O(\raddr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__8 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr[3]_i_2__8_n_0 ),
        .O(\raddr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__8 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[7] ),
        .I4(\raddr_reg_n_0_[6] ),
        .I5(\raddr_reg_n_0_[1] ),
        .O(\raddr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[7] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[4] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(local_AXI_RVALID),
        .I2(local_AXI_RREADY),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr[7]_i_3_n_0 ),
        .I3(\raddr_reg_n_0_[6] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8
   (full_n_reg_0,
    burst_valid,
    local_BURST_AWVALID__1,
    \dout_reg[63] ,
    SR,
    ap_clk,
    full_n_reg_1,
    p_6_in,
    Q,
    burst_handling,
    in);
  output full_n_reg_0;
  output burst_valid;
  output local_BURST_AWVALID__1;
  output [61:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input full_n_reg_1;
  input p_6_in;
  input [0:0]Q;
  input burst_handling;
  input [61:0]in;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_handling;
  wire burst_valid;
  wire [61:0]\dout_reg[63] ;
  wire dout_vld_i_1__10_n_0;
  wire empty_n1__10;
  wire empty_n_i_1__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__10;
  wire full_n_i_1__3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [61:0]in;
  wire local_BURST_AWVALID__1;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__10_n_0 ;
  wire \num_data_cnt[1]_i_1__9_n_0 ;
  wire \num_data_cnt[2]_i_1__9_n_0 ;
  wire \num_data_cnt[3]_i_1__9_n_0 ;
  wire \num_data_cnt[4]_i_1__6_n_0 ;
  wire \num_data_cnt[4]_i_2__6_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_6_in;
  wire pop;
  wire push;
  wire raddr112_in__8;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__8_n_0 ;
  wire \raddr[2]_i_1__7_n_0 ;
  wire \raddr[3]_i_1__7_n_0 ;
  wire \raddr[3]_i_2__7_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[2]_1 (burst_valid),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (full_n_reg_0),
        .\dout_reg[63]_2 (full_n_reg_1),
        .\dout_reg[63]_3 (raddr_reg),
        .in(in),
        .p_6_in(p_6_in),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_6_in),
        .I3(burst_valid),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__10
       (.I0(empty_n1__10),
        .I1(pop),
        .I2(full_n_reg_1),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__10_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__10));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF4C4C4C4C4C4C4C)) 
    full_n_i_1__3
       (.I0(full_n2__10),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(burst_valid),
        .I4(p_6_in),
        .I5(Q),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    full_n_i_2__12
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(full_n2__10));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__9 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    \mOutPtr[4]_i_3__6 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(p_6_in),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \num_data_cnt[1]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(Q),
        .I3(p_6_in),
        .I4(burst_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__9 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(burst_valid),
        .I3(p_6_in),
        .I4(Q),
        .O(\num_data_cnt[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__6 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__6 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(p_6_in),
        .I4(burst_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[0]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[1]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[2]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[3]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[4]_i_2__6_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_n_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h0AC0C0C0)) 
    \raddr[3]_i_1__7 
       (.I0(empty_n_reg_n_0),
        .I1(raddr112_in__8),
        .I2(pop),
        .I3(full_n_reg_1),
        .I4(full_n_reg_0),
        .O(\raddr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__7 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__6 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__8));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[1]_i_1__8_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[2]_i_1__7_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[3]_i_2__7_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \state[0]_i_3 
       (.I0(burst_valid),
        .I1(burst_handling),
        .I2(Q),
        .O(local_BURST_AWVALID__1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_load
   (push,
    \bus_wide_gen.offset_full_n ,
    full_n_reg,
    local_CHN_RREADY,
    tmp_valid_reg_0,
    local_BURST_RREADY,
    \bus_wide_gen.data_valid_reg_0 ,
    indvar_flatten12_fu_1182,
    \ap_CS_fsm_reg[19] ,
    E,
    \tmp_len_reg[17]_0 ,
    full_n_reg_0,
    \ap_CS_fsm_reg[10] ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_clk,
    SR,
    mem_reg,
    DIPADIP,
    ap_enable_reg_pp0_iter11,
    ap_rst_n,
    local_CHN_ARREADY,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    Q,
    mem_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[63] ,
    \dout_reg[63]_0 );
  output push;
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output local_CHN_RREADY;
  output tmp_valid_reg_0;
  output local_BURST_RREADY;
  output \bus_wide_gen.data_valid_reg_0 ;
  output indvar_flatten12_fu_1182;
  output \ap_CS_fsm_reg[19] ;
  output [0:0]E;
  output [69:0]\tmp_len_reg[17]_0 ;
  output [1:0]full_n_reg_0;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]mem_reg;
  input [0:0]DIPADIP;
  input ap_enable_reg_pp0_iter11;
  input ap_rst_n;
  input local_CHN_ARREADY;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [10:0]Q;
  input [0:0]mem_reg_0;
  input \bus_wide_gen.ready_for_data__0 ;
  input [63:0]\dout_reg[63] ;
  input [63:0]\dout_reg[63]_0 ;

  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_48;
  wire buff_rdata_n_5;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_6;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_data_pred_reg_n_0 ;
  wire \bus_wide_gen.first_split_pred_reg_n_0 ;
  wire \bus_wide_gen.last_data__0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rdata_last ;
  wire \bus_wide_gen.rdata_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.rs_rdata_int_n_1 ;
  wire \bus_wide_gen.rs_rdata_int_n_12 ;
  wire \bus_wide_gen.rs_rdata_int_n_13 ;
  wire \bus_wide_gen.rs_rdata_int_n_14 ;
  wire \bus_wide_gen.rs_rdata_int_n_15 ;
  wire \bus_wide_gen.rs_rdata_int_n_16 ;
  wire \bus_wide_gen.rs_rdata_int_n_17 ;
  wire \bus_wide_gen.rs_rdata_int_n_18 ;
  wire \bus_wide_gen.rs_rdata_int_n_19 ;
  wire \bus_wide_gen.rs_rdata_int_n_20 ;
  wire \bus_wide_gen.rs_rdata_int_n_21 ;
  wire \bus_wide_gen.rs_rdata_int_n_22 ;
  wire \bus_wide_gen.rs_rdata_int_n_23 ;
  wire \bus_wide_gen.rs_rdata_int_n_24 ;
  wire \bus_wide_gen.rs_rdata_int_n_25 ;
  wire \bus_wide_gen.rs_rdata_int_n_26 ;
  wire \bus_wide_gen.rs_rdata_int_n_27 ;
  wire \bus_wide_gen.rs_rdata_int_n_28 ;
  wire \bus_wide_gen.rs_rdata_int_n_29 ;
  wire \bus_wide_gen.rs_rdata_int_n_3 ;
  wire \bus_wide_gen.rs_rdata_int_n_30 ;
  wire \bus_wide_gen.rs_rdata_int_n_31 ;
  wire \bus_wide_gen.rs_rdata_int_n_32 ;
  wire \bus_wide_gen.rs_rdata_int_n_33 ;
  wire \bus_wide_gen.rs_rdata_int_n_34 ;
  wire \bus_wide_gen.rs_rdata_int_n_35 ;
  wire \bus_wide_gen.rs_rdata_int_n_36 ;
  wire \bus_wide_gen.rs_rdata_int_n_37 ;
  wire \bus_wide_gen.rs_rdata_int_n_38 ;
  wire \bus_wide_gen.rs_rdata_int_n_39 ;
  wire \bus_wide_gen.rs_rdata_int_n_40 ;
  wire \bus_wide_gen.rs_rdata_int_n_41 ;
  wire \bus_wide_gen.rs_rdata_int_n_42 ;
  wire \bus_wide_gen.rs_rdata_int_n_43 ;
  wire \bus_wide_gen.rs_rdata_int_n_44 ;
  wire \bus_wide_gen.rs_rdata_int_n_45 ;
  wire \bus_wide_gen.split_cnt1__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [63:0]\dout_reg[63] ;
  wire [63:0]\dout_reg[63]_0 ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire full_n_reg;
  wire [1:0]full_n_reg_0;
  wire indvar_flatten12_fu_1182;
  wire load_p2;
  wire [0:0]local_AXI_RLAST;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_RREADY;
  wire [6:0]mOutPtr_reg;
  wire [32:0]mem_reg;
  wire [0:0]mem_reg_0;
  wire next_rreq;
  wire [6:0]num_data_cnt_reg;
  wire [78:68]out_rreq_pack;
  wire p_0_out__21_carry__0_n_1;
  wire p_0_out__21_carry__0_n_2;
  wire p_0_out__21_carry__0_n_3;
  wire p_0_out__21_carry__0_n_4;
  wire p_0_out__21_carry__0_n_5;
  wire p_0_out__21_carry__0_n_6;
  wire p_0_out__21_carry__0_n_7;
  wire p_0_out__21_carry_n_0;
  wire p_0_out__21_carry_n_1;
  wire p_0_out__21_carry_n_2;
  wire p_0_out__21_carry_n_3;
  wire p_0_out__21_carry_n_4;
  wire p_0_out__21_carry_n_5;
  wire p_0_out__21_carry_n_6;
  wire p_0_out__21_carry_n_7;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_17_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire pop_dout__0;
  wire push;
  wire ready_for_outstanding;
  wire ready_for_rreq0__0;
  wire [17:6]tmp_len0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [69:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire [3:3]NLW_p_0_out__21_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized7 buff_rdata
       (.D({local_AXI_RLAST,buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32}),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_40}),
        .DIPADIP(DIPADIP),
        .E(push),
        .Q({mOutPtr_reg[6:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(load_p2),
        .full_n_reg_0(local_CHN_RREADY),
        .local_AXI_RREADY(local_AXI_RREADY),
        .local_AXI_RVALID(local_AXI_RVALID),
        .\mOutPtr_reg[7]_0 ({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}),
        .\mOutPtr_reg[8]_0 ({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .\num_data_cnt_reg[3]_0 ({num_data_cnt_reg[3:1],buff_rdata_n_48}),
        .\num_data_cnt_reg[3]_1 ({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}),
        .\num_data_cnt_reg[6]_0 ({num_data_cnt_reg[6:4],num_data_cnt_reg[0]}),
        .\num_data_cnt_reg[7]_0 ({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .\num_data_cnt_reg[8]_0 ({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7,p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .ready_for_outstanding(ready_for_outstanding));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_44 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_43 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_42 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_41 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_40 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_39 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_12 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_data_pred_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_3 ),
        .Q(\bus_wide_gen.first_data_pred_reg_n_0 ),
        .R(1'b0));
  FDRE \bus_wide_gen.first_split_pred_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_1 ),
        .Q(\bus_wide_gen.first_split_pred_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized6 \bus_wide_gen.rreq_offset 
       (.E(p_20_in),
        .Q(\bus_wide_gen.rdata_last ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rreq_offset_n_8 ),
        .\bus_wide_gen.last_data__0 (\bus_wide_gen.last_data__0 ),
        .\bus_wide_gen.last_split0__2 (\bus_wide_gen.last_split0__2 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt1__0 (\bus_wide_gen.split_cnt1__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_9 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.first_data_pred_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.first_split_pred_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_3 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\dout_reg[0] (\tmp_len_reg[17]_0 [64]),
        .\dout_reg[3] (\bus_wide_gen.data_buf1__0 ),
        .\dout_reg[3]_0 (\bus_wide_gen.rdata_valid ),
        .\dout_reg[3]_1 (\tmp_len_reg[17]_0 [1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(E),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mOutPtr_reg[0]_0 (tmp_valid_reg_0),
        .p_17_in(p_17_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .pop_dout__0(pop_dout__0),
        .ready_for_rreq0__0(ready_for_rreq0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice \bus_wide_gen.rs_rdata_int 
       (.D({local_AXI_RLAST,buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32}),
        .E(p_20_in),
        .Q(\bus_wide_gen.rdata_last ),
        .SR(SR),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[23] ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[31]_1 ({Q[7:6],Q[4:3]}),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_data_pred_reg (\bus_wide_gen.rs_rdata_int_n_3 ),
        .\bus_wide_gen.first_data_pred_reg_0 (\bus_wide_gen.first_data_pred_reg_n_0 ),
        .\bus_wide_gen.first_split_pred_reg (\bus_wide_gen.rs_rdata_int_n_1 ),
        .\bus_wide_gen.first_split_pred_reg_0 ({\bus_wide_gen.rs_rdata_int_n_13 ,\bus_wide_gen.rs_rdata_int_n_14 ,\bus_wide_gen.rs_rdata_int_n_15 ,\bus_wide_gen.rs_rdata_int_n_16 ,\bus_wide_gen.rs_rdata_int_n_17 ,\bus_wide_gen.rs_rdata_int_n_18 ,\bus_wide_gen.rs_rdata_int_n_19 ,\bus_wide_gen.rs_rdata_int_n_20 ,\bus_wide_gen.rs_rdata_int_n_21 ,\bus_wide_gen.rs_rdata_int_n_22 ,\bus_wide_gen.rs_rdata_int_n_23 ,\bus_wide_gen.rs_rdata_int_n_24 ,\bus_wide_gen.rs_rdata_int_n_25 ,\bus_wide_gen.rs_rdata_int_n_26 ,\bus_wide_gen.rs_rdata_int_n_27 ,\bus_wide_gen.rs_rdata_int_n_28 ,\bus_wide_gen.rs_rdata_int_n_29 ,\bus_wide_gen.rs_rdata_int_n_30 ,\bus_wide_gen.rs_rdata_int_n_31 ,\bus_wide_gen.rs_rdata_int_n_32 ,\bus_wide_gen.rs_rdata_int_n_33 ,\bus_wide_gen.rs_rdata_int_n_34 ,\bus_wide_gen.rs_rdata_int_n_35 ,\bus_wide_gen.rs_rdata_int_n_36 ,\bus_wide_gen.rs_rdata_int_n_37 ,\bus_wide_gen.rs_rdata_int_n_38 ,\bus_wide_gen.rs_rdata_int_n_39 ,\bus_wide_gen.rs_rdata_int_n_40 ,\bus_wide_gen.rs_rdata_int_n_41 ,\bus_wide_gen.rs_rdata_int_n_42 ,\bus_wide_gen.rs_rdata_int_n_43 ,\bus_wide_gen.rs_rdata_int_n_44 }),
        .\bus_wide_gen.first_split_pred_reg_1 (\bus_wide_gen.first_split_pred_reg_n_0 ),
        .\bus_wide_gen.last_data__0 (\bus_wide_gen.last_data__0 ),
        .\bus_wide_gen.last_split0__2 (\bus_wide_gen.last_split0__2 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt1__0 (\bus_wide_gen.split_cnt1__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rs_rdata_int_n_45 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_8 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\data_p2_reg[32]_0 (load_p2),
        .local_AXI_RREADY(local_AXI_RREADY),
        .local_AXI_RVALID(local_AXI_RVALID),
        .p_17_in(p_17_in),
        .p_21_in(p_21_in),
        .p_22_in(p_22_in),
        .pop_dout__0(pop_dout__0),
        .\state_reg[0]_0 (\bus_wide_gen.rdata_valid ),
        .\state_reg[0]_1 (\bus_wide_gen.rs_rdata_int_n_12 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_45 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2_44 fifo_rreq
       (.D(tmp_len0[6]),
        .Q(Q),
        .S({fifo_rreq_n_2,fifo_rreq_n_3}),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .\dout_reg[0] (\bus_wide_gen.offset_full_n ),
        .\dout_reg[63] (\dout_reg[63] ),
        .\dout_reg[63]_0 (\dout_reg[63]_0 ),
        .\dout_reg[78] ({out_rreq_pack[78],out_rreq_pack[71],out_rreq_pack[68],fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}),
        .\dout_reg[78]_0 (fifo_rreq_n_72),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .next_rreq(next_rreq),
        .ready_for_rreq0__0(ready_for_rreq0__0),
        .tmp_valid_reg(tmp_valid_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_102[5]_i_2 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .O(indvar_flatten12_fu_1182));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry
       (.CI(1'b0),
        .CO({p_0_out__21_carry_n_0,p_0_out__21_carry_n_1,p_0_out__21_carry_n_2,p_0_out__21_carry_n_3}),
        .CYINIT(num_data_cnt_reg[0]),
        .DI({num_data_cnt_reg[3:1],buff_rdata_n_48}),
        .O({p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .S({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry__0
       (.CI(p_0_out__21_carry_n_0),
        .CO({NLW_p_0_out__21_carry__0_CO_UNCONNECTED[3],p_0_out__21_carry__0_n_1,p_0_out__21_carry__0_n_2,p_0_out__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,num_data_cnt_reg[6:4]}),
        .O({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7}),
        .S({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_40}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(SR));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_len_reg[17]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_len_reg[17]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_len_reg[17]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_len_reg[17]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_len_reg[17]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_len_reg[17]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_len_reg[17]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_len_reg[17]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_len_reg[17]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_len_reg[17]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_len_reg[17]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_len_reg[17]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_len_reg[17]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_len_reg[17]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_len_reg[17]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_len_reg[17]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_len_reg[17]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_len_reg[17]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_len_reg[17]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_len_reg[17]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_len_reg[17]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_len_reg[17]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_len_reg[17]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_len_reg[17]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_len_reg[17]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_len_reg[17]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_len_reg[17]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_len_reg[17]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_len_reg[17]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_len_reg[17]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_len_reg[17]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_len_reg[17]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_len_reg[17]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_len_reg[17]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_len_reg[17]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_len_reg[17]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_len_reg[17]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_len_reg[17]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_len_reg[17]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_len_reg[17]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_len_reg[17]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_19),
        .Q(\tmp_len_reg[17]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_18),
        .Q(\tmp_len_reg[17]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_17),
        .Q(\tmp_len_reg[17]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_16),
        .Q(\tmp_len_reg[17]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_15),
        .Q(\tmp_len_reg[17]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_14),
        .Q(\tmp_len_reg[17]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_13),
        .Q(\tmp_len_reg[17]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_12),
        .Q(\tmp_len_reg[17]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_11),
        .Q(\tmp_len_reg[17]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_10),
        .Q(\tmp_len_reg[17]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_9),
        .Q(\tmp_len_reg[17]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_8),
        .Q(\tmp_len_reg[17]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_7),
        .Q(\tmp_len_reg[17]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_len_reg[17]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_len_reg[17]_0 [9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3],tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(out_rreq_pack[68]),
        .DI({1'b0,out_rreq_pack[78],1'b0,out_rreq_pack[71]}),
        .O({tmp_len0[17],tmp_len0[14:13],tmp_len0[7]}),
        .S({1'b1,fifo_rreq_n_2,1'b1,fifo_rreq_n_3}));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[17]_0 [67]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[17]_0 [68]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[17]_0 [69]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [64]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[17]_0 [65]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[17]_0 [66]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_72),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_mem
   (D,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    SR,
    Q,
    mem_reg_0,
    mem_reg_1,
    DIPADIP,
    mem_reg_2,
    mem_reg_3,
    local_AXI_RREADY,
    ready_for_outstanding_reg,
    mem_reg_4,
    ap_rst_n);
  output [32:0]D;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DIPADIP;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input local_AXI_RREADY;
  input ready_for_outstanding_reg;
  input mem_reg_4;
  input ap_rst_n;

  wire [32:0]D;
  wire [0:0]DIPADIP;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]local_AXI_RLAST;
  wire local_AXI_RREADY;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "depthwise_conv_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_1[15:0]),
        .DIBDI(mem_reg_1[31:16]),
        .DIPADIP({mem_reg_1[32],DIPADIP}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({local_AXI_RLAST,D[32]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hB0FF)) 
    mem_reg_i_1
       (.I0(local_AXI_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(mem_reg_4),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(local_AXI_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_read
   (m_axi_gmem_ARADDR,
    local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \data_p1_reg[32] ,
    DIPADIP,
    m_axi_gmem_ARLEN,
    ap_clk,
    SR,
    ap_rst_n,
    local_CHN_RREADY,
    push,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    local_BURST_RREADY,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \data_p2_reg[81] ,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]DIPADIP;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input local_CHN_RREADY;
  input push;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input local_BURST_RREADY;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input [69:0]\data_p2_reg[81] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \data_p1_reg[0] ;
  wire [32:0]\data_p1_reg[32] ;
  wire [69:0]\data_p2_reg[81] ;
  wire local_BURST_RREADY;
  wire local_CHN_ARREADY;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire \ost_ctrl_gen[0].fifo_burst_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire push_0;
  wire rreq_burst_conv_n_65;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_48 \ost_ctrl_gen[0].fifo_burst 
       (.DIPADIP(DIPADIP),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (\data_p1_reg[32] [32]),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_49 \ost_ctrl_gen[0].fifo_rctl 
       (.SR(SR),
        .ap_clk(ap_clk),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0]_0 (\could_multi_bursts.burst_valid_reg ),
        .\num_data_cnt_reg[0]_1 (rreq_burst_conv_n_65),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter_50 rreq_burst_conv
       (.E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_65),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[81] (\data_p2_reg[81] ),
        .\dout_reg[0] (\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(local_CHN_ARREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4 rs_rdata
       (.D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice
   (local_AXI_RREADY,
    \bus_wide_gen.first_split_pred_reg ,
    E,
    \bus_wide_gen.first_data_pred_reg ,
    Q,
    \state_reg[0]_0 ,
    p_22_in,
    pop_dout__0,
    p_17_in,
    \ap_CS_fsm_reg[19] ,
    \bus_wide_gen.split_cnt1__0 ,
    \bus_wide_gen.last_data__0 ,
    \state_reg[0]_1 ,
    \bus_wide_gen.first_split_pred_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    \bus_wide_gen.first_split_pred_reg_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.first_data_pred_reg_0 ,
    ap_rst_n,
    p_21_in,
    local_AXI_RVALID,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.last_split0__2 ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_buf_reg[31] ,
    ap_enable_reg_pp0_iter11,
    D,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \data_p2_reg[32]_0 );
  output local_AXI_RREADY;
  output \bus_wide_gen.first_split_pred_reg ;
  output [0:0]E;
  output \bus_wide_gen.first_data_pred_reg ;
  output [0:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output p_22_in;
  output pop_dout__0;
  output p_17_in;
  output \ap_CS_fsm_reg[19] ;
  output \bus_wide_gen.split_cnt1__0 ;
  output \bus_wide_gen.last_data__0 ;
  output \state_reg[0]_1 ;
  output [31:0]\bus_wide_gen.first_split_pred_reg_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.first_split_pred_reg_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.first_data_pred_reg_0 ;
  input ap_rst_n;
  input p_21_in;
  input local_AXI_RVALID;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.last_split0__2 ;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input ap_enable_reg_pp0_iter11;
  input [32:0]D;
  input [1:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [3:0]\bus_wide_gen.data_buf_reg[31]_1 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input [0:0]\data_p2_reg[32]_0 ;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter11;
  wire ap_rst_n;
  wire [23:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0__0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire [1:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire [3:0]\bus_wide_gen.data_buf_reg[31]_1 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_data_pred_reg ;
  wire \bus_wide_gen.first_data_pred_reg_0 ;
  wire \bus_wide_gen.first_split_pred_reg ;
  wire [31:0]\bus_wide_gen.first_split_pred_reg_0 ;
  wire \bus_wide_gen.first_split_pred_reg_1 ;
  wire \bus_wide_gen.last_data__0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt1__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[10] ;
  wire \data_p1_reg_n_0_[11] ;
  wire \data_p1_reg_n_0_[12] ;
  wire \data_p1_reg_n_0_[13] ;
  wire \data_p1_reg_n_0_[14] ;
  wire \data_p1_reg_n_0_[15] ;
  wire \data_p1_reg_n_0_[16] ;
  wire \data_p1_reg_n_0_[17] ;
  wire \data_p1_reg_n_0_[18] ;
  wire \data_p1_reg_n_0_[19] ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[20] ;
  wire \data_p1_reg_n_0_[21] ;
  wire \data_p1_reg_n_0_[22] ;
  wire \data_p1_reg_n_0_[23] ;
  wire \data_p1_reg_n_0_[24] ;
  wire \data_p1_reg_n_0_[25] ;
  wire \data_p1_reg_n_0_[26] ;
  wire \data_p1_reg_n_0_[27] ;
  wire \data_p1_reg_n_0_[28] ;
  wire \data_p1_reg_n_0_[29] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[30] ;
  wire \data_p1_reg_n_0_[31] ;
  wire \data_p1_reg_n_0_[3] ;
  wire \data_p1_reg_n_0_[4] ;
  wire \data_p1_reg_n_0_[5] ;
  wire \data_p1_reg_n_0_[6] ;
  wire \data_p1_reg_n_0_[7] ;
  wire \data_p1_reg_n_0_[8] ;
  wire \data_p1_reg_n_0_[9] ;
  wire [32:0]data_p2;
  wire [0:0]\data_p2_reg[32]_0 ;
  wire load_p1;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire [1:0]next__0;
  wire p_17_in;
  wire p_21_in;
  wire p_22_in;
  wire pop_dout__0;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(p_22_in),
        .I3(local_AXI_RVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(p_22_in),
        .I2(state__0[1]),
        .I3(local_AXI_RVALID),
        .I4(local_AXI_RREADY),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.last_split0__2 ),
        .O(p_22_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [0]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[0] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [0]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\data_p1_reg_n_0_[24] ),
        .I1(\data_p1_reg_n_0_[8] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[16] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[0] ),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [10]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[10] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [10]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\data_p1_reg_n_0_[18] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[26] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[10] ),
        .O(\bus_wide_gen.data_buf01_in [10]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [11]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[11] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [11]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\data_p1_reg_n_0_[19] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[27] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[11] ),
        .O(\bus_wide_gen.data_buf01_in [11]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [12]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[12] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [12]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\data_p1_reg_n_0_[20] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[28] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[12] ),
        .O(\bus_wide_gen.data_buf01_in [12]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [13]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[13] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [13]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\data_p1_reg_n_0_[21] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[29] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[13] ),
        .O(\bus_wide_gen.data_buf01_in [13]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [14]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[14] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [14]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\data_p1_reg_n_0_[22] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[30] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[14] ),
        .O(\bus_wide_gen.data_buf01_in [14]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [15]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[15] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [15]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\data_p1_reg_n_0_[23] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[31] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[15] ),
        .O(\bus_wide_gen.data_buf01_in [15]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [16]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[16] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [16]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(\data_p1_reg_n_0_[24] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[16] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [16]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [17]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[17] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [17]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(\data_p1_reg_n_0_[25] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[17] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [17]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [18]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[18] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [18]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(\data_p1_reg_n_0_[26] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[18] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [18]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [19]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[19] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [19]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(\data_p1_reg_n_0_[27] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[19] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [19]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [1]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[1] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\data_p1_reg_n_0_[25] ),
        .I1(\data_p1_reg_n_0_[9] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[17] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[1] ),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [20]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[20] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [20]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(\data_p1_reg_n_0_[28] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[20] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [20]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [21]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[21] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [21]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(\data_p1_reg_n_0_[29] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[21] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [21]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [22]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[22] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [22]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(\data_p1_reg_n_0_[30] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[22] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [22]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [23]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[23] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [23]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\data_p1_reg_n_0_[31] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[23] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [23]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[24] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [24]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[25] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [25]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[26] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [26]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[27] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [27]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[28] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [28]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[29] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [29]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [2]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[2] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [2]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\data_p1_reg_n_0_[26] ),
        .I1(\data_p1_reg_n_0_[10] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[18] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[2] ),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[30] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [30]));
  LUT6 #(
    .INIT(64'hA2AAA222A222A222)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(p_17_in),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I5(ap_enable_reg_pp0_iter11),
        .O(E));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I4(\bus_wide_gen.data_buf1__0__0 ),
        .I5(\data_p1_reg_n_0_[31] ),
        .O(\bus_wide_gen.first_split_pred_reg_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .O(p_17_in));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[31]_1 [2]),
        .I1(\bus_wide_gen.data_buf_reg[31]_1 [3]),
        .O(\ap_CS_fsm_reg[19] ));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[31]_1 [0]),
        .I1(\bus_wide_gen.data_buf_reg[31]_1 [1]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\state_reg[0]_0 ),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .O(\bus_wide_gen.data_buf1__0__0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [3]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[3] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [3]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\data_p1_reg_n_0_[27] ),
        .I1(\data_p1_reg_n_0_[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[19] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[3] ),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [4]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[4] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [4]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\data_p1_reg_n_0_[28] ),
        .I1(\data_p1_reg_n_0_[12] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[20] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[4] ),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [5]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[5] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [5]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\data_p1_reg_n_0_[29] ),
        .I1(\data_p1_reg_n_0_[13] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[21] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[5] ),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [6]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[6] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [6]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\data_p1_reg_n_0_[30] ),
        .I1(\data_p1_reg_n_0_[14] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[22] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[6] ),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [7]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[7] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [7]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\data_p1_reg_n_0_[31] ),
        .I1(\data_p1_reg_n_0_[15] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\data_p1_reg_n_0_[23] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I5(\data_p1_reg_n_0_[7] ),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [8]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[8] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [8]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\data_p1_reg_n_0_[16] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[24] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[8] ),
        .O(\bus_wide_gen.data_buf01_in [8]));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split_pred_reg_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf01_in [9]),
        .I3(\bus_wide_gen.data_buf1__0__0 ),
        .I4(\data_p1_reg_n_0_[9] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [9]),
        .O(\bus_wide_gen.first_split_pred_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\data_p1_reg_n_0_[17] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I2(\data_p1_reg_n_0_[25] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .I4(\data_p1_reg_n_0_[9] ),
        .O(\bus_wide_gen.data_buf01_in [9]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .O(\state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hF3BB33BB)) 
    \bus_wide_gen.first_data_pred_i_1 
       (.I0(\bus_wide_gen.first_data_pred_reg_0 ),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(p_21_in),
        .I4(\state_reg[0]_0 ),
        .O(\bus_wide_gen.first_data_pred_reg ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.first_data_pred_i_3 
       (.I0(Q),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\state_reg[0]_0 ),
        .O(\bus_wide_gen.last_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \bus_wide_gen.first_split_pred_i_1 
       (.I0(E),
        .I1(\bus_wide_gen.first_split_pred_reg_1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.first_split_pred_reg ));
  LUT5 #(
    .INIT(32'h00002E66)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(E),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .I3(\bus_wide_gen.split_cnt1__0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.first_data_pred_reg_0 ),
        .I3(\bus_wide_gen.first_split_pred_reg_1 ),
        .O(\bus_wide_gen.split_cnt1__0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(D[0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(D[10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(D[11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(D[12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(D[13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(D[14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(D[15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(D[16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(D[17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(D[18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(D[19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(D[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(D[20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(D[21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(D[22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(D[23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(D[24]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(D[25]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(D[26]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(D[27]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(D[28]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(D[29]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(D[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(D[30]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(D[31]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[32]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_AXI_RVALID),
        .I3(p_22_in),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_2 
       (.I0(data_p2[32]),
        .I1(D[32]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(D[3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(D[4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(D[5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(D[6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(D[7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(D[8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(D[9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_0 ),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_3
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(p_22_in),
        .I2(Q),
        .O(pop_dout__0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(local_AXI_RVALID),
        .I1(p_22_in),
        .I2(local_AXI_RREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(local_AXI_RREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hDCF0D0F0)) 
    \state[0]_i_1__5 
       (.I0(p_22_in),
        .I1(local_AXI_RVALID),
        .I2(\state_reg[0]_0 ),
        .I3(state),
        .I4(local_AXI_RREADY),
        .O(\state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__1 
       (.I0(p_22_in),
        .I1(state),
        .I2(local_AXI_RVALID),
        .I3(\state_reg[0]_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    ap_rst_n_0,
    last_sect_reg,
    p_15_in,
    next_req,
    D,
    Q,
    E,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    last_sect_reg_0,
    last_sect_reg_1,
    last_sect_reg_2,
    ap_rst_n,
    \data_p1_reg[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    \sect_total_buf_reg[0]_0 ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    \sect_total_buf_reg[0]_1 ,
    \sect_len_buf[3]_i_2_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[3]_i_2_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[0]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output last_sect_reg;
  output p_15_in;
  output next_req;
  output [51:0]D;
  output [66:0]Q;
  output [0:0]E;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input last_sect_reg_2;
  input ap_rst_n;
  input \data_p1_reg[0]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input \sect_total_buf_reg[0]_0 ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_len_buf[3]_i_2_0 ;
  input [69:0]\data_p2_reg[81]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[0]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire [66:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [69:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [17:12]p_1_in__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_len_buf[3]_i_2_0 ;
  wire \sect_len_buf[3]_i_3_n_0 ;
  wire \sect_len_buf[3]_i_4_n_0 ;
  wire \sect_len_buf[3]_i_5_n_0 ;
  wire \sect_len_buf[3]_i_6_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2_0 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0602060202020602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I3(\data_p1_reg[0]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h4D18181848481818)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(\data_p1_reg[0]_0 ),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_0),
        .I3(req_handling_reg),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[64],Q[64]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[64],Q[64],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S({Q[65],Q[65:64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S({Q[66:65],Q[65],Q[65]}));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[0] ),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[10] ),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[11] ),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[12] ),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[13] ),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[14] ),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[15] ),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[16] ),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[17] ),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[18] ),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[19] ),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[1]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[1] ),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[20] ),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[21] ),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[22] ),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[23] ),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[24] ),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[25] ),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[26] ),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[27] ),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[28] ),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[29] ),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[2] ),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[30] ),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[31] ),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[32] ),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[33] ),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[34] ),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[35] ),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[36] ),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[37] ),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[38] ),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[39] ),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[3] ),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[40] ),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[41] ),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[42] ),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[43] ),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[44] ),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[45] ),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[46] ),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[47] ),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[48] ),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[49] ),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[4] ),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[50] ),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[51] ),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[52] ),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[53] ),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[54] ),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[55] ),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[56] ),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[57] ),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[58] ),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[59] ),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[5] ),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[60] ),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[61] ),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[62] ),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[63] ),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[69]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[69] ),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[6] ),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[74]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[74] ),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[75]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[75] ),
        .I3(\data_p2_reg[81]_0 [66]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[76]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[76] ),
        .I3(\data_p2_reg[81]_0 [67]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[77]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[77] ),
        .I3(\data_p2_reg[81]_0 [68]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[7] ),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFA2000000A2)) 
    \data_p1[81]_i_1 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[81]_i_2__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[81] ),
        .I3(\data_p2_reg[81]_0 [69]),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[8] ),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[9] ),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(p_1_in__0[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(p_1_in__0[13]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(p_1_in__0[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [67]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [68]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [69]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[65]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[65]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[66]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[65]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[65]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[65]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    last_sect_i_1
       (.I0(last_sect_reg_0),
        .I1(p_15_in),
        .I2(last_sect_reg_1),
        .I3(last_sect_reg_2),
        .I4(ap_rst_n),
        .I5(next_req),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    req_handling_i_1
       (.I0(next_req),
        .I1(req_empty_n),
        .I2(last_sect_reg_0),
        .I3(single_sect__18),
        .I4(p_15_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCC4CCCFF)) 
    s_ready_t_i_1__4
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \sect_addr_buf[63]_i_1 
       (.I0(req_handling_reg),
        .I1(\sect_total_buf_reg[0] ),
        .I2(\sect_total_buf_reg[0]_0 ),
        .I3(ost_ctrl_ready),
        .I4(local_BURST_AWREADY),
        .I5(\sect_total_buf_reg[0]_1 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \sect_len_buf[3]_i_2 
       (.I0(\sect_len_buf[3]_i_3_n_0 ),
        .I1(\sect_len_buf[3]_i_4_n_0 ),
        .I2(\sect_len_buf[3]_i_5_n_0 ),
        .I3(\sect_len_buf[3]_i_6_n_0 ),
        .O(single_sect__18));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sect_len_buf[3]_i_3 
       (.I0(\sect_len_buf[3]_i_2_0 [12]),
        .I1(\sect_len_buf[3]_i_2_0 [10]),
        .I2(\sect_len_buf[3]_i_2_0 [11]),
        .I3(\sect_len_buf[3]_i_2_0 [14]),
        .I4(\sect_len_buf[3]_i_2_0 [13]),
        .O(\sect_len_buf[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_4 
       (.I0(\sect_len_buf[3]_i_2_0 [18]),
        .I1(\sect_len_buf[3]_i_2_0 [19]),
        .I2(\sect_len_buf[3]_i_2_0 [15]),
        .I3(\sect_len_buf[3]_i_2_0 [16]),
        .I4(\sect_len_buf[3]_i_2_0 [17]),
        .O(\sect_len_buf[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_5 
       (.I0(\sect_len_buf[3]_i_2_0 [9]),
        .I1(\sect_len_buf[3]_i_2_0 [8]),
        .I2(\sect_len_buf[3]_i_2_0 [5]),
        .I3(\sect_len_buf[3]_i_2_0 [6]),
        .I4(\sect_len_buf[3]_i_2_0 [7]),
        .O(\sect_len_buf[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_6 
       (.I0(\sect_len_buf[3]_i_2_0 [4]),
        .I1(\sect_len_buf[3]_i_2_0 [3]),
        .I2(\sect_len_buf[3]_i_2_0 [0]),
        .I3(\sect_len_buf[3]_i_2_0 [1]),
        .I4(\sect_len_buf[3]_i_2_0 [2]),
        .O(\sect_len_buf[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(req_empty_n),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in__0[17],p_1_in__0[17],p_1_in__0[17],p_1_in__0[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in__0[17],p_1_in__0[17],p_1_in__0[17],p_1_in__0[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in__0[17],p_1_in__0[17],p_1_in__0[17],p_1_in__0[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in__0[17],p_1_in__0[17],p_1_in__0[13:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[66:65],Q[65],Q[65]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65],Q[65:64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in__0[17],p_1_in__0[17],p_1_in__0[17],p_1_in__0[17]}));
  LUT6 #(
    .INIT(64'hFCCC4C4C4CCC4C4C)) 
    \state[0]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(req_empty_n),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAEAAEEEEFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(state),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(req_empty_n),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized0_52
   (s_ready_t_reg_0,
    last_sect_reg,
    p_15_in,
    next_req,
    D,
    Q,
    E,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[77]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    SR,
    ap_clk,
    last_sect_reg_0,
    last_sect_reg_1,
    last_sect_reg_2,
    ap_rst_n,
    \data_p1_reg[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    \sect_total_buf_reg[0]_0 ,
    ost_ctrl_ready,
    m_axi_gmem_ARREADY,
    \sect_total_buf_reg[0]_1 ,
    \sect_len_buf[3]_i_2__0_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[3]_i_2__0_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[0]_0 );
  output s_ready_t_reg_0;
  output last_sect_reg;
  output p_15_in;
  output next_req;
  output [51:0]D;
  output [67:0]Q;
  output [0:0]E;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[77]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input [0:0]SR;
  input ap_clk;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input last_sect_reg_2;
  input ap_rst_n;
  input \data_p1_reg[0]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input \sect_total_buf_reg[0]_0 ;
  input ost_ctrl_ready;
  input m_axi_gmem_ARREADY;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_len_buf[3]_i_2__0_0 ;
  input [69:0]\data_p2_reg[81]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__0_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[0]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__2_n_0 ;
  wire [67:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[77]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [81:0]data_p2;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [69:0]\data_p2_reg[81]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire load_p1;
  wire m_axi_gmem_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [17:14]p_1_in;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_len_buf[3]_i_2__0_0 ;
  wire \sect_len_buf[3]_i_3__0_n_0 ;
  wire \sect_len_buf[3]_i_4__0_n_0 ;
  wire \sect_len_buf[3]_i_5__0_n_0 ;
  wire \sect_len_buf[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__0_0 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0602060202020602)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I3(\data_p1_reg[0]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h4D18181848481818)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(\data_p1_reg[0]_0 ),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_0),
        .I3(req_handling_reg),
        .O(\FSM_sequential_state[1]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[64],Q[64]}),
        .O({\data_p1_reg[77]_0 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[64],Q[64],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[77]_0 [5:2]),
        .S({Q[66:65],Q[65],Q[65]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[77]_0 [9:6]),
        .S({Q[67],Q[67],Q[67],Q[67]}));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[0]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[10]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[11]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[12]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[13]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[14]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[15]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[16]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[17]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[18]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[19]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[20]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[21]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[22]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[23]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[24]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[25]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[26]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[27]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[28]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[29]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[2]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[30]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[31]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[32]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[33]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[34]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[35]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[36]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[37]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[38]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[39]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[3]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[40]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[41]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[42]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[43]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[44]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[45]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[46]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[47]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[48]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[49]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[4]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[50]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[51]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[52]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[53]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[54]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[55]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[56]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[57]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[58]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[59]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[5]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[60]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[61]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[62]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[63]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[67]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[67]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[6]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[70]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[70]),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[71]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[71]),
        .I3(\data_p2_reg[81]_0 [66]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[77]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[77]),
        .I3(\data_p2_reg[81]_0 [67]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[78]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[78]),
        .I3(\data_p2_reg[81]_0 [68]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[7]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFA2000000A2)) 
    \data_p1[81]_i_1__0 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[81]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[81]),
        .I3(\data_p2_reg[81]_0 [69]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[8]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[9]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [67]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [68]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [69]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[65]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[65]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[65]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[67]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[67]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[67]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[67]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    last_sect_i_1__0
       (.I0(last_sect_reg_0),
        .I1(p_15_in),
        .I2(last_sect_reg_1),
        .I3(last_sect_reg_2),
        .I4(ap_rst_n),
        .I5(next_req),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    req_handling_i_1__0
       (.I0(next_req),
        .I1(req_empty_n),
        .I2(last_sect_reg_0),
        .I3(single_sect__18),
        .I4(p_15_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCC4CCCFF)) 
    s_ready_t_i_1__5
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(req_handling_reg),
        .I1(\sect_total_buf_reg[0] ),
        .I2(\sect_total_buf_reg[0]_0 ),
        .I3(ost_ctrl_ready),
        .I4(m_axi_gmem_ARREADY),
        .I5(\sect_total_buf_reg[0]_1 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \sect_len_buf[3]_i_2__0 
       (.I0(\sect_len_buf[3]_i_3__0_n_0 ),
        .I1(\sect_len_buf[3]_i_4__0_n_0 ),
        .I2(\sect_len_buf[3]_i_5__0_n_0 ),
        .I3(\sect_len_buf[3]_i_6__0_n_0 ),
        .O(single_sect__18));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sect_len_buf[3]_i_3__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [12]),
        .I1(\sect_len_buf[3]_i_2__0_0 [10]),
        .I2(\sect_len_buf[3]_i_2__0_0 [11]),
        .I3(\sect_len_buf[3]_i_2__0_0 [14]),
        .I4(\sect_len_buf[3]_i_2__0_0 [13]),
        .O(\sect_len_buf[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_4__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [18]),
        .I1(\sect_len_buf[3]_i_2__0_0 [19]),
        .I2(\sect_len_buf[3]_i_2__0_0 [15]),
        .I3(\sect_len_buf[3]_i_2__0_0 [16]),
        .I4(\sect_len_buf[3]_i_2__0_0 [17]),
        .O(\sect_len_buf[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_5__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [9]),
        .I1(\sect_len_buf[3]_i_2__0_0 [8]),
        .I2(\sect_len_buf[3]_i_2__0_0 [5]),
        .I3(\sect_len_buf[3]_i_2__0_0 [6]),
        .I4(\sect_len_buf[3]_i_2__0_0 [7]),
        .O(\sect_len_buf[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_6__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [4]),
        .I1(\sect_len_buf[3]_i_2__0_0 [3]),
        .I2(\sect_len_buf[3]_i_2__0_0 [0]),
        .I3(\sect_len_buf[3]_i_2__0_0 [1]),
        .I4(\sect_len_buf[3]_i_2__0_0 [2]),
        .O(\sect_len_buf[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(req_empty_n),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in[17],p_1_in[14],Q[67],Q[67]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[67],Q[67],Q[67],Q[67]}),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[66:65],Q[65],Q[65]}),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hFCCC4C4C4CCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(req_empty_n),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAEEEEFFFFFFFF)) 
    \state[1]_i_1__3 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(state),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(req_empty_n),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_empty_n),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    p_6_in,
    Q,
    E,
    burst_handling0,
    pop,
    \data_p1_reg[3]_0 ,
    dout_vld_reg,
    \state_reg[0]_0 ,
    local_BUS_WVALID_reg,
    ap_rst_n_0,
    SR,
    ap_clk,
    local_CHN_BURST_WVALID,
    burst_handling,
    burst_valid,
    local_BURST_AWREADY_0,
    \num_beat_cnt_reg[7] ,
    dout_vld_reg_0,
    \dout_reg[0] ,
    local_CHN_WVALID,
    ready_for_burst__0,
    m_axi_gmem_WREADY,
    \dout_reg[0]_0 ,
    \data_p2_reg[3]_0 ,
    m_axi_gmem_WLAST,
    ap_rst_n,
    \data_p2_reg[3]_1 );
  output s_ready_t_reg_0;
  output p_6_in;
  output [0:0]Q;
  output [0:0]E;
  output burst_handling0;
  output pop;
  output [3:0]\data_p1_reg[3]_0 ;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  output local_BUS_WVALID_reg;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_BURST_WVALID;
  input burst_handling;
  input burst_valid;
  input local_BURST_AWREADY_0;
  input [7:0]\num_beat_cnt_reg[7] ;
  input dout_vld_reg_0;
  input \dout_reg[0] ;
  input local_CHN_WVALID;
  input ready_for_burst__0;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_0 ;
  input [3:0]\data_p2_reg[3]_0 ;
  input m_axi_gmem_WLAST;
  input ap_rst_n;
  input [0:0]\data_p2_reg[3]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p2_reg[3]_0 ;
  wire [0:0]\data_p2_reg[3]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BUS_WLAST_i_3_n_0;
  wire local_BUS_WLAST_i_4_n_0;
  wire local_BUS_WVALID_reg;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire [7:0]\num_beat_cnt_reg[7] ;
  wire p_5_in;
  wire p_6_in;
  wire pop;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[0]),
        .I1(p_6_in),
        .I2(state__0[1]),
        .I3(local_CHN_BURST_WVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_5_in),
        .I1(local_BURST_AWREADY_0),
        .I2(burst_handling),
        .O(p_6_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    burst_handling_i_1
       (.I0(Q),
        .I1(p_6_in),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .O(burst_handling0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(\data_p2_reg[3]_0 [0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(\data_p2_reg[3]_0 [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(\data_p2_reg[3]_0 [2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[3]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_CHN_BURST_WVALID),
        .I3(p_6_in),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(\data_p2_reg[3]_0 [3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(\data_p1_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \data_p2[67]_i_1 
       (.I0(Q),
        .I1(burst_handling),
        .I2(burst_valid),
        .I3(local_BURST_AWREADY_0),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \dout[35]_i_1 
       (.I0(\dout_reg[0] ),
        .I1(local_CHN_WVALID),
        .I2(Q),
        .I3(ready_for_burst__0),
        .I4(m_axi_gmem_WREADY),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__4
       (.I0(pop),
        .I1(dout_vld_reg_0),
        .I2(local_CHN_WVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    local_BUS_WLAST_i_1
       (.I0(p_5_in),
        .I1(\dout_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(m_axi_gmem_WLAST),
        .O(local_BUS_WVALID_reg));
  LUT5 #(
    .INIT(32'h00080000)) 
    local_BUS_WLAST_i_2
       (.I0(local_BUS_WLAST_i_3_n_0),
        .I1(local_BUS_WLAST_i_4_n_0),
        .I2(\num_beat_cnt_reg[7] [6]),
        .I3(\num_beat_cnt_reg[7] [7]),
        .I4(dout_vld_reg_0),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    local_BUS_WLAST_i_3
       (.I0(\num_beat_cnt_reg[7] [0]),
        .I1(\data_p1_reg[3]_0 [0]),
        .I2(\data_p1_reg[3]_0 [2]),
        .I3(\num_beat_cnt_reg[7] [2]),
        .I4(\data_p1_reg[3]_0 [1]),
        .I5(\num_beat_cnt_reg[7] [1]),
        .O(local_BUS_WLAST_i_3_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    local_BUS_WLAST_i_4
       (.I0(\num_beat_cnt_reg[7] [3]),
        .I1(\data_p1_reg[3]_0 [3]),
        .I2(\num_beat_cnt_reg[7] [5]),
        .I3(\num_beat_cnt_reg[7] [4]),
        .O(local_BUS_WLAST_i_4_n_0));
  LUT6 #(
    .INIT(64'hA800A800FFFFA800)) 
    local_BUS_WVALID_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(local_CHN_WVALID),
        .I4(\dout_reg[0]_0 ),
        .I5(m_axi_gmem_WREADY),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \num_beat_cnt[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(local_CHN_BURST_WVALID),
        .I1(p_6_in),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__2 
       (.I0(p_6_in),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(local_CHN_BURST_WVALID),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__4 
       (.I0(p_6_in),
        .I1(state),
        .I2(local_CHN_BURST_WVALID),
        .I3(Q),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2
   (local_BURST_AWREADY_0,
    m_axi_gmem_AWVALID,
    dout_vld_reg,
    ready_for_burst__0,
    ap_rst_n_0,
    ap_rst_n_1,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    m_axi_gmem_AWREADY,
    local_BURST_AWVALID__1,
    Q,
    burst_handling,
    burst_valid,
    local_CHN_WVALID,
    \num_beat_cnt_reg[0] ,
    m_axi_gmem_WREADY,
    ap_rst_n,
    D,
    E);
  output local_BURST_AWREADY_0;
  output m_axi_gmem_AWVALID;
  output dout_vld_reg;
  output ready_for_burst__0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem_AWREADY;
  input local_BURST_AWVALID__1;
  input [0:0]Q;
  input burst_handling;
  input burst_valid;
  input local_CHN_WVALID;
  input \num_beat_cnt_reg[0] ;
  input m_axi_gmem_WREADY;
  input ap_rst_n;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_handling;
  wire burst_valid;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire \num_beat_cnt_reg[0] ;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0202060202020202)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_AWREADY),
        .I3(Q),
        .I4(burst_handling),
        .I5(burst_valid),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state__0[0]),
        .I1(m_axi_gmem_AWREADY),
        .I2(state__0[1]),
        .I3(local_BURST_AWVALID__1),
        .I4(local_BURST_AWREADY_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[10] ),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[11] ),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[12] ),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[13] ),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[14] ),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[15] ),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[16] ),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[17] ),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[18] ),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[19] ),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[20] ),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[21] ),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[22] ),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[23] ),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[24] ),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[25] ),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[26] ),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[27] ),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[28] ),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[29] ),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[2] ),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[30] ),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[31] ),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[32] ),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[33] ),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[34] ),
        .I3(D[32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[35] ),
        .I3(D[33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[36] ),
        .I3(D[34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[37] ),
        .I3(D[35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[38] ),
        .I3(D[36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[39] ),
        .I3(D[37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[3] ),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[40] ),
        .I3(D[38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[41] ),
        .I3(D[39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[42] ),
        .I3(D[40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[43] ),
        .I3(D[41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[44] ),
        .I3(D[42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[45] ),
        .I3(D[43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[46] ),
        .I3(D[44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[47] ),
        .I3(D[45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[48] ),
        .I3(D[46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[49] ),
        .I3(D[47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[50] ),
        .I3(D[48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[51] ),
        .I3(D[49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[52] ),
        .I3(D[50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[53] ),
        .I3(D[51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[54] ),
        .I3(D[52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[55] ),
        .I3(D[53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[56] ),
        .I3(D[54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[57] ),
        .I3(D[55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[58] ),
        .I3(D[56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[59] ),
        .I3(D[57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[5] ),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[60] ),
        .I3(D[58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[61] ),
        .I3(D[59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[62] ),
        .I3(D[60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[63]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_BURST_AWVALID__1),
        .I3(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[63] ),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[64]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[64] ),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[65]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[65] ),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[66]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[66] ),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[67]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[67] ),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[7] ),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[8] ),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[9] ),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \dout[35]_i_2 
       (.I0(burst_handling),
        .I1(local_BURST_AWREADY_0),
        .O(ready_for_burst__0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \local_BUS_WDATA[31]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \local_BUS_WDATA[31]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hA2A2A20000000000)) 
    \num_beat_cnt[7]_i_2 
       (.I0(local_CHN_WVALID),
        .I1(\num_beat_cnt_reg[0] ),
        .I2(m_axi_gmem_WREADY),
        .I3(local_BURST_AWREADY_0),
        .I4(burst_handling),
        .I5(Q),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFFBF3311)) 
    s_ready_t_i_1__3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_BURST_AWVALID__1),
        .I3(m_axi_gmem_AWREADY),
        .I4(local_BURST_AWREADY_0),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(local_BURST_AWREADY_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(m_axi_gmem_AWVALID),
        .I2(state),
        .I3(local_BURST_AWREADY_0),
        .I4(local_BURST_AWVALID__1),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEEEEEFFFFFFFF)) 
    \state[1]_i_1__5 
       (.I0(m_axi_gmem_AWREADY),
        .I1(state),
        .I2(burst_valid),
        .I3(burst_handling),
        .I4(Q),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_1_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_1_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire p_1_in;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(p_1_in),
        .I3(m_axi_gmem_BVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state[0]),
        .I1(p_1_in),
        .I2(state[1]),
        .I3(m_axi_gmem_BVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_BVALID),
        .I1(p_1_in),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(p_1_in),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_BVALID),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[1] ),
        .I2(m_axi_gmem_BVALID),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized4
   (s_ready_t_reg_0,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    local_CHN_RREADY,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_RREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire local_CHN_RREADY;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(local_CHN_RREADY),
        .I3(m_axi_gmem_RVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(state[0]),
        .I1(local_CHN_RREADY),
        .I2(state[1]),
        .I3(m_axi_gmem_RVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(D[10]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(D[11]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(D[12]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(D[13]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(D[14]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(D[15]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(D[16]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(D[17]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(D[18]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(D[19]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(D[20]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(D[21]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(D[22]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(D[23]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(D[24]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(D[25]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(D[26]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(D[27]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(D[28]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(D[29]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(D[30]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(D[31]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[32]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(m_axi_gmem_RVALID),
        .I3(local_CHN_RREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(D[32]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(D[3]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(D[5]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(D[6]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(D[8]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(D[9]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(local_CHN_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__3 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_RVALID),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(local_CHN_RREADY),
        .I1(\state_reg_n_0_[1] ),
        .I2(m_axi_gmem_RVALID),
        .I3(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl
   (push_0,
    p_1_in,
    Q,
    \conservative_gen.num_beat_cnt_reg[7] ,
    pop,
    CO,
    \dout_reg[3]_0 ,
    \conservative_gen.num_beat_cnt_reg[3] ,
    \dout_reg[3]_1 ,
    local_BURST_AWVALID,
    \conservative_gen.num_beat_cnt_reg[3]_0 ,
    \conservative_gen.num_beat_pred_br10__0 ,
    \conservative_gen.num_beat_cnt_reg[3]_1 ,
    local_AXI_WREADY,
    \conservative_gen.num_beat_pred_br10_carry__0 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    local_BURST_WREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    ap_clk,
    SR);
  output push_0;
  output [2:0]p_1_in;
  output [3:0]Q;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  output pop;
  output [0:0]CO;
  output [3:0]\dout_reg[3]_0 ;
  output [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input \dout_reg[3]_1 ;
  input local_BURST_AWVALID;
  input \conservative_gen.num_beat_cnt_reg[3]_0 ;
  input [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  input \conservative_gen.num_beat_cnt_reg[3]_1 ;
  input local_AXI_WREADY;
  input [7:0]\conservative_gen.num_beat_pred_br10_carry__0 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input local_BURST_WREADY;
  input \dout_reg[0]_2 ;
  input [0:0]\dout_reg[0]_3 ;
  input [3:0]\dout_reg[3]_2 ;
  input [3:0]\dout_reg[3]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire \conservative_gen.num_beat_cnt_reg[3]_0 ;
  wire \conservative_gen.num_beat_cnt_reg[3]_1 ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire [7:0]\conservative_gen.num_beat_pred_br10_carry__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]\dout_reg[0]_3 ;
  wire [3:0]\dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [3:0]\dout_reg[3]_2 ;
  wire [3:0]\dout_reg[3]_3 ;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire [2:0]p_1_in;
  wire pop;
  wire push_0;
  wire [3:1]\NLW_dout_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dout_reg[3]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_1 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [7]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_2 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [6]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_3 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [5]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_4 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [4]),
        .O(\conservative_gen.num_beat_cnt_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_1 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [3]),
        .I1(Q[3]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_2 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [2]),
        .I1(Q[2]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_3 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [1]),
        .I1(Q[1]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_4 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [0]),
        .I1(Q[0]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [0]));
  LUT5 #(
    .INIT(32'hA2AA2222)) 
    \dout[3]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0]_2 ),
        .I4(CO),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \dout_reg[3]_i_2 
       (.CI(\dout_reg[0]_3 ),
        .CO({\NLW_dout_reg[3]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dout_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[3]_2 [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[3]_1 ),
        .I1(local_BURST_AWVALID),
        .O(push_0));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[3]_2 [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[3]_2 [2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_3 [0]),
        .A1(\dout_reg[3]_3 [1]),
        .A2(\dout_reg[3]_3 [2]),
        .A3(\dout_reg[3]_3 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[3]_2 [3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_2
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[3]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_3
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[2]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_4
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[1]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_6
       (.I0(Q[3]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [3]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_7
       (.I0(Q[2]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [2]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_8
       (.I0(Q[1]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [1]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hBF80C0C0)) 
    p_3_out_carry_i_9
       (.I0(Q[0]),
        .I1(local_AXI_WREADY),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(\conservative_gen.num_beat_pred_br10__0 [0]),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\dout_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized0
   (push,
    pop,
    \bus_wide_gen.offset_pack_buf_reg[32] ,
    \bus_wide_gen.offset_pack_buf_reg[33] ,
    \bus_wide_gen.offset_pack_buf_reg[33]_0 ,
    p_68_in,
    p_66_in,
    \dout_reg[33]_0 ,
    \dout_reg[33]_1 ,
    local_CHN_AWREADY,
    \dout_reg[33]_2 ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.offset_empty_n ,
    p_65_in,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    Q,
    \bus_wide_gen.beat_len_cnt[0]_i_3 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.beat_len_cnt[0]_i_3_0 ,
    \bus_wide_gen.beat_len_cnt[0]_i_3_1 ,
    \bus_wide_gen.beat_len_cnt[0]_i_4 ,
    \dout_reg[29]_0 ,
    S,
    \dout_reg[33]_3 ,
    \dout_reg[33]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output \bus_wide_gen.offset_pack_buf_reg[32] ;
  output \bus_wide_gen.offset_pack_buf_reg[33] ;
  output \bus_wide_gen.offset_pack_buf_reg[33]_0 ;
  output p_68_in;
  output p_66_in;
  output [33:0]\dout_reg[33]_0 ;
  input \dout_reg[33]_1 ;
  input local_CHN_AWREADY;
  input \dout_reg[33]_2 ;
  input \dout_reg[0]_0 ;
  input \bus_wide_gen.offset_empty_n ;
  input p_65_in;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input [1:0]Q;
  input \bus_wide_gen.beat_len_cnt[0]_i_3 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.beat_len_cnt[0]_i_3_0 ;
  input \bus_wide_gen.beat_len_cnt[0]_i_3_1 ;
  input \bus_wide_gen.beat_len_cnt[0]_i_4 ;
  input [5:0]\dout_reg[29]_0 ;
  input [0:0]S;
  input [1:0]\dout_reg[33]_3 ;
  input [3:0]\dout_reg[33]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_3_1 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_4 ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_buf_reg[32] ;
  wire \bus_wide_gen.offset_pack_buf_reg[33] ;
  wire \bus_wide_gen.offset_pack_buf_reg[33]_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [5:0]\dout_reg[29]_0 ;
  wire [33:0]\dout_reg[33]_0 ;
  wire \dout_reg[33]_1 ;
  wire \dout_reg[33]_2 ;
  wire [1:0]\dout_reg[33]_3 ;
  wire [3:0]\dout_reg[33]_4 ;
  wire local_CHN_AWREADY;
  wire \mem_reg[14][0]_srl15_i_2__3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_2__3_n_1 ;
  wire \mem_reg[14][0]_srl15_i_2__3_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2__3_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2__3_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2__3_n_5 ;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \mem_reg[14][10]_srl15_i_1_n_4 ;
  wire \mem_reg[14][10]_srl15_i_1_n_5 ;
  wire \mem_reg[14][10]_srl15_i_1_n_6 ;
  wire \mem_reg[14][10]_srl15_i_1_n_7 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \mem_reg[14][14]_srl15_i_1_n_4 ;
  wire \mem_reg[14][14]_srl15_i_1_n_5 ;
  wire \mem_reg[14][14]_srl15_i_1_n_6 ;
  wire \mem_reg[14][14]_srl15_i_1_n_7 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \mem_reg[14][18]_srl15_i_1_n_4 ;
  wire \mem_reg[14][18]_srl15_i_1_n_5 ;
  wire \mem_reg[14][18]_srl15_i_1_n_6 ;
  wire \mem_reg[14][18]_srl15_i_1_n_7 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \mem_reg[14][22]_srl15_i_1_n_4 ;
  wire \mem_reg[14][22]_srl15_i_1_n_5 ;
  wire \mem_reg[14][22]_srl15_i_1_n_6 ;
  wire \mem_reg[14][22]_srl15_i_1_n_7 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \mem_reg[14][26]_srl15_i_1_n_4 ;
  wire \mem_reg[14][26]_srl15_i_1_n_5 ;
  wire \mem_reg[14][26]_srl15_i_1_n_6 ;
  wire \mem_reg[14][26]_srl15_i_1_n_7 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_1 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_2 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_3 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_4 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_5 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_6 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_7 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_i_1_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_i_1_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \mem_reg[14][6]_srl15_i_1_n_4 ;
  wire \mem_reg[14][6]_srl15_i_1_n_5 ;
  wire \mem_reg[14][6]_srl15_i_1_n_6 ;
  wire \mem_reg[14][6]_srl15_i_1_n_7 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire [1:0]\NLW_mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2F0F0F0F20000000)) 
    \bus_wide_gen.beat_len_cnt[0]_i_10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.beat_len_cnt[0]_i_3 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I5(\bus_wide_gen.beat_len_cnt[0]_i_3_1 ),
        .O(\bus_wide_gen.offset_pack_buf_reg[33] ));
  LUT6 #(
    .INIT(64'h8F0F0F0F80000000)) 
    \bus_wide_gen.beat_len_cnt[0]_i_11 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.beat_len_cnt[0]_i_3 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I5(\bus_wide_gen.beat_len_cnt[0]_i_4 ),
        .O(\bus_wide_gen.offset_pack_buf_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h2F0F0F0F20000000)) 
    \bus_wide_gen.beat_len_cnt[0]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.beat_len_cnt[0]_i_3 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I5(\bus_wide_gen.beat_len_cnt[0]_i_3_0 ),
        .O(\bus_wide_gen.offset_pack_buf_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\dout_reg[0]_3 ),
        .O(p_68_in));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_3 ),
        .O(p_66_in));
  LUT6 #(
    .INIT(64'hA2A2A222AAAAAAAA)) 
    \dout[33]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .I2(p_65_in),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_2 ),
        .I5(\dout_reg[0]_3 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__3_n_5 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[33]_1 ),
        .I1(local_CHN_AWREADY),
        .I2(\dout_reg[33]_2 ),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2__3 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2__3_n_0 ,\mem_reg[14][0]_srl15_i_2__3_n_1 ,\mem_reg[14][0]_srl15_i_2__3_n_2 ,\mem_reg[14][0]_srl15_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\dout_reg[29]_0 [0],\dout_reg[29]_0 [0]}),
        .O({\mem_reg[14][0]_srl15_i_2__3_n_4 ,\mem_reg[14][0]_srl15_i_2__3_n_5 ,\NLW_mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED [1:0]}),
        .S({\dout_reg[29]_0 [0],\dout_reg[29]_0 [0],S,\mem_reg[14][0]_srl15_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\dout_reg[29]_0 [0]),
        .I1(\dout_reg[33]_3 [0]),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][10]_srl15_i_1 
       (.CI(\mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][10]_srl15_i_1_n_0 ,\mem_reg[14][10]_srl15_i_1_n_1 ,\mem_reg[14][10]_srl15_i_1_n_2 ,\mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][10]_srl15_i_1_n_4 ,\mem_reg[14][10]_srl15_i_1_n_5 ,\mem_reg[14][10]_srl15_i_1_n_6 ,\mem_reg[14][10]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [5],\dout_reg[29]_0 [5:3]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][14]_srl15_i_1 
       (.CI(\mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][14]_srl15_i_1_n_0 ,\mem_reg[14][14]_srl15_i_1_n_1 ,\mem_reg[14][14]_srl15_i_1_n_2 ,\mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][14]_srl15_i_1_n_4 ,\mem_reg[14][14]_srl15_i_1_n_5 ,\mem_reg[14][14]_srl15_i_1_n_6 ,\mem_reg[14][14]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][18]_srl15_i_1 
       (.CI(\mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][18]_srl15_i_1_n_0 ,\mem_reg[14][18]_srl15_i_1_n_1 ,\mem_reg[14][18]_srl15_i_1_n_2 ,\mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][18]_srl15_i_1_n_4 ,\mem_reg[14][18]_srl15_i_1_n_5 ,\mem_reg[14][18]_srl15_i_1_n_6 ,\mem_reg[14][18]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__3_n_4 ),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][22]_srl15_i_1 
       (.CI(\mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][22]_srl15_i_1_n_0 ,\mem_reg[14][22]_srl15_i_1_n_1 ,\mem_reg[14][22]_srl15_i_1_n_2 ,\mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][22]_srl15_i_1_n_4 ,\mem_reg[14][22]_srl15_i_1_n_5 ,\mem_reg[14][22]_srl15_i_1_n_6 ,\mem_reg[14][22]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][26]_srl15_i_1 
       (.CI(\mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\mem_reg[14][26]_srl15_i_1_n_1 ,\mem_reg[14][26]_srl15_i_1_n_2 ,\mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][26]_srl15_i_1_n_4 ,\mem_reg[14][26]_srl15_i_1_n_5 ,\mem_reg[14][26]_srl15_i_1_n_6 ,\mem_reg[14][26]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5],\dout_reg[29]_0 [5]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_7 ),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][2]_srl15_i_1__0 
       (.CI(\mem_reg[14][0]_srl15_i_2__3_n_0 ),
        .CO({\mem_reg[14][2]_srl15_i_1__0_n_0 ,\mem_reg[14][2]_srl15_i_1__0_n_1 ,\mem_reg[14][2]_srl15_i_1__0_n_2 ,\mem_reg[14][2]_srl15_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][2]_srl15_i_1__0_n_4 ,\mem_reg[14][2]_srl15_i_1__0_n_5 ,\mem_reg[14][2]_srl15_i_1__0_n_6 ,\mem_reg[14][2]_srl15_i_1__0_n_7 }),
        .S({\dout_reg[29]_0 [1],\dout_reg[29]_0 [1:0],\dout_reg[29]_0 [0]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][30]_srl15_i_1_n_0 ),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[33]_3 [0]),
        .I1(\dout_reg[29]_0 [0]),
        .O(\mem_reg[14][30]_srl15_i_1_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][31]_srl15_i_1_n_0 ),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mem_reg[14][31]_srl15_i_1 
       (.I0(\dout_reg[33]_3 [0]),
        .I1(\dout_reg[29]_0 [0]),
        .I2(\dout_reg[33]_3 [1]),
        .O(\mem_reg[14][31]_srl15_i_1_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_3 [0]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_3 [1]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_6 ),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_5 ),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_4 ),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][6]_srl15_i_1 
       (.CI(\mem_reg[14][2]_srl15_i_1__0_n_0 ),
        .CO({\mem_reg[14][6]_srl15_i_1_n_0 ,\mem_reg[14][6]_srl15_i_1_n_1 ,\mem_reg[14][6]_srl15_i_1_n_2 ,\mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][6]_srl15_i_1_n_4 ,\mem_reg[14][6]_srl15_i_1_n_5 ,\mem_reg[14][6]_srl15_i_1_n_6 ,\mem_reg[14][6]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_0 [2:1],\dout_reg[29]_0 [1],\dout_reg[29]_0 [1]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized1
   (\bus_wide_gen.offset_valid_reg ,
    p_0_in,
    \bus_wide_gen.offset_pack_buf_reg[31] ,
    dout_vld_reg,
    pop,
    \dout_reg[8]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[0]_0 ,
    p_66_in,
    \dout_reg[0]_1 ,
    \bus_wide_gen.beat_len_cnt_reg[29] ,
    \bus_wide_gen.beat_len_cnt_reg[29]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.beat_len_cnt_reg[29]_1 ,
    \bus_wide_gen.beat_len_cnt_reg[29]_2 ,
    \bus_wide_gen.beat_len_cnt_reg[29]_3 ,
    \bus_wide_gen.beat_len_cnt_reg[29]_4 ,
    p_68_in,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    local_AXI_WREADY,
    push,
    \dout_reg[7]_0 ,
    Q,
    ap_clk,
    SR);
  output \bus_wide_gen.offset_valid_reg ;
  output p_0_in;
  output \bus_wide_gen.offset_pack_buf_reg[31] ;
  output dout_vld_reg;
  output pop;
  output [8:0]\dout_reg[8]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \dout_reg[0]_0 ;
  input p_66_in;
  input \dout_reg[0]_1 ;
  input \bus_wide_gen.beat_len_cnt_reg[29] ;
  input [3:0]\bus_wide_gen.beat_len_cnt_reg[29]_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_1 ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_2 ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_3 ;
  input \bus_wide_gen.beat_len_cnt_reg[29]_4 ;
  input p_68_in;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input local_AXI_WREADY;
  input push;
  input [7:0]\dout_reg[7]_0 ;
  input [5:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29] ;
  wire [3:0]\bus_wide_gen.beat_len_cnt_reg[29]_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[29]_4 ;
  wire \bus_wide_gen.offset_pack_buf_reg[31] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [7:0]\dout_reg[7]_0 ;
  wire [8:0]\dout_reg[8]_0 ;
  wire dout_vld_reg;
  wire local_AXI_WREADY;
  wire \mem_reg[62][0]_mux_n_0 ;
  wire \mem_reg[62][0]_srl32__0_n_0 ;
  wire \mem_reg[62][0]_srl32_n_0 ;
  wire \mem_reg[62][0]_srl32_n_1 ;
  wire \mem_reg[62][1]_mux_n_0 ;
  wire \mem_reg[62][1]_srl32__0_n_0 ;
  wire \mem_reg[62][1]_srl32_n_0 ;
  wire \mem_reg[62][1]_srl32_n_1 ;
  wire \mem_reg[62][2]_mux_n_0 ;
  wire \mem_reg[62][2]_srl32__0_n_0 ;
  wire \mem_reg[62][2]_srl32_n_0 ;
  wire \mem_reg[62][2]_srl32_n_1 ;
  wire \mem_reg[62][3]_mux_n_0 ;
  wire \mem_reg[62][3]_srl32__0_n_0 ;
  wire \mem_reg[62][3]_srl32_n_0 ;
  wire \mem_reg[62][3]_srl32_n_1 ;
  wire \mem_reg[62][4]_mux_n_0 ;
  wire \mem_reg[62][4]_srl32__0_n_0 ;
  wire \mem_reg[62][4]_srl32_n_0 ;
  wire \mem_reg[62][4]_srl32_n_1 ;
  wire \mem_reg[62][5]_mux_n_0 ;
  wire \mem_reg[62][5]_srl32__0_n_0 ;
  wire \mem_reg[62][5]_srl32_n_0 ;
  wire \mem_reg[62][5]_srl32_n_1 ;
  wire \mem_reg[62][6]_mux_n_0 ;
  wire \mem_reg[62][6]_srl32__0_n_0 ;
  wire \mem_reg[62][6]_srl32_n_0 ;
  wire \mem_reg[62][6]_srl32_n_1 ;
  wire \mem_reg[62][7]_mux_n_0 ;
  wire \mem_reg[62][7]_srl32__0_n_0 ;
  wire \mem_reg[62][7]_srl32_n_0 ;
  wire \mem_reg[62][7]_srl32_n_1 ;
  wire \mem_reg[62][8]_mux_n_0 ;
  wire \mem_reg[62][8]_srl32__0_n_0 ;
  wire \mem_reg[62][8]_srl32_n_0 ;
  wire \mem_reg[62][8]_srl32_n_1 ;
  wire p_0_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8880888088800080)) 
    \bus_wide_gen.beat_len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(p_0_in),
        .I3(p_66_in),
        .I4(\bus_wide_gen.offset_pack_buf_reg[31] ),
        .I5(\bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ),
        .O(\bus_wide_gen.offset_valid_reg ));
  LUT5 #(
    .INIT(32'h38000800)) 
    \bus_wide_gen.beat_len_cnt[0]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg[29]_2 ),
        .I1(\bus_wide_gen.beat_len_cnt_reg[29]_0 [1]),
        .I2(\bus_wide_gen.beat_len_cnt_reg[29]_0 [0]),
        .I3(\dout_reg[0]_1 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[29]_3 ),
        .O(\bus_wide_gen.offset_pack_buf_reg[31] ));
  LUT5 #(
    .INIT(32'hF0080008)) 
    \bus_wide_gen.beat_len_cnt[0]_i_4 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.beat_len_cnt_reg[29] ),
        .I2(\bus_wide_gen.beat_len_cnt_reg[29]_0 [1]),
        .I3(\bus_wide_gen.beat_len_cnt_reg[29]_0 [0]),
        .I4(dout_vld_reg),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA088008800880088)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_4 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.beat_len_cnt_reg[29]_4 ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.beat_len_cnt_reg[29]_1 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[29]_0 [2]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[29]_0 [3]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h2A002A002A00AA00)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.beat_len_cnt_reg[29]_1 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[29]_0 [2]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[29]_0 [3]),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hA2A222A2)) 
    \dout[8]_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_3 ),
        .I4(local_AXI_WREADY),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [8]),
        .R(SR));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_0 ),
        .I1(\mem_reg[62][0]_srl32__0_n_0 ),
        .O(\mem_reg[62][0]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [0]),
        .Q(\mem_reg[62][0]_srl32_n_0 ),
        .Q31(\mem_reg[62][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_1 ),
        .Q(\mem_reg[62][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_0 ),
        .I1(\mem_reg[62][1]_srl32__0_n_0 ),
        .O(\mem_reg[62][1]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [1]),
        .Q(\mem_reg[62][1]_srl32_n_0 ),
        .Q31(\mem_reg[62][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_1 ),
        .Q(\mem_reg[62][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_0 ),
        .I1(\mem_reg[62][2]_srl32__0_n_0 ),
        .O(\mem_reg[62][2]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [2]),
        .Q(\mem_reg[62][2]_srl32_n_0 ),
        .Q31(\mem_reg[62][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_1 ),
        .Q(\mem_reg[62][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_0 ),
        .I1(\mem_reg[62][3]_srl32__0_n_0 ),
        .O(\mem_reg[62][3]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [3]),
        .Q(\mem_reg[62][3]_srl32_n_0 ),
        .Q31(\mem_reg[62][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_1 ),
        .Q(\mem_reg[62][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_0 ),
        .I1(\mem_reg[62][4]_srl32__0_n_0 ),
        .O(\mem_reg[62][4]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [4]),
        .Q(\mem_reg[62][4]_srl32_n_0 ),
        .Q31(\mem_reg[62][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_1 ),
        .Q(\mem_reg[62][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_0 ),
        .I1(\mem_reg[62][5]_srl32__0_n_0 ),
        .O(\mem_reg[62][5]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [5]),
        .Q(\mem_reg[62][5]_srl32_n_0 ),
        .Q31(\mem_reg[62][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_1 ),
        .Q(\mem_reg[62][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_0 ),
        .I1(\mem_reg[62][6]_srl32__0_n_0 ),
        .O(\mem_reg[62][6]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [6]),
        .Q(\mem_reg[62][6]_srl32_n_0 ),
        .Q31(\mem_reg[62][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_1 ),
        .Q(\mem_reg[62][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_0 ),
        .I1(\mem_reg[62][7]_srl32__0_n_0 ),
        .O(\mem_reg[62][7]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [7]),
        .Q(\mem_reg[62][7]_srl32_n_0 ),
        .Q31(\mem_reg[62][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_1 ),
        .Q(\mem_reg[62][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_0 ),
        .I1(\mem_reg[62][8]_srl32__0_n_0 ),
        .O(\mem_reg[62][8]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[62][8]_srl32_n_0 ),
        .Q31(\mem_reg[62][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_1 ),
        .Q(\mem_reg[62][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2
   (push,
    pop,
    D,
    Q,
    S,
    valid_length,
    dout_vld_reg,
    in,
    \ap_CS_fsm_reg[26] ,
    gmem_0_AWREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    tmp_valid_reg,
    local_CHN_AWREADY,
    tmp_valid_reg_0,
    wrsp_ready,
    \dout_reg[63]_0 ,
    \dout_reg[77]_0 ,
    \dout_reg[77]_1 ,
    \dout_reg[77]_2 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [0:0]D;
  output [67:0]Q;
  output [2:0]S;
  output valid_length;
  output dout_vld_reg;
  output [0:0]in;
  input [0:0]\ap_CS_fsm_reg[26] ;
  input gmem_0_AWREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input [63:0]\dout_reg[63]_0 ;
  input \dout_reg[77]_0 ;
  input \dout_reg[77]_1 ;
  input \dout_reg[77]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]D;
  wire [67:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire \dout_reg[77]_0 ;
  wire \dout_reg[77]_1 ;
  wire \dout_reg[77]_2 ;
  wire dout_vld_reg;
  wire [63:0]gmem_0_AWADDR;
  wire gmem_0_AWREADY;
  wire [0:0]in;
  wire local_CHN_AWREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][75]_srl6_n_0 ;
  wire \mem_reg[5][76]_srl6_n_0 ;
  wire \mem_reg[5][77]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hA222AAAA22222222)) 
    \dout[77]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(tmp_valid_reg_0),
        .I5(wrsp_ready),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][75]_srl6_n_0 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][76]_srl6_n_0 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][77]_srl6_n_0 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(Q[65]),
        .I1(Q[67]),
        .I2(Q[66]),
        .I3(Q[64]),
        .O(valid_length));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .O(push));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [0]),
        .O(gmem_0_AWADDR[0]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [10]),
        .O(gmem_0_AWADDR[10]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [11]),
        .O(gmem_0_AWADDR[11]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [12]),
        .O(gmem_0_AWADDR[12]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [13]),
        .O(gmem_0_AWADDR[13]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [14]),
        .O(gmem_0_AWADDR[14]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [15]),
        .O(gmem_0_AWADDR[15]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [16]),
        .O(gmem_0_AWADDR[16]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [17]),
        .O(gmem_0_AWADDR[17]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [18]),
        .O(gmem_0_AWADDR[18]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [19]),
        .O(gmem_0_AWADDR[19]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [1]),
        .O(gmem_0_AWADDR[1]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [20]),
        .O(gmem_0_AWADDR[20]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [21]),
        .O(gmem_0_AWADDR[21]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [22]),
        .O(gmem_0_AWADDR[22]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [23]),
        .O(gmem_0_AWADDR[23]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [24]),
        .O(gmem_0_AWADDR[24]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [25]),
        .O(gmem_0_AWADDR[25]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [26]),
        .O(gmem_0_AWADDR[26]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [27]),
        .O(gmem_0_AWADDR[27]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [28]),
        .O(gmem_0_AWADDR[28]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [29]),
        .O(gmem_0_AWADDR[29]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [2]),
        .O(gmem_0_AWADDR[2]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][30]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [30]),
        .O(gmem_0_AWADDR[30]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][31]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [31]),
        .O(gmem_0_AWADDR[31]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][32]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [32]),
        .O(gmem_0_AWADDR[32]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][33]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [33]),
        .O(gmem_0_AWADDR[33]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][34]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [34]),
        .O(gmem_0_AWADDR[34]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][35]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [35]),
        .O(gmem_0_AWADDR[35]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][36]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [36]),
        .O(gmem_0_AWADDR[36]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][37]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [37]),
        .O(gmem_0_AWADDR[37]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][38]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [38]),
        .O(gmem_0_AWADDR[38]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][39]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [39]),
        .O(gmem_0_AWADDR[39]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [3]),
        .O(gmem_0_AWADDR[3]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][40]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [40]),
        .O(gmem_0_AWADDR[40]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][41]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [41]),
        .O(gmem_0_AWADDR[41]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][42]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [42]),
        .O(gmem_0_AWADDR[42]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][43]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [43]),
        .O(gmem_0_AWADDR[43]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][44]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [44]),
        .O(gmem_0_AWADDR[44]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][45]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [45]),
        .O(gmem_0_AWADDR[45]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][46]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [46]),
        .O(gmem_0_AWADDR[46]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][47]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [47]),
        .O(gmem_0_AWADDR[47]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][48]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [48]),
        .O(gmem_0_AWADDR[48]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][49]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [49]),
        .O(gmem_0_AWADDR[49]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [4]),
        .O(gmem_0_AWADDR[4]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][50]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [50]),
        .O(gmem_0_AWADDR[50]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][51]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [51]),
        .O(gmem_0_AWADDR[51]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][52]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [52]),
        .O(gmem_0_AWADDR[52]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][53]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [53]),
        .O(gmem_0_AWADDR[53]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][54]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [54]),
        .O(gmem_0_AWADDR[54]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][55]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [55]),
        .O(gmem_0_AWADDR[55]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][56]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [56]),
        .O(gmem_0_AWADDR[56]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][57]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [57]),
        .O(gmem_0_AWADDR[57]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][58]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [58]),
        .O(gmem_0_AWADDR[58]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][59]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [59]),
        .O(gmem_0_AWADDR[59]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [5]),
        .O(gmem_0_AWADDR[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][60]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [60]),
        .O(gmem_0_AWADDR[60]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][61]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [61]),
        .O(gmem_0_AWADDR[61]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][62]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [62]),
        .O(gmem_0_AWADDR[62]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][63]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [63]),
        .O(gmem_0_AWADDR[63]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [6]),
        .O(gmem_0_AWADDR[6]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][70]_srl6_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[26] ),
        .O(in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][75]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][75]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[5][75]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][76]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][76]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[5][76]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][77]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][77]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[5][77]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [7]),
        .O(gmem_0_AWADDR[7]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [8]),
        .O(gmem_0_AWADDR[8]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(\dout_reg[77]_2 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [9]),
        .O(gmem_0_AWADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[67]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[66]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(Q[65]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[10]_i_1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'h80FFFFFF80808080)) 
    tmp_valid_i_1
       (.I0(valid_length),
        .I1(\dout_reg[0]_1 ),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .I5(tmp_valid_reg_0),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized2_45
   (push,
    pop,
    S,
    \dout_reg[78]_0 ,
    D,
    \dout_reg[78]_1 ,
    full_n_reg,
    \ap_CS_fsm_reg[12] ,
    Q,
    \dout_reg[0]_0 ,
    rreq_valid,
    tmp_valid_reg,
    local_CHN_ARREADY,
    \dout_reg[0]_1 ,
    ready_for_rreq0__0,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[78]_2 ,
    \dout_reg[78]_3 ,
    \dout_reg[78]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [1:0]S;
  output [66:0]\dout_reg[78]_0 ;
  output [0:0]D;
  output \dout_reg[78]_1 ;
  output [0:0]full_n_reg;
  input \ap_CS_fsm_reg[12] ;
  input [1:0]Q;
  input \dout_reg[0]_0 ;
  input rreq_valid;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input \dout_reg[0]_1 ;
  input ready_for_rreq0__0;
  input [63:0]\dout_reg[63]_0 ;
  input [63:0]\dout_reg[63]_1 ;
  input \dout_reg[78]_2 ;
  input \dout_reg[78]_3 ;
  input \dout_reg[78]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire [63:0]\dout_reg[63]_1 ;
  wire [66:0]\dout_reg[78]_0 ;
  wire \dout_reg[78]_1 ;
  wire \dout_reg[78]_2 ;
  wire \dout_reg[78]_3 ;
  wire \dout_reg[78]_4 ;
  wire [0:0]full_n_reg;
  wire [63:0]gmem_0_ARADDR;
  wire [14:14]gmem_0_ARLEN;
  wire local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][68]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][71]_srl6_n_0 ;
  wire \mem_reg[5][78]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire ready_for_rreq0__0;
  wire rreq_valid;
  wire tmp_valid_reg;

  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    \dout[78]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(rreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [63]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][68]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [6]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][71]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [65]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][78]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [66]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(\dout_reg[78]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(push));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\dout_reg[63]_0 [0]),
        .I1(\dout_reg[63]_1 [0]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[0]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [10]),
        .I1(\dout_reg[63]_1 [10]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[10]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [11]),
        .I1(\dout_reg[63]_1 [11]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[11]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [12]),
        .I1(\dout_reg[63]_1 [12]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[12]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [13]),
        .I1(\dout_reg[63]_1 [13]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[13]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [14]),
        .I1(\dout_reg[63]_1 [14]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[14]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [15]),
        .I1(\dout_reg[63]_1 [15]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[15]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [16]),
        .I1(\dout_reg[63]_1 [16]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[16]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [17]),
        .I1(\dout_reg[63]_1 [17]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[17]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [18]),
        .I1(\dout_reg[63]_1 [18]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[18]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [19]),
        .I1(\dout_reg[63]_1 [19]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[19]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [1]),
        .I1(\dout_reg[63]_1 [1]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[1]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [20]),
        .I1(\dout_reg[63]_1 [20]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[20]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [21]),
        .I1(\dout_reg[63]_1 [21]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[21]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [22]),
        .I1(\dout_reg[63]_1 [22]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[22]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [23]),
        .I1(\dout_reg[63]_1 [23]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[23]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [24]),
        .I1(\dout_reg[63]_1 [24]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[24]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [25]),
        .I1(\dout_reg[63]_1 [25]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[25]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [26]),
        .I1(\dout_reg[63]_1 [26]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[26]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [27]),
        .I1(\dout_reg[63]_1 [27]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[27]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [28]),
        .I1(\dout_reg[63]_1 [28]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[28]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [29]),
        .I1(\dout_reg[63]_1 [29]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[29]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [2]),
        .I1(\dout_reg[63]_1 [2]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[2]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][30]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [30]),
        .I1(\dout_reg[63]_1 [30]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[30]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][31]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [31]),
        .I1(\dout_reg[63]_1 [31]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[31]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][32]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [32]),
        .I1(\dout_reg[63]_1 [32]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[32]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][33]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [33]),
        .I1(\dout_reg[63]_1 [33]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[33]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][34]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [34]),
        .I1(\dout_reg[63]_1 [34]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[34]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][35]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [35]),
        .I1(\dout_reg[63]_1 [35]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[35]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][36]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [36]),
        .I1(\dout_reg[63]_1 [36]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[36]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][37]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [37]),
        .I1(\dout_reg[63]_1 [37]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[37]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][38]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [38]),
        .I1(\dout_reg[63]_1 [38]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[38]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][39]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [39]),
        .I1(\dout_reg[63]_1 [39]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[39]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [3]),
        .I1(\dout_reg[63]_1 [3]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[3]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][40]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [40]),
        .I1(\dout_reg[63]_1 [40]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[40]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][41]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [41]),
        .I1(\dout_reg[63]_1 [41]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[41]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][42]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [42]),
        .I1(\dout_reg[63]_1 [42]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[42]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][43]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [43]),
        .I1(\dout_reg[63]_1 [43]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[43]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][44]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [44]),
        .I1(\dout_reg[63]_1 [44]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[44]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][45]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [45]),
        .I1(\dout_reg[63]_1 [45]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[45]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][46]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [46]),
        .I1(\dout_reg[63]_1 [46]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[46]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][47]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [47]),
        .I1(\dout_reg[63]_1 [47]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[47]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][48]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [48]),
        .I1(\dout_reg[63]_1 [48]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[48]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][49]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [49]),
        .I1(\dout_reg[63]_1 [49]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[49]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [4]),
        .I1(\dout_reg[63]_1 [4]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[4]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][50]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [50]),
        .I1(\dout_reg[63]_1 [50]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[50]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][51]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [51]),
        .I1(\dout_reg[63]_1 [51]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[51]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][52]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [52]),
        .I1(\dout_reg[63]_1 [52]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[52]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][53]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [53]),
        .I1(\dout_reg[63]_1 [53]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[53]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][54]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [54]),
        .I1(\dout_reg[63]_1 [54]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[54]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][55]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [55]),
        .I1(\dout_reg[63]_1 [55]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[55]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][56]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [56]),
        .I1(\dout_reg[63]_1 [56]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[56]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][57]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [57]),
        .I1(\dout_reg[63]_1 [57]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[57]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][58]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [58]),
        .I1(\dout_reg[63]_1 [58]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[58]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][59]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [59]),
        .I1(\dout_reg[63]_1 [59]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[59]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [5]),
        .I1(\dout_reg[63]_1 [5]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][60]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [60]),
        .I1(\dout_reg[63]_1 [60]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[60]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][61]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [61]),
        .I1(\dout_reg[63]_1 [61]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[61]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][62]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [62]),
        .I1(\dout_reg[63]_1 [62]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[62]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][63]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [63]),
        .I1(\dout_reg[63]_1 [63]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[63]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][68]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(full_n_reg),
        .Q(\mem_reg[5][68]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][68]_srl6_i_1 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(Q[1]),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [6]),
        .I1(\dout_reg[63]_1 [6]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[6]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][71]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(full_n_reg),
        .Q(\mem_reg[5][71]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARLEN),
        .Q(\mem_reg[5][78]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mem_reg[5][78]_srl6_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(Q[1]),
        .O(gmem_0_ARLEN));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [7]),
        .I1(\dout_reg[63]_1 [7]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[7]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [8]),
        .I1(\dout_reg[63]_1 [8]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[8]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[78]_2 ),
        .A1(\dout_reg[78]_3 ),
        .A2(\dout_reg[78]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_ARADDR[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\dout_reg[63]_0 [9]),
        .I1(\dout_reg[63]_1 [9]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(Q[1]),
        .O(gmem_0_ARADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[78]_0 [66]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(\dout_reg[78]_0 [65]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[6]_i_1 
       (.I0(\dout_reg[78]_0 [64]),
        .O(D));
  LUT6 #(
    .INIT(64'hFE00FE00FFFFFE00)) 
    tmp_valid_i_1__0
       (.I0(\dout_reg[78]_0 [66]),
        .I1(\dout_reg[78]_0 [64]),
        .I2(\dout_reg[78]_0 [65]),
        .I3(rreq_valid),
        .I4(tmp_valid_reg),
        .I5(ready_for_rreq0__0),
        .O(\dout_reg[78]_1 ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized3
   (sel,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[35]_0 ,
    \bus_wide_gen.data_gen[2].data_buf_reg[23] ,
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ,
    in,
    Q,
    ap_clk,
    SR,
    pop);
  output sel;
  output \bus_wide_gen.ready_for_data__0 ;
  output [35:0]\dout_reg[35]_0 ;
  input \bus_wide_gen.data_gen[2].data_buf_reg[23] ;
  input \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  input [35:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[2].data_buf_reg[23] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [35:0]\dout_reg[35]_0 ;
  wire [35:0]in;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire sel;

  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_4 
       (.I0(\bus_wide_gen.data_gen[2].data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [35]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\bus_wide_gen.data_gen[2].data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .O(sel));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4
   (\dout_reg[0]_0 ,
    E,
    full_n_reg,
    \raddr_reg[3] ,
    full_n_reg_0,
    D,
    empty_n_reg,
    \num_data_cnt_reg[1] ,
    \ap_CS_fsm_reg[32] ,
    num_data_cnt1__0,
    dout_vld_reg,
    empty_n_reg_0,
    full_n_reg_1,
    valid_length,
    Q,
    ap_clk,
    SR,
    full_n_reg_2,
    next_wreq,
    empty_n_reg_1,
    wrsp_valid,
    \mOutPtr_reg[4] ,
    \num_data_cnt_reg[4] ,
    \dout_reg[0]_1 ,
    local_CHN_AWREADY,
    \bus_wide_gen.offset_full_n ,
    wreq_valid,
    \num_data_cnt_reg[3] ,
    \num_data_cnt_reg[3]_0 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ost_resp_info,
    empty_n1__4);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output full_n_reg;
  output [0:0]\raddr_reg[3] ;
  output [0:0]full_n_reg_0;
  output [3:0]D;
  output [2:0]empty_n_reg;
  output [3:0]\num_data_cnt_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[32] ;
  output num_data_cnt1__0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output full_n_reg_1;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_2;
  input next_wreq;
  input empty_n_reg_1;
  input wrsp_valid;
  input [4:0]\mOutPtr_reg[4] ;
  input [4:0]\num_data_cnt_reg[4] ;
  input \dout_reg[0]_1 ;
  input local_CHN_AWREADY;
  input \bus_wide_gen.offset_full_n ;
  input wreq_valid;
  input [0:0]\num_data_cnt_reg[3] ;
  input \num_data_cnt_reg[3]_0 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input ost_resp_info;
  input empty_n1__4;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n1__4;
  wire [2:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire local_CHN_AWREADY;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_0;
  wire [3:0]\num_data_cnt_reg[1] ;
  wire [0:0]\num_data_cnt_reg[3] ;
  wire \num_data_cnt_reg[3]_0 ;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire ost_resp_info;
  wire p_17_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[3]_i_4__1_n_0 ;
  wire [0:0]\raddr_reg[3] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA2222222A2A2A2A2)) 
    \dout[0]_i_1 
       (.I0(empty_n_reg_1),
        .I1(wrsp_valid),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_1),
        .I4(ost_resp_info),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1),
        .I3(ost_resp_info),
        .I4(\dout_reg[0]_0 ),
        .I5(wrsp_valid),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__5
       (.I0(empty_n1__4),
        .I1(full_n_reg),
        .I2(wrsp_valid),
        .I3(empty_n_reg_1),
        .I4(next_wreq),
        .I5(full_n_reg_2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__6
       (.I0(full_n1__4),
        .I1(full_n_reg_2),
        .I2(wrsp_valid),
        .I3(full_n_reg),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__3
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4] [2]),
        .I2(\num_data_cnt_reg[4] [3]),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [1]),
        .I5(\num_data_cnt_reg[4] [4]),
        .O(full_n1__4));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__4 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_2),
        .I1(next_wreq),
        .I2(empty_n_reg_1),
        .I3(wrsp_valid),
        .I4(full_n_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(p_17_in),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[4]_i_3__3 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(ost_resp_info),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_4 
       (.I0(next_wreq),
        .I1(full_n_reg_2),
        .I2(full_n_reg),
        .I3(wrsp_valid),
        .I4(empty_n_reg_1),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hA2220000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(full_n_reg_2),
        .I1(\dout_reg[0]_1 ),
        .I2(local_CHN_AWREADY),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(wreq_valid),
        .O(push));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__4 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(next_wreq),
        .I2(full_n_reg_2),
        .I3(full_n_reg),
        .I4(wrsp_valid),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__4 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0_0),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__4 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(\num_data_cnt_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_data_cnt[3]_i_1__5 
       (.I0(full_n_reg),
        .I1(\num_data_cnt_reg[3] ),
        .I2(\num_data_cnt_reg[3]_0 ),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \num_data_cnt[3]_i_3__0 
       (.I0(full_n_reg),
        .I1(\num_data_cnt_reg[3]_0 ),
        .I2(\num_data_cnt_reg[3] ),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[4]_i_1__3 
       (.I0(full_n_reg_2),
        .I1(next_wreq),
        .I2(wrsp_valid),
        .I3(full_n_reg),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__3 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(num_data_cnt1__0_0),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(\num_data_cnt_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[4]_i_3__3 
       (.I0(next_wreq),
        .I1(full_n_reg_2),
        .I2(full_n_reg),
        .I3(wrsp_valid),
        .O(num_data_cnt1__0_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__5 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[1]),
        .O(empty_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__4 
       (.I0(raddr118_out),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\raddr[3]_i_4__1_n_0 ),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__4 
       (.I0(empty_n_reg_1),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(empty_n_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_3__1 
       (.I0(p_17_in),
        .I1(empty_n_reg_1),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00B0B0B0)) 
    \raddr[3]_i_4__1 
       (.I0(full_n_reg),
        .I1(wrsp_valid),
        .I2(empty_n_reg_1),
        .I3(next_wreq),
        .I4(full_n_reg_2),
        .O(\raddr[3]_i_4__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_47
   (\dout_reg[0]_0 ,
    E,
    dout_vld_reg,
    D,
    full_n_reg,
    \raddr_reg[3] ,
    \mOutPtr_reg[1] ,
    empty_n_reg,
    full_n_reg_0,
    empty_n_reg_0,
    full_n_reg_1,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    full_n_reg_2,
    ost_ctrl_valid,
    ost_resp_valid,
    dout_vld_reg_0,
    \num_data_cnt_reg[4] ,
    empty_n_reg_1,
    \mOutPtr_reg[4] ,
    ursp_ready,
    wrsp_type,
    empty_n1__9);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output [3:0]D;
  output [0:0]full_n_reg;
  output [0:0]\raddr_reg[3] ;
  output [3:0]\mOutPtr_reg[1] ;
  output [2:0]empty_n_reg;
  output full_n_reg_0;
  output empty_n_reg_0;
  output full_n_reg_1;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_2;
  input ost_ctrl_valid;
  input ost_resp_valid;
  input [0:0]dout_vld_reg_0;
  input [4:0]\num_data_cnt_reg[4] ;
  input empty_n_reg_1;
  input [4:0]\mOutPtr_reg[4] ;
  input ursp_ready;
  input wrsp_type;
  input empty_n1__9;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire empty_n1__9;
  wire [2:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [3:0]\mOutPtr_reg[1] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire num_data_cnt1__0;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_valid;
  wire p_17_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[3]_i_4__2_n_0 ;
  wire [0:0]\raddr_reg[3] ;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hA222AAAA22222222)) 
    \dout[0]_i_1__0 
       (.I0(empty_n_reg_1),
        .I1(ost_resp_valid),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(\dout_reg[0]_0 ),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_1),
        .I1(ursp_ready),
        .I2(wrsp_type),
        .I3(\dout_reg[0]_0 ),
        .I4(ost_resp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__9
       (.I0(empty_n1__9),
        .I1(pop),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_2),
        .I4(empty_n_reg_1),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__5
       (.I0(full_n1__4),
        .I1(full_n_reg_2),
        .I2(ost_resp_valid),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__5
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [2]),
        .I2(\num_data_cnt_reg[4] [3]),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [1]),
        .I5(\num_data_cnt_reg[4] [4]),
        .O(full_n1__4));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT6 #(
    .INIT(64'h7878887888788878)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_2),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_1),
        .I3(ost_resp_valid),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(p_17_in),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    \mOutPtr[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_2),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg),
        .I4(ost_resp_valid),
        .I5(empty_n_reg_1),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__6 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__6 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__6 
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__4 
       (.I0(full_n_reg_2),
        .I1(ost_ctrl_valid),
        .I2(ost_resp_valid),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__4 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(num_data_cnt1__0),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_2),
        .I2(dout_vld_reg),
        .I3(dout_vld_reg_0),
        .I4(ost_resp_valid),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[1]),
        .O(empty_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__5 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__5 
       (.I0(raddr118_out),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\raddr[3]_i_4__2_n_0 ),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__5 
       (.I0(empty_n_reg_1),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(empty_n_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_3__2 
       (.I0(p_17_in),
        .I1(empty_n_reg_1),
        .O(raddr118_out));
  LUT6 #(
    .INIT(64'h00008F008F008F00)) 
    \raddr[3]_i_4__2 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(ost_resp_valid),
        .I3(empty_n_reg_1),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_2),
        .O(\raddr[3]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hA222)) 
    s_ready_t_i_2
       (.I0(ost_resp_valid),
        .I1(\dout_reg[0]_0 ),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized4_53
   (pop,
    DIPADIP,
    push_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    \dout_reg[0]_0 ,
    ost_burst_empty_n,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    local_CHN_RREADY);
  output pop;
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \dout_reg[0]_0 ;
  input ost_burst_empty_n;
  input [0:0]\dout_reg[0]_1 ;
  input [0:0]\dout_reg[0]_2 ;
  input local_CHN_RREADY;

  wire [0:0]DIPADIP;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire local_CHN_RREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_burst_empty_n;
  wire ost_burst_info;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  LUT5 #(
    .INIT(32'hA2222222)) 
    \dout[0]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(ost_burst_empty_n),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(local_CHN_RREADY),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(ost_burst_info),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(ost_burst_empty_n),
        .I2(ost_burst_info),
        .O(DIPADIP));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized6
   (E,
    empty_n_reg,
    D,
    empty_n_reg_0,
    \bus_wide_gen.last_split0__2 ,
    p_21_in,
    \dout_reg[3]_0 ,
    tmp_valid_reg,
    ap_rst_n_0,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \mOutPtr_reg[0] ,
    local_CHN_ARREADY,
    \mOutPtr_reg[0]_0 ,
    empty_n_reg_1,
    raddr112_in__5,
    Q,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    \dout_reg[3]_4 ,
    \dout_reg[3]_5 ,
    \bus_wide_gen.last_data__0 ,
    p_17_in,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_3 ,
    \dout_reg[3]_6 ,
    \dout_reg[0]_0 ,
    empty_n1__6,
    ap_rst_n,
    \bus_wide_gen.split_cnt1__0 ,
    ap_clk,
    SR);
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [3:0]D;
  output [2:0]empty_n_reg_0;
  output \bus_wide_gen.last_split0__2 ;
  output p_21_in;
  output [1:0]\dout_reg[3]_0 ;
  output tmp_valid_reg;
  output ap_rst_n_0;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \mOutPtr_reg[0] ;
  input local_CHN_ARREADY;
  input \mOutPtr_reg[0]_0 ;
  input empty_n_reg_1;
  input raddr112_in__5;
  input [4:0]Q;
  input [3:0]\dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input [0:0]\dout_reg[3]_3 ;
  input [0:0]\dout_reg[3]_4 ;
  input [0:0]\dout_reg[3]_5 ;
  input \bus_wide_gen.last_data__0 ;
  input p_17_in;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_3 ;
  input [1:0]\dout_reg[3]_6 ;
  input [0:0]\dout_reg[0]_0 ;
  input empty_n1__6;
  input ap_rst_n;
  input \bus_wide_gen.split_cnt1__0 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.last_data__0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.split_cnt1__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_3 ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [1:0]\dout_reg[3]_0 ;
  wire [3:0]\dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire [0:0]\dout_reg[3]_3 ;
  wire [0:0]\dout_reg[3]_4 ;
  wire [0:0]\dout_reg[3]_5 ;
  wire [1:0]\dout_reg[3]_6 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire empty_n1__6;
  wire [0:0]empty_n_reg;
  wire [2:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire local_CHN_ARREADY;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_17_in;
  wire p_17_in_0;
  wire p_21_in;
  wire pop;
  wire push;
  wire raddr112_in__5;
  wire tmp_valid_reg;

  LUT6 #(
    .INIT(64'hD250008200000000)) 
    \bus_wide_gen.first_data_pred_i_2 
       (.I0(\bus_wide_gen.last_data__0 ),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\dout_reg_n_0_[0] ),
        .I4(\bus_wide_gen.split_cnt__5 [0]),
        .I5(\dout_reg[3]_4 ),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'h000000002E66E2AA)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_3 ),
        .I1(\dout_reg[3]_4 ),
        .I2(\dout_reg[3]_0 [1]),
        .I3(\bus_wide_gen.split_cnt1__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [0]),
        .I5(ap_rst_n_0),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\dout_reg[3]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\dout_reg[3]_5 ),
        .I3(\dout_reg[3]_2 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA222222222222222)) 
    \dout[3]_i_1 
       (.I0(empty_n_reg_1),
        .I1(\dout_reg[3]_2 ),
        .I2(\dout_reg[3]_3 ),
        .I3(\bus_wide_gen.last_split0__2 ),
        .I4(\dout_reg[3]_4 ),
        .I5(\dout_reg[3]_5 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h9009A0A0A0A0A0A0)) 
    \dout[3]_i_2 
       (.I0(\bus_wide_gen.split_cnt__5 [0]),
        .I1(\dout_reg_n_0_[0] ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\dout_reg_n_0_[1] ),
        .I4(p_17_in),
        .I5(\dout_reg[3]_3 ),
        .O(\bus_wide_gen.last_split0__2 ));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    \dout[3]_i_3 
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_3 ),
        .I2(\dout_reg[3]_5 ),
        .I3(\dout_reg[3]_2 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [0]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    empty_n_i_1
       (.I0(empty_n1__6),
        .I1(pop),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(local_CHN_ARREADY),
        .I4(\mOutPtr_reg[0] ),
        .I5(empty_n_reg_1),
        .O(tmp_valid_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(Q[0]),
        .I1(p_17_in_0),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(Q[0]),
        .I1(p_17_in_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(p_17_in_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_17_in_0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[0] ),
        .I3(pop),
        .O(p_17_in_0));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\dout_reg[3]_6 [0]),
        .I1(\dout_reg[0]_0 ),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_6 [0]),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[3]_6 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_6 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_6 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(\dout_reg[3]_1 [0]),
        .I1(p_17_in_0),
        .I2(empty_n_reg_1),
        .I3(\dout_reg[3]_1 [1]),
        .O(empty_n_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[3]_1 [0]),
        .I1(p_17_in_0),
        .I2(empty_n_reg_1),
        .I3(\dout_reg[3]_1 [2]),
        .I4(\dout_reg[3]_1 [1]),
        .O(empty_n_reg_0[1]));
  LUT6 #(
    .INIT(64'h0AC0C0C0C0C0C0C0)) 
    \raddr[3]_i_1 
       (.I0(empty_n_reg_1),
        .I1(raddr112_in__5),
        .I2(pop),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(local_CHN_ARREADY),
        .I5(\mOutPtr_reg[0] ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2 
       (.I0(empty_n_reg_1),
        .I1(p_17_in_0),
        .I2(\dout_reg[3]_1 [0]),
        .I3(\dout_reg[3]_1 [1]),
        .I4(\dout_reg[3]_1 [3]),
        .I5(\dout_reg[3]_1 [2]),
        .O(empty_n_reg_0[2]));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_srl__parameterized7
   (push,
    pop,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[63]_2 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    Q,
    p_6_in,
    in,
    \dout_reg[63]_3 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [61:0]\dout_reg[63]_0 ;
  input \dout_reg[63]_1 ;
  input \dout_reg[63]_2 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input [0:0]Q;
  input p_6_in;
  input [61:0]in;
  input [3:0]\dout_reg[63]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [61:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[63]_2 ;
  wire [3:0]\dout_reg[63]_3 ;
  wire [61:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_6_in;
  wire pop;
  wire push;

  LUT4 #(
    .INIT(16'hA222)) 
    \dout[63]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .I2(Q),
        .I3(p_6_in),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[63]_1 ),
        .I1(\dout_reg[63]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_store
   (wrsp_type,
    \bus_wide_gen.offset_full_n ,
    full_n_reg,
    empty_n_reg,
    local_CHN_WVALID,
    dout_vld_reg,
    ursp_ready,
    tmp_valid_reg_0,
    local_CHN_BURST_WVALID,
    Q,
    \tmp_addr_reg[63]_0 ,
    ap_block_pp0_stage0_subdone,
    E,
    \conservative_gen.local_BURST_WVALID_reg_0 ,
    ap_done,
    full_n_reg_0,
    in,
    dout_vld_reg_0,
    \dout_reg[35] ,
    \conservative_gen.local_BURST_WLEN_reg[3]_0 ,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_enable_reg_pp0_iter20,
    push,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_CHN_AWREADY,
    dout_vld_reg_2,
    pop,
    p_4_in,
    dout_vld_reg_3,
    ost_resp_info,
    ap_rst_n,
    \dout_reg[63] ,
    \dout_reg[3] ,
    \dout_reg[7] );
  output wrsp_type;
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output empty_n_reg;
  output local_CHN_WVALID;
  output dout_vld_reg;
  output ursp_ready;
  output tmp_valid_reg_0;
  output local_CHN_BURST_WVALID;
  output [5:0]Q;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output ap_block_pp0_stage0_subdone;
  output [0:0]E;
  output [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  output ap_done;
  output [0:0]full_n_reg_0;
  output [0:0]in;
  output [1:0]dout_vld_reg_0;
  output [35:0]\dout_reg[35] ;
  output [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_enable_reg_pp0_iter20;
  input push;
  input local_BURST_AWVALID;
  input local_BURST_WREADY;
  input local_CHN_AWREADY;
  input [7:0]dout_vld_reg_2;
  input pop;
  input p_4_in;
  input [0:0]dout_vld_reg_3;
  input ost_resp_info;
  input ap_rst_n;
  input [63:0]\dout_reg[63] ;
  input [3:0]\dout_reg[3] ;
  input [7:0]\dout_reg[7] ;

  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter20;
  wire ap_rst_n;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_5;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire \bus_wide_gen.add_tail_1 ;
  wire \bus_wide_gen.add_tail_2 ;
  wire \bus_wide_gen.align_len0_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_7_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_8_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[28]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.beat_len_cnt_reg ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.buff_wdata_in_n_16 ;
  wire \bus_wide_gen.buff_wdata_in_n_19 ;
  wire \bus_wide_gen.buff_wdata_in_n_20 ;
  wire \bus_wide_gen.buff_wdata_in_n_21 ;
  wire \bus_wide_gen.buff_wdata_in_n_22 ;
  wire \bus_wide_gen.buff_wdata_in_n_23 ;
  wire \bus_wide_gen.buff_wdata_in_n_24 ;
  wire \bus_wide_gen.buff_wdata_in_n_25 ;
  wire \bus_wide_gen.buff_wdata_in_n_26 ;
  wire \bus_wide_gen.buff_wdata_in_n_27 ;
  wire \bus_wide_gen.buff_wdata_in_n_28 ;
  wire \bus_wide_gen.buff_wdata_in_n_29 ;
  wire \bus_wide_gen.buff_wdata_in_n_30 ;
  wire \bus_wide_gen.buff_wdata_in_n_31 ;
  wire \bus_wide_gen.buff_wdata_in_n_32 ;
  wire \bus_wide_gen.buff_wdata_in_n_33 ;
  wire \bus_wide_gen.buff_wdata_in_n_34 ;
  wire \bus_wide_gen.buff_wdata_in_n_35 ;
  wire \bus_wide_gen.buff_wdata_in_n_36 ;
  wire \bus_wide_gen.buff_wdata_in_n_37 ;
  wire \bus_wide_gen.buff_wdata_in_n_38 ;
  wire \bus_wide_gen.buff_wdata_in_n_40 ;
  wire \bus_wide_gen.buff_wdata_in_n_41 ;
  wire \bus_wide_gen.buff_wdata_in_n_42 ;
  wire \bus_wide_gen.buff_wdata_in_n_43 ;
  wire \bus_wide_gen.buff_wdata_in_n_44 ;
  wire \bus_wide_gen.buff_wdata_in_n_45 ;
  wire \bus_wide_gen.buff_wdata_in_n_46 ;
  wire \bus_wide_gen.buff_wdata_in_n_47 ;
  wire \bus_wide_gen.data_buf035_out ;
  wire \bus_wide_gen.data_buf043_out ;
  wire \bus_wide_gen.data_buf051_out ;
  wire \bus_wide_gen.data_buf058_out ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_valid_reg_n_0 ;
  wire [1:0]\bus_wide_gen.din ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_10_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_17_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_18_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_2_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.local_HLS_WSTRB ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[32] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[33] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_39 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_40 ;
  wire \bus_wide_gen.wreq_offset_n_41 ;
  wire \bus_wide_gen.wreq_offset_n_42 ;
  wire \bus_wide_gen.wreq_offset_n_5 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.fifo_burst_n_10 ;
  wire \conservative_gen.fifo_burst_n_11 ;
  wire \conservative_gen.fifo_burst_n_12 ;
  wire \conservative_gen.fifo_burst_n_13 ;
  wire \conservative_gen.fifo_burst_n_14 ;
  wire \conservative_gen.fifo_burst_n_15 ;
  wire \conservative_gen.fifo_burst_n_16 ;
  wire \conservative_gen.fifo_burst_n_17 ;
  wire \conservative_gen.fifo_burst_n_18 ;
  wire \conservative_gen.fifo_burst_n_19 ;
  wire \conservative_gen.fifo_burst_n_2 ;
  wire \conservative_gen.fifo_burst_n_20 ;
  wire \conservative_gen.fifo_burst_n_21 ;
  wire \conservative_gen.fifo_burst_n_22 ;
  wire \conservative_gen.fifo_burst_n_23 ;
  wire \conservative_gen.fifo_burst_n_24 ;
  wire \conservative_gen.fifo_burst_n_25 ;
  wire \conservative_gen.fifo_burst_n_26 ;
  wire \conservative_gen.fifo_burst_n_27 ;
  wire \conservative_gen.fifo_burst_n_28 ;
  wire \conservative_gen.fifo_burst_n_29 ;
  wire \conservative_gen.fifo_burst_n_9 ;
  wire [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  wire [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  wire \conservative_gen.next_burst ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[0] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[1] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[2] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[3] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[4] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[5] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[6] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[7] ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_3 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_3 ;
  wire [35:0]\dout_reg[35] ;
  wire [3:0]\dout_reg[3] ;
  wire [63:0]\dout_reg[63] ;
  wire [7:0]\dout_reg[7] ;
  wire dout_vld_reg;
  wire [1:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [7:0]dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_3;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire [0:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1;
  wire num_data_cnt1__0;
  wire [4:0]num_data_cnt_reg;
  wire ost_resp_info;
  wire p_0_out__15_carry__0_n_3;
  wire p_0_out__15_carry__0_n_6;
  wire p_0_out__15_carry__0_n_7;
  wire p_0_out__15_carry_n_0;
  wire p_0_out__15_carry_n_1;
  wire p_0_out__15_carry_n_2;
  wire p_0_out__15_carry_n_3;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [6:1]p_1_in;
  wire p_3_out_carry__0_n_1;
  wire p_3_out_carry__0_n_2;
  wire p_3_out_carry__0_n_3;
  wire p_3_out_carry__0_n_4;
  wire p_3_out_carry__0_n_5;
  wire p_3_out_carry__0_n_6;
  wire p_3_out_carry__0_n_7;
  wire p_3_out_carry_n_0;
  wire p_3_out_carry_n_1;
  wire p_3_out_carry_n_2;
  wire p_3_out_carry_n_3;
  wire p_3_out_carry_n_4;
  wire p_3_out_carry_n_5;
  wire p_3_out_carry_n_6;
  wire p_3_out_carry_n_7;
  wire p_4_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [17:10]tmp_len0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire tmp_valid_reg_0;
  wire ursp_ready;
  wire valid_length;
  wire [13:6]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:1]\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_p_0_out__15_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out__15_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_3_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized3 buff_wdata
       (.CO(\conservative_gen.fifo_burst_n_2 ),
        .DI(buff_wdata_n_7),
        .E(buff_wdata_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.add_tail_1 (\bus_wide_gen.add_tail_1 ),
        .\bus_wide_gen.add_tail_2 (\bus_wide_gen.add_tail_2 ),
        .\bus_wide_gen.data_gen[0].data_buf_reg[7] ({\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ,\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ,\bus_wide_gen.din }),
        .\bus_wide_gen.data_valid_reg (buff_wdata_n_8),
        .\bus_wide_gen.local_HLS_WVALID (\bus_wide_gen.local_HLS_WVALID ),
        .\bus_wide_gen.offset_pack_buf_reg[32] (buff_wdata_n_10),
        .\bus_wide_gen.offset_pack_buf_reg[33] (buff_wdata_n_12),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.num_beat_cnt_reg[0] (local_CHN_BURST_WVALID),
        .\dout_reg[35] (\dout_reg[35] ),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(\bus_wide_gen.data_valid_reg_n_0 ),
        .full_n_i_2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .full_n_reg_0(buff_wdata_n_9),
        .full_n_reg_1(buff_wdata_n_11),
        .in({\bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ,\bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ,\bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ,\bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] }),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_WVALID(local_CHN_WVALID),
        .num_data_cnt1(num_data_cnt1),
        .p_4_in(p_4_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.align_len0 
       (.I0(Q[0]),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\bus_wide_gen.align_len0_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [3]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_6 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [2]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_7 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [1]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_8 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [0]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [15]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [14]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [13]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [12]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [19]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [18]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [17]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [16]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [23]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [22]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [21]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [20]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [27]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [26]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [25]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [24]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[28]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [29]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .O(\bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[28]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [28]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .O(\bus_wide_gen.beat_len_cnt[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [7]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [6]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [5]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [4]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [11]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [10]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [9]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [8]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_5_n_0 ));
  FDRE \bus_wide_gen.beat_len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_7_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_8_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [10]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [11]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [13]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [14]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [15]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [17]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [18]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [19]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [1]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [21]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [22]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [23]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [25]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [26]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [27]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[28]_i_3_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [29]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [2]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [3]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [5]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [6]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [7]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized1 \bus_wide_gen.buff_wdata_in 
       (.D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({mOutPtr_reg[3:1],\bus_wide_gen.buff_wdata_in_n_16 }),
        .E(\bus_wide_gen.data_buf058_out ),
        .Q(num_data_cnt_reg),
        .S({\bus_wide_gen.buff_wdata_in_n_24 ,\bus_wide_gen.buff_wdata_in_n_25 ,\bus_wide_gen.buff_wdata_in_n_26 ,\bus_wide_gen.buff_wdata_in_n_27 }),
        .SR(SR),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.buff_wdata_in_n_22 ),
        .\bus_wide_gen.beat_len_cnt_reg[29] (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_0 (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.beat_len_cnt_reg[29]_1 (\bus_wide_gen.wreq_offset_n_5 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] ({\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ,\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ,\bus_wide_gen.din }),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf051_out ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_buf043_out ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf035_out ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.buff_wdata_in_n_21 ),
        .\bus_wide_gen.first_beat_set_reg (\bus_wide_gen.buff_wdata_in_n_23 ),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.last_beat_set_reg (\bus_wide_gen.last_beat_set_i_2_n_0 ),
        .\bus_wide_gen.last_beat_set_reg_0 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.last_beat_set_reg_1 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.local_HLS_WVALID (\bus_wide_gen.local_HLS_WVALID ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\dout_reg[0]_0 (\bus_wide_gen.data_valid_reg_n_0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] ({\bus_wide_gen.local_HLS_WSTRB ,\bus_wide_gen.buff_wdata_in_n_40 ,\bus_wide_gen.buff_wdata_in_n_41 ,\bus_wide_gen.buff_wdata_in_n_42 ,\bus_wide_gen.buff_wdata_in_n_43 ,\bus_wide_gen.buff_wdata_in_n_44 ,\bus_wide_gen.buff_wdata_in_n_45 ,\bus_wide_gen.buff_wdata_in_n_46 ,\bus_wide_gen.buff_wdata_in_n_47 }),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(\bus_wide_gen.buff_wdata_in_n_20 ),
        .full_n_reg_2(\bus_wide_gen.buff_wdata_in_n_36 ),
        .full_n_reg_3(\bus_wide_gen.buff_wdata_in_n_37 ),
        .full_n_reg_4(\bus_wide_gen.buff_wdata_in_n_38 ),
        .local_AXI_WREADY(local_AXI_WREADY),
        .\mOutPtr_reg[4]_0 ({mOutPtr_reg[4],mOutPtr_reg[0]}),
        .\mOutPtr_reg[4]_1 (dout_vld_reg_2[5:4]),
        .\mOutPtr_reg[5]_0 ({\bus_wide_gen.buff_wdata_in_n_32 ,\bus_wide_gen.buff_wdata_in_n_33 }),
        .num_data_cnt1(num_data_cnt1),
        .\num_data_cnt_reg[1]_0 (\bus_wide_gen.buff_wdata_in_n_19 ),
        .\num_data_cnt_reg[3]_0 ({\bus_wide_gen.buff_wdata_in_n_28 ,\bus_wide_gen.buff_wdata_in_n_29 ,\bus_wide_gen.buff_wdata_in_n_30 ,\bus_wide_gen.buff_wdata_in_n_31 }),
        .\num_data_cnt_reg[5]_0 ({\bus_wide_gen.buff_wdata_in_n_34 ,\bus_wide_gen.buff_wdata_in_n_35 }),
        .\num_data_cnt_reg[6]_0 ({p_0_out__15_carry__0_n_6,p_0_out__15_carry__0_n_7,p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .p_65_in(p_65_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .push(push));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_47 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ),
        .R(buff_wdata_n_9));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(\bus_wide_gen.din [0]),
        .I1(\bus_wide_gen.din [1]),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.single_beat_reg_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.add_tail_1 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_47 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ),
        .R(buff_wdata_n_12));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.single_beat_reg_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.add_tail_2 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_47 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_47 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_21 ),
        .Q(\bus_wide_gen.data_valid_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_23 ),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_20 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_10 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [19]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [20]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .O(\bus_wide_gen.last_beat_set_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_11 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [27]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [29]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .O(\bus_wide_gen.last_beat_set_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_12 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [25]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [26]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .O(\bus_wide_gen.last_beat_set_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_13 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [23]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [24]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .O(\bus_wide_gen.last_beat_set_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_14 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [12]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [13]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .O(\bus_wide_gen.last_beat_set_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_15 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [10]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [11]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .O(\bus_wide_gen.last_beat_set_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_16 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [8]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [9]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .O(\bus_wide_gen.last_beat_set_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_17 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [4]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [5]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .O(\bus_wide_gen.last_beat_set_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_18 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [2]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [3]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .O(\bus_wide_gen.last_beat_set_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \bus_wide_gen.last_beat_set_i_2 
       (.I0(\bus_wide_gen.last_beat_set_i_3_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_3 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [18]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [17]),
        .I5(\bus_wide_gen.last_beat_set_i_9_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_4 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [22]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [21]),
        .I5(\bus_wide_gen.last_beat_set_i_10_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5300000000000000)) 
    \bus_wide_gen.last_beat_set_i_5 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [28]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.last_beat_set_i_11_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_12_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_13_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5300000000000000)) 
    \bus_wide_gen.last_beat_set_i_6 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [14]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.last_beat_set_i_14_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_15_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_16_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_7 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [7]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [6]),
        .I5(\bus_wide_gen.last_beat_set_i_17_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hACFCAFFFFFFFFFFF)) 
    \bus_wide_gen.last_beat_set_i_8 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [1]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [0]),
        .I5(\bus_wide_gen.last_beat_set_i_18_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_9 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [15]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [16]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .O(\bus_wide_gen.last_beat_set_i_9_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_22 ),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  FDRE \bus_wide_gen.offset_pack_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_42 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_41 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_40 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(\bus_wide_gen.din [0]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(\bus_wide_gen.din [1]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_39 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_8 ),
        .Q(\bus_wide_gen.offset_valid_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_38 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_37 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_36 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_40 ),
        .I1(\bus_wide_gen.wreq_offset_n_39 ),
        .I2(\bus_wide_gen.wreq_offset_n_42 ),
        .I3(\bus_wide_gen.wreq_offset_n_41 ),
        .I4(\bus_wide_gen.wreq_offset_n_37 ),
        .I5(\bus_wide_gen.wreq_offset_n_38 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_22 ),
        .I1(\bus_wide_gen.wreq_offset_n_21 ),
        .I2(\bus_wide_gen.wreq_offset_n_24 ),
        .I3(\bus_wide_gen.wreq_offset_n_23 ),
        .I4(\bus_wide_gen.wreq_offset_n_19 ),
        .I5(\bus_wide_gen.wreq_offset_n_20 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_16 ),
        .I1(\bus_wide_gen.wreq_offset_n_15 ),
        .I2(\bus_wide_gen.wreq_offset_n_18 ),
        .I3(\bus_wide_gen.wreq_offset_n_17 ),
        .I4(\bus_wide_gen.wreq_offset_n_13 ),
        .I5(\bus_wide_gen.wreq_offset_n_14 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_34 ),
        .I1(\bus_wide_gen.wreq_offset_n_33 ),
        .I2(\bus_wide_gen.wreq_offset_n_36 ),
        .I3(\bus_wide_gen.wreq_offset_n_35 ),
        .I4(\bus_wide_gen.wreq_offset_n_31 ),
        .I5(\bus_wide_gen.wreq_offset_n_32 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_28 ),
        .I1(\bus_wide_gen.wreq_offset_n_27 ),
        .I2(\bus_wide_gen.wreq_offset_n_30 ),
        .I3(\bus_wide_gen.wreq_offset_n_29 ),
        .I4(\bus_wide_gen.wreq_offset_n_25 ),
        .I5(\bus_wide_gen.wreq_offset_n_26 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized0 \bus_wide_gen.wreq_offset 
       (.E(E),
        .Q({\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ,\bus_wide_gen.offset_pack_buf_reg_n_0_[32] }),
        .S(\bus_wide_gen.align_len0_n_0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.beat_len_cnt[0]_i_3 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.beat_len_cnt[0]_i_3_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.beat_len_cnt[0]_i_3_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.beat_len_cnt[0]_i_4 (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.offset_pack_buf_reg[32] (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.offset_pack_buf_reg[33] (\bus_wide_gen.wreq_offset_n_5 ),
        .\bus_wide_gen.offset_pack_buf_reg[33]_0 (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.single_beat0 (\bus_wide_gen.single_beat0 ),
        .\data_p2_reg[0] (tmp_valid_reg_0),
        .\dout_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\dout_reg[0]_0 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\dout_reg[0]_1 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\dout_reg[29] (Q),
        .\dout_reg[33] ({\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 ,\bus_wide_gen.wreq_offset_n_39 ,\bus_wide_gen.wreq_offset_n_40 ,\bus_wide_gen.wreq_offset_n_41 ,\bus_wide_gen.wreq_offset_n_42 }),
        .\dout_reg[33]_0 (\tmp_addr_reg[63]_0 [1:0]),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_8 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .p_65_in(p_65_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo \conservative_gen.fifo_burst 
       (.CO(\conservative_gen.fifo_burst_n_2 ),
        .Q({\conservative_gen.fifo_burst_n_9 ,\conservative_gen.fifo_burst_n_10 ,\conservative_gen.fifo_burst_n_11 ,\conservative_gen.fifo_burst_n_12 }),
        .S({\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.local_BURST_WVALID_reg (\conservative_gen.fifo_burst_n_25 ),
        .\conservative_gen.next_burst (\conservative_gen.next_burst ),
        .\conservative_gen.num_beat_cnt_reg[3] ({\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 ,\conservative_gen.fifo_burst_n_29 }),
        .\conservative_gen.num_beat_cnt_reg[3]_0 (\bus_wide_gen.data_valid_reg_n_0 ),
        .\conservative_gen.num_beat_cnt_reg[7] ({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }),
        .\conservative_gen.num_beat_cnt_reg[7]_0 ({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] ,\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 ),
        .\dout_reg[0] (local_CHN_BURST_WVALID),
        .\dout_reg[0]_0 (\conservative_gen.num_beat_pred_br10_carry__0_n_0 ),
        .\dout_reg[3] ({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_1_in(p_1_in),
        .push(push_0));
  FDRE \conservative_gen.local_BURST_WLEN_reg[0] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_12 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [0]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[1] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_11 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [1]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[2] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_10 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [2]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[3] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_9 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [3]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WVALID_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conservative_gen.fifo_burst_n_25 ),
        .Q(local_CHN_BURST_WVALID),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[7] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry 
       (.CI(1'b0),
        .CO({\conservative_gen.num_beat_pred_br10_carry_n_0 ,\conservative_gen.num_beat_pred_br10_carry_n_1 ,\conservative_gen.num_beat_pred_br10_carry_n_2 ,\conservative_gen.num_beat_pred_br10_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .S({\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 ,\conservative_gen.fifo_burst_n_29 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry__0 
       (.CI(\conservative_gen.num_beat_pred_br10_carry_n_0 ),
        .CO({\conservative_gen.num_beat_pred_br10_carry__0_n_0 ,\conservative_gen.num_beat_pred_br10_carry__0_n_1 ,\conservative_gen.num_beat_pred_br10_carry__0_n_2 ,\conservative_gen.num_beat_pred_br10_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [7:4]),
        .S({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized2 fifo_wreq
       (.D(tmp_len0[10]),
        .Q({wreq_len[13:11],wreq_len[6],fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70}),
        .S({fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}),
        .SR(SR),
        .\ap_CS_fsm_reg[26] (dout_vld_reg_2[3:0]),
        .ap_clk(ap_clk),
        .\dout_reg[63] (\dout_reg[63] ),
        .dout_vld_reg_0(fifo_wreq_n_75),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(in),
        .full_n_reg_2(dout_vld_reg_0[0]),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .tmp_valid_reg(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4 fifo_wrsp
       (.E(fifo_wrsp_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (tmp_valid_reg_0),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_3),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[3]_0 (dout_vld_reg_2[7]),
        .\num_data_cnt_reg[3]_1 (dout_vld_reg),
        .ost_resp_info(ost_resp_info),
        .push__0(push__0),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry
       (.CI(1'b0),
        .CO({p_0_out__15_carry_n_0,p_0_out__15_carry_n_1,p_0_out__15_carry_n_2,p_0_out__15_carry_n_3}),
        .CYINIT(num_data_cnt_reg[0]),
        .DI({num_data_cnt_reg[3:1],\bus_wide_gen.buff_wdata_in_n_19 }),
        .O({p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .S({\bus_wide_gen.buff_wdata_in_n_28 ,\bus_wide_gen.buff_wdata_in_n_29 ,\bus_wide_gen.buff_wdata_in_n_30 ,\bus_wide_gen.buff_wdata_in_n_31 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry__0
       (.CI(p_0_out__15_carry_n_0),
        .CO({NLW_p_0_out__15_carry__0_CO_UNCONNECTED[3:1],p_0_out__15_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,num_data_cnt_reg[4]}),
        .O({NLW_p_0_out__15_carry__0_O_UNCONNECTED[3:2],p_0_out__15_carry__0_n_6,p_0_out__15_carry__0_n_7}),
        .S({1'b0,1'b0,\bus_wide_gen.buff_wdata_in_n_34 ,\bus_wide_gen.buff_wdata_in_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\bus_wide_gen.buff_wdata_in_n_16 }),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({\bus_wide_gen.buff_wdata_in_n_24 ,\bus_wide_gen.buff_wdata_in_n_25 ,\bus_wide_gen.buff_wdata_in_n_26 ,\bus_wide_gen.buff_wdata_in_n_27 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,1'b0,\bus_wide_gen.buff_wdata_in_n_32 ,\bus_wide_gen.buff_wdata_in_n_33 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry
       (.CI(1'b0),
        .CO({p_3_out_carry_n_0,p_3_out_carry_n_1,p_3_out_carry_n_2,p_3_out_carry_n_3}),
        .CYINIT(buff_wdata_n_8),
        .DI({p_1_in[3:1],buff_wdata_n_7}),
        .O({p_3_out_carry_n_4,p_3_out_carry_n_5,p_3_out_carry_n_6,p_3_out_carry_n_7}),
        .S({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry__0
       (.CI(p_3_out_carry_n_0),
        .CO({NLW_p_3_out_carry__0_CO_UNCONNECTED[3],p_3_out_carry__0_n_1,p_3_out_carry__0_n_2,p_3_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[6:4]}),
        .O({p_3_out_carry__0_n_4,p_3_out_carry__0_n_5,p_3_out_carry__0_n_6,p_3_out_carry__0_n_7}),
        .S({\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 }));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3],tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(wreq_len[6]),
        .DI({1'b0,wreq_len[13:11]}),
        .O({tmp_len0[17],tmp_len0[13:11]}),
        .S({1'b1,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(Q[1]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(Q[2]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(Q[3]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(Q[4]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(Q[5]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_75),
        .Q(tmp_valid_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized5 user_resp
       (.E(fifo_wrsp_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0[1]),
        .dout_vld_reg_2(dout_vld_reg_2[7:6]),
        .num_data_cnt1__0(num_data_cnt1__0),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle
   (local_BURST_AWREADY,
    s_ready_t_reg,
    local_BUS_WVALID_reg_0,
    m_axi_gmem_WLAST,
    m_axi_gmem_AWVALID,
    E,
    pop,
    dout_vld_reg,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    SR,
    ap_clk,
    full_n_reg,
    local_CHN_BURST_WVALID,
    m_axi_gmem_AWREADY,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    \data_p2_reg[3] ,
    ap_rst_n,
    in,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3]_0 );
  output local_BURST_AWREADY;
  output s_ready_t_reg;
  output local_BUS_WVALID_reg_0;
  output m_axi_gmem_WLAST;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output pop;
  output dout_vld_reg;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input [0:0]SR;
  input ap_clk;
  input full_n_reg;
  input local_CHN_BURST_WVALID;
  input m_axi_gmem_AWREADY;
  input local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3] ;
  input ap_rst_n;
  input [61:0]in;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire \fifo_burst_gen[0].fifo_req_n_10 ;
  wire \fifo_burst_gen[0].fifo_req_n_11 ;
  wire \fifo_burst_gen[0].fifo_req_n_12 ;
  wire \fifo_burst_gen[0].fifo_req_n_13 ;
  wire \fifo_burst_gen[0].fifo_req_n_14 ;
  wire \fifo_burst_gen[0].fifo_req_n_15 ;
  wire \fifo_burst_gen[0].fifo_req_n_16 ;
  wire \fifo_burst_gen[0].fifo_req_n_17 ;
  wire \fifo_burst_gen[0].fifo_req_n_18 ;
  wire \fifo_burst_gen[0].fifo_req_n_19 ;
  wire \fifo_burst_gen[0].fifo_req_n_20 ;
  wire \fifo_burst_gen[0].fifo_req_n_21 ;
  wire \fifo_burst_gen[0].fifo_req_n_22 ;
  wire \fifo_burst_gen[0].fifo_req_n_23 ;
  wire \fifo_burst_gen[0].fifo_req_n_24 ;
  wire \fifo_burst_gen[0].fifo_req_n_25 ;
  wire \fifo_burst_gen[0].fifo_req_n_26 ;
  wire \fifo_burst_gen[0].fifo_req_n_27 ;
  wire \fifo_burst_gen[0].fifo_req_n_28 ;
  wire \fifo_burst_gen[0].fifo_req_n_29 ;
  wire \fifo_burst_gen[0].fifo_req_n_3 ;
  wire \fifo_burst_gen[0].fifo_req_n_30 ;
  wire \fifo_burst_gen[0].fifo_req_n_31 ;
  wire \fifo_burst_gen[0].fifo_req_n_32 ;
  wire \fifo_burst_gen[0].fifo_req_n_33 ;
  wire \fifo_burst_gen[0].fifo_req_n_34 ;
  wire \fifo_burst_gen[0].fifo_req_n_35 ;
  wire \fifo_burst_gen[0].fifo_req_n_36 ;
  wire \fifo_burst_gen[0].fifo_req_n_37 ;
  wire \fifo_burst_gen[0].fifo_req_n_38 ;
  wire \fifo_burst_gen[0].fifo_req_n_39 ;
  wire \fifo_burst_gen[0].fifo_req_n_4 ;
  wire \fifo_burst_gen[0].fifo_req_n_40 ;
  wire \fifo_burst_gen[0].fifo_req_n_41 ;
  wire \fifo_burst_gen[0].fifo_req_n_42 ;
  wire \fifo_burst_gen[0].fifo_req_n_43 ;
  wire \fifo_burst_gen[0].fifo_req_n_44 ;
  wire \fifo_burst_gen[0].fifo_req_n_45 ;
  wire \fifo_burst_gen[0].fifo_req_n_46 ;
  wire \fifo_burst_gen[0].fifo_req_n_47 ;
  wire \fifo_burst_gen[0].fifo_req_n_48 ;
  wire \fifo_burst_gen[0].fifo_req_n_49 ;
  wire \fifo_burst_gen[0].fifo_req_n_5 ;
  wire \fifo_burst_gen[0].fifo_req_n_50 ;
  wire \fifo_burst_gen[0].fifo_req_n_51 ;
  wire \fifo_burst_gen[0].fifo_req_n_52 ;
  wire \fifo_burst_gen[0].fifo_req_n_53 ;
  wire \fifo_burst_gen[0].fifo_req_n_54 ;
  wire \fifo_burst_gen[0].fifo_req_n_55 ;
  wire \fifo_burst_gen[0].fifo_req_n_56 ;
  wire \fifo_burst_gen[0].fifo_req_n_57 ;
  wire \fifo_burst_gen[0].fifo_req_n_58 ;
  wire \fifo_burst_gen[0].fifo_req_n_59 ;
  wire \fifo_burst_gen[0].fifo_req_n_6 ;
  wire \fifo_burst_gen[0].fifo_req_n_60 ;
  wire \fifo_burst_gen[0].fifo_req_n_61 ;
  wire \fifo_burst_gen[0].fifo_req_n_62 ;
  wire \fifo_burst_gen[0].fifo_req_n_63 ;
  wire \fifo_burst_gen[0].fifo_req_n_64 ;
  wire \fifo_burst_gen[0].fifo_req_n_7 ;
  wire \fifo_burst_gen[0].fifo_req_n_8 ;
  wire \fifo_burst_gen[0].fifo_req_n_9 ;
  wire full_n_reg;
  wire [61:0]in;
  wire load_p2;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BURST_WVALID;
  wire [35:0]\local_BUS_WSTRB_reg[3]_0 ;
  wire local_BUS_WVALID_reg_0;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \num_beat_cnt[7]_i_4_n_0 ;
  wire [7:0]num_beat_cnt_reg;
  wire [7:0]p_0_in;
  wire p_6_in;
  wire pop;
  wire ready_for_burst__0;
  wire rs_burst_n_11;
  wire rs_burst_n_12;
  wire rs_burst_n_13;
  wire rs_burst_n_6;
  wire rs_burst_n_7;
  wire rs_burst_n_8;
  wire rs_burst_n_9;
  wire rs_req_n_4;
  wire rs_req_n_5;
  wire s_ready_t_reg;

  FDRE burst_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(burst_handling0),
        .Q(burst_handling),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized8 \fifo_burst_gen[0].fifo_req 
       (.Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\dout_reg[63] ({\fifo_burst_gen[0].fifo_req_n_3 ,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 }),
        .full_n_reg_0(local_BURST_AWREADY),
        .full_n_reg_1(full_n_reg),
        .in(in),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .p_6_in(p_6_in));
  FDRE \local_BUS_WDATA_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [0]),
        .Q(m_axi_gmem_WDATA[0]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [10]),
        .Q(m_axi_gmem_WDATA[10]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [11]),
        .Q(m_axi_gmem_WDATA[11]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [12]),
        .Q(m_axi_gmem_WDATA[12]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [13]),
        .Q(m_axi_gmem_WDATA[13]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [14]),
        .Q(m_axi_gmem_WDATA[14]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [15]),
        .Q(m_axi_gmem_WDATA[15]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [16]),
        .Q(m_axi_gmem_WDATA[16]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [17]),
        .Q(m_axi_gmem_WDATA[17]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [18]),
        .Q(m_axi_gmem_WDATA[18]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [19]),
        .Q(m_axi_gmem_WDATA[19]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [1]),
        .Q(m_axi_gmem_WDATA[1]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [20]),
        .Q(m_axi_gmem_WDATA[20]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [21]),
        .Q(m_axi_gmem_WDATA[21]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [22]),
        .Q(m_axi_gmem_WDATA[22]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [23]),
        .Q(m_axi_gmem_WDATA[23]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [24]),
        .Q(m_axi_gmem_WDATA[24]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [25]),
        .Q(m_axi_gmem_WDATA[25]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [26]),
        .Q(m_axi_gmem_WDATA[26]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [27]),
        .Q(m_axi_gmem_WDATA[27]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [28]),
        .Q(m_axi_gmem_WDATA[28]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [29]),
        .Q(m_axi_gmem_WDATA[29]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [2]),
        .Q(m_axi_gmem_WDATA[2]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [30]),
        .Q(m_axi_gmem_WDATA[30]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [31]),
        .Q(m_axi_gmem_WDATA[31]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [3]),
        .Q(m_axi_gmem_WDATA[3]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [4]),
        .Q(m_axi_gmem_WDATA[4]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [5]),
        .Q(m_axi_gmem_WDATA[5]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [6]),
        .Q(m_axi_gmem_WDATA[6]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [7]),
        .Q(m_axi_gmem_WDATA[7]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [8]),
        .Q(m_axi_gmem_WDATA[8]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [9]),
        .Q(m_axi_gmem_WDATA[9]),
        .R(rs_req_n_4));
  FDRE local_BUS_WLAST_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_12),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \local_BUS_WSTRB_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [32]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [33]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [34]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [35]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(rs_req_n_4));
  FDRE local_BUS_WVALID_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_11),
        .Q(local_BUS_WVALID_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_beat_cnt[0]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[1]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[2]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_beat_cnt[3]_i_1 
       (.I0(num_beat_cnt_reg[1]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[2]),
        .I3(num_beat_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_beat_cnt[4]_i_1 
       (.I0(num_beat_cnt_reg[2]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[3]),
        .I4(num_beat_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_beat_cnt[5]_i_1 
       (.I0(num_beat_cnt_reg[3]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[0]),
        .I3(num_beat_cnt_reg[2]),
        .I4(num_beat_cnt_reg[4]),
        .I5(num_beat_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[6]_i_1 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[7]_i_3 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .I2(num_beat_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_beat_cnt[7]_i_4 
       (.I0(num_beat_cnt_reg[5]),
        .I1(num_beat_cnt_reg[3]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[0]),
        .I4(num_beat_cnt_reg[2]),
        .I5(num_beat_cnt_reg[4]),
        .O(\num_beat_cnt[7]_i_4_n_0 ));
  FDRE \num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(num_beat_cnt_reg[0]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(num_beat_cnt_reg[1]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(num_beat_cnt_reg[2]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(num_beat_cnt_reg[3]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(num_beat_cnt_reg[4]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(num_beat_cnt_reg[5]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(num_beat_cnt_reg[6]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(num_beat_cnt_reg[7]),
        .R(rs_burst_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized1 rs_burst
       (.E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_burst_n_13),
        .burst_handling(burst_handling),
        .burst_handling0(burst_handling0),
        .burst_valid(burst_valid),
        .\data_p1_reg[3]_0 ({rs_burst_n_6,rs_burst_n_7,rs_burst_n_8,rs_burst_n_9}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[3]_1 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (local_BUS_WVALID_reg_0),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BUS_WVALID_reg(rs_burst_n_12),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\num_beat_cnt_reg[7] (num_beat_cnt_reg),
        .p_6_in(p_6_in),
        .pop(pop),
        .ready_for_burst__0(ready_for_burst__0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs_burst_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized2 rs_req
       (.D({rs_burst_n_6,rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,\fifo_burst_gen[0].fifo_req_n_3 ,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 }),
        .E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_4),
        .ap_rst_n_1(rs_req_n_5),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .dout_vld_reg(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\num_beat_cnt_reg[0] (local_BUS_WVALID_reg_0),
        .ready_for_burst__0(ready_for_burst__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_write
   (ost_resp_info,
    SR,
    local_CHN_AWREADY,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_BUS_WVALID_reg,
    m_axi_gmem_WLAST,
    s_ready_t_reg,
    Q,
    m_axi_gmem_AWVALID,
    p_4_in,
    pop,
    dout_vld_reg,
    \could_multi_bursts.burst_len_reg[3] ,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_BVALID,
    ursp_ready,
    wrsp_type,
    local_CHN_BURST_WVALID,
    m_axi_gmem_AWREADY,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    \data_p2_reg[3] ,
    \data_p2_reg[81] ,
    \data_p2_reg[63] ,
    E,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3] );
  output ost_resp_info;
  output [0:0]SR;
  output local_CHN_AWREADY;
  output local_BURST_AWVALID;
  output local_BURST_WREADY;
  output local_BUS_WVALID_reg;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg;
  output [0:0]Q;
  output m_axi_gmem_AWVALID;
  output p_4_in;
  output pop;
  output dout_vld_reg;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_BVALID;
  input ursp_ready;
  input wrsp_type;
  input local_CHN_BURST_WVALID;
  input m_axi_gmem_AWREADY;
  input local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3] ;
  input [5:0]\data_p2_reg[81] ;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \data_p1_reg[0] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [63:0]\data_p2_reg[63] ;
  wire [5:0]\data_p2_reg[81] ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire [63:2]local_BURST_AWADDR;
  wire local_BURST_AWREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire [35:0]\local_BUS_WSTRB_reg[3] ;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_fifo__parameterized4_46 \fifo_resp_gen[0].fifo_resp 
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (ost_resp_info),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_1_in(p_1_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_reg_slice__parameterized3 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_1_in(p_1_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_burst_converter wreq_burst_conv
       (.D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_len_reg[3] (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg (local_BURST_AWVALID),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(local_CHN_AWREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_gmem_m_axi_throttle wreq_throttle
       (.E(p_4_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\data_p2_reg[3] ),
        .\data_p2_reg[3]_0 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg),
        .full_n_reg(local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .\local_BUS_WSTRB_reg[3]_0 (\local_BUS_WSTRB_reg[3] ),
        .local_BUS_WVALID_reg_0(local_BUS_WVALID_reg),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .pop(pop),
        .s_ready_t_reg(local_BURST_WREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_0
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_1
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_2
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_3
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    WEA);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_4
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_5
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_6
   (DOADO,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_0;
  input [0:0]ram_reg_1;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_1,ram_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_in_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_in_buf_RAM_AUTO_1R1W_7
   (ram_reg_0,
    ap_clk,
    in_buf_3_ce0,
    ADDRARDADDR,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ram_reg_0;
  input ap_clk;
  input in_buf_3_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire ap_clk;
  wire in_buf_3_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15488" *) 
  (* RTL_RAM_NAME = "depthwise_conv/in_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(in_buf_3_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1
   (CO,
    O,
    Q,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    a_reg,
    ap_clk,
    DI,
    S,
    \m_reg_reg[6] ,
    \m_reg_reg[6]_0 ,
    tmp_1_reg_606_pp0_iter4_reg);
  output [0:0]CO;
  output [0:0]O;
  output [6:0]Q;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [4:0]a_reg;
  input ap_clk;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]\m_reg_reg[6] ;
  input [0:0]\m_reg_reg[6]_0 ;
  input [4:0]tmp_1_reg_606_pp0_iter4_reg;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [4:0]a_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire [1:0]\m_reg_reg[6] ;
  wire [0:0]\m_reg_reg[6]_0 ;
  wire [4:0]tmp_1_reg_606_pp0_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0 depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .a_reg(a_reg),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\m_reg_reg[6]_0 (\m_reg_reg[6] ),
        .\m_reg_reg[6]_1 (\m_reg_reg[6]_0 ),
        .tmp_1_reg_606_pp0_iter4_reg(tmp_1_reg_606_pp0_iter4_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_5ns_4ns_5ns_7_4_1_DSP48_0
   (CO,
    O,
    Q,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    a_reg,
    ap_clk,
    DI,
    S,
    \m_reg_reg[6]_0 ,
    \m_reg_reg[6]_1 ,
    tmp_1_reg_606_pp0_iter4_reg);
  output [0:0]CO;
  output [0:0]O;
  output [6:0]Q;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [4:0]a_reg;
  input ap_clk;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]\m_reg_reg[6]_0 ;
  input [0:0]\m_reg_reg[6]_1 ;
  input [4:0]tmp_1_reg_606_pp0_iter4_reg;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [4:0]a_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire [6:1]m;
  wire [6:0]m_reg;
  wire \m_reg[2]_i_4_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[6]_i_4_n_0 ;
  wire \m_reg[6]_i_5_n_0 ;
  wire \m_reg[6]_i_6_n_0 ;
  wire \m_reg[6]_i_7_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire [1:0]\m_reg_reg[6]_0 ;
  wire [0:0]\m_reg_reg[6]_1 ;
  wire \m_reg_reg[6]_i_10_n_1 ;
  wire \m_reg_reg[6]_i_10_n_2 ;
  wire \m_reg_reg[6]_i_10_n_3 ;
  wire \m_reg_reg[6]_i_10_n_5 ;
  wire \m_reg_reg[6]_i_10_n_6 ;
  wire \m_reg_reg[6]_i_1_n_1 ;
  wire \m_reg_reg[6]_i_1_n_2 ;
  wire \m_reg_reg[6]_i_1_n_3 ;
  wire \m_reg_reg[6]_i_2_n_3 ;
  wire \m_reg_reg[6]_i_2_n_6 ;
  wire \m_reg_reg[6]_i_2_n_7 ;
  wire [6:0]p;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[6]_i_2_n_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[6]_i_1_n_2 ;
  wire \p_reg_reg[6]_i_1_n_3 ;
  wire [4:0]tmp_1_reg_606_pp0_iter4_reg;
  wire [3:3]\NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[6]_i_10_CO_UNCONNECTED ;
  wire [0:0]\NLW_m_reg_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_m_reg_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[6]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[2]_i_4 
       (.I0(a_reg[1]),
        .I1(a_reg[2]),
        .O(\m_reg[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[2]_i_5 
       (.I0(a_reg[1]),
        .I1(a_reg[0]),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[6]_i_4 
       (.I0(\m_reg_reg[6]_i_2_n_6 ),
        .I1(\m_reg_reg[6]_i_10_n_5 ),
        .O(\m_reg[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[6]_i_5 
       (.I0(\m_reg_reg[6]_i_2_n_7 ),
        .I1(\m_reg_reg[6]_i_10_n_6 ),
        .O(\m_reg[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[6]_i_6 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[2]_i_1_n_7 ),
        .O(\m_reg[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[6]_i_7 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .O(\m_reg[6]_i_7_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(a_reg[0]),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[1]),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[2]),
        .Q(m_reg[2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,a_reg[1],a_reg[1],1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,m[2:1],\m_reg_reg[2]_i_1_n_7 }),
        .S({S,\m_reg[2]_i_4_n_0 ,\m_reg[2]_i_5_n_0 ,a_reg[0]}));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[3]),
        .Q(m_reg[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[4]),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[5]),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(m[6]),
        .Q(m_reg[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \m_reg_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[6]_i_1_CO_UNCONNECTED [3],\m_reg_reg[6]_i_1_n_1 ,\m_reg_reg[6]_i_1_n_2 ,\m_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg[6]_i_2_n_6 ,\m_reg_reg[6]_i_2_n_7 ,\m_reg_reg[2]_i_1_n_4 }),
        .O(m[6:3]),
        .S({\m_reg_reg[6]_1 ,\m_reg[6]_i_4_n_0 ,\m_reg[6]_i_5_n_0 ,\m_reg[6]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \m_reg_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[6]_i_10_CO_UNCONNECTED [3],\m_reg_reg[6]_i_10_n_1 ,\m_reg_reg[6]_i_10_n_2 ,\m_reg_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_reg[1],1'b0}),
        .O({O,\m_reg_reg[6]_i_10_n_5 ,\m_reg_reg[6]_i_10_n_6 ,\NLW_m_reg_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S(a_reg[3:0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \m_reg_reg[6]_i_2 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED [3],CO,\NLW_m_reg_reg[6]_i_2_CO_UNCONNECTED [1],\m_reg_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,a_reg[4],\m_reg[6]_i_7_n_0 }),
        .O({\NLW_m_reg_reg[6]_i_2_O_UNCONNECTED [3:2],\m_reg_reg[6]_i_2_n_6 ,\m_reg_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b1,\m_reg_reg[6]_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(m_reg[3]),
        .I1(tmp_1_reg_606_pp0_iter4_reg[3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(m_reg[2]),
        .I1(tmp_1_reg_606_pp0_iter4_reg[2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(m_reg[1]),
        .I1(tmp_1_reg_606_pp0_iter4_reg[1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(m_reg[0]),
        .I1(tmp_1_reg_606_pp0_iter4_reg[0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[6]_i_2 
       (.I0(m_reg[4]),
        .I1(tmp_1_reg_606_pp0_iter4_reg[4]),
        .O(\p_reg[6]_i_2_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(p[3:0]),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(p[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[6]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[6]_i_1_CO_UNCONNECTED [3:2],\p_reg_reg[6]_i_1_n_2 ,\p_reg_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m_reg[4]}),
        .O({\NLW_p_reg_reg[6]_i_1_O_UNCONNECTED [3],p[6:4]}),
        .S({1'b0,m_reg[6:5],\p_reg[6]_i_2_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    PCOUT,
    p_reg_reg,
    p_reg_reg_i_9__0,
    p_reg_reg_i_9__0_0,
    p_reg_reg_i_9__0_1,
    p_reg_reg_i_9__0_2,
    p_reg_reg_i_9__0_3,
    p_reg_reg_i_9__0_4,
    p_reg_reg_i_9__0_5,
    p_reg_reg_i_9__0_6,
    p_reg_reg_i_10__0,
    p_reg_reg_i_10__0_0,
    p_reg_reg_i_10__0_1,
    p_reg_reg_i_10__0_2,
    p_reg_reg_i_10__0_3,
    p_reg_reg_i_10__0_4,
    p_reg_reg_i_10__0_5,
    p_reg_reg_i_10__0_6);
  output [15:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [3:0]p_reg_reg;
  input [7:0]p_reg_reg_i_9__0;
  input [7:0]p_reg_reg_i_9__0_0;
  input [7:0]p_reg_reg_i_9__0_1;
  input [7:0]p_reg_reg_i_9__0_2;
  input [7:0]p_reg_reg_i_9__0_3;
  input [7:0]p_reg_reg_i_9__0_4;
  input [7:0]p_reg_reg_i_9__0_5;
  input [7:0]p_reg_reg_i_9__0_6;
  input [7:0]p_reg_reg_i_10__0;
  input [7:0]p_reg_reg_i_10__0_0;
  input [7:0]p_reg_reg_i_10__0_1;
  input [7:0]p_reg_reg_i_10__0_2;
  input [7:0]p_reg_reg_i_10__0_3;
  input [7:0]p_reg_reg_i_10__0_4;
  input [7:0]p_reg_reg_i_10__0_5;
  input [7:0]p_reg_reg_i_10__0_6;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [3:0]p_reg_reg;
  wire [7:0]p_reg_reg_i_10__0;
  wire [7:0]p_reg_reg_i_10__0_0;
  wire [7:0]p_reg_reg_i_10__0_1;
  wire [7:0]p_reg_reg_i_10__0_2;
  wire [7:0]p_reg_reg_i_10__0_3;
  wire [7:0]p_reg_reg_i_10__0_4;
  wire [7:0]p_reg_reg_i_10__0_5;
  wire [7:0]p_reg_reg_i_10__0_6;
  wire [7:0]p_reg_reg_i_9__0;
  wire [7:0]p_reg_reg_i_9__0_0;
  wire [7:0]p_reg_reg_i_9__0_1;
  wire [7:0]p_reg_reg_i_9__0_2;
  wire [7:0]p_reg_reg_i_9__0_3;
  wire [7:0]p_reg_reg_i_9__0_4;
  wire [7:0]p_reg_reg_i_9__0_5;
  wire [7:0]p_reg_reg_i_9__0_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0 depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_i_10__0_0(p_reg_reg_i_10__0),
        .p_reg_reg_i_10__0_1(p_reg_reg_i_10__0_0),
        .p_reg_reg_i_10__0_2(p_reg_reg_i_10__0_1),
        .p_reg_reg_i_10__0_3(p_reg_reg_i_10__0_2),
        .p_reg_reg_i_10__0_4(p_reg_reg_i_10__0_3),
        .p_reg_reg_i_10__0_5(p_reg_reg_i_10__0_4),
        .p_reg_reg_i_10__0_6(p_reg_reg_i_10__0_5),
        .p_reg_reg_i_10__0_7(p_reg_reg_i_10__0_6),
        .p_reg_reg_i_9__0_0(p_reg_reg_i_9__0),
        .p_reg_reg_i_9__0_1(p_reg_reg_i_9__0_0),
        .p_reg_reg_i_9__0_2(p_reg_reg_i_9__0_1),
        .p_reg_reg_i_9__0_3(p_reg_reg_i_9__0_2),
        .p_reg_reg_i_9__0_4(p_reg_reg_i_9__0_3),
        .p_reg_reg_i_9__0_5(p_reg_reg_i_9__0_4),
        .p_reg_reg_i_9__0_6(p_reg_reg_i_9__0_5),
        .p_reg_reg_i_9__0_7(p_reg_reg_i_9__0_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    PCOUT,
    p_reg_reg_0,
    p_reg_reg_i_9__0_0,
    p_reg_reg_i_9__0_1,
    p_reg_reg_i_9__0_2,
    p_reg_reg_i_9__0_3,
    p_reg_reg_i_9__0_4,
    p_reg_reg_i_9__0_5,
    p_reg_reg_i_9__0_6,
    p_reg_reg_i_9__0_7,
    p_reg_reg_i_10__0_0,
    p_reg_reg_i_10__0_1,
    p_reg_reg_i_10__0_2,
    p_reg_reg_i_10__0_3,
    p_reg_reg_i_10__0_4,
    p_reg_reg_i_10__0_5,
    p_reg_reg_i_10__0_6,
    p_reg_reg_i_10__0_7);
  output [15:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [47:0]PCOUT;
  input [3:0]p_reg_reg_0;
  input [7:0]p_reg_reg_i_9__0_0;
  input [7:0]p_reg_reg_i_9__0_1;
  input [7:0]p_reg_reg_i_9__0_2;
  input [7:0]p_reg_reg_i_9__0_3;
  input [7:0]p_reg_reg_i_9__0_4;
  input [7:0]p_reg_reg_i_9__0_5;
  input [7:0]p_reg_reg_i_9__0_6;
  input [7:0]p_reg_reg_i_9__0_7;
  input [7:0]p_reg_reg_i_10__0_0;
  input [7:0]p_reg_reg_i_10__0_1;
  input [7:0]p_reg_reg_i_10__0_2;
  input [7:0]p_reg_reg_i_10__0_3;
  input [7:0]p_reg_reg_i_10__0_4;
  input [7:0]p_reg_reg_i_10__0_5;
  input [7:0]p_reg_reg_i_10__0_6;
  input [7:0]p_reg_reg_i_10__0_7;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [3:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_i_10__0_0;
  wire [7:0]p_reg_reg_i_10__0_1;
  wire [7:0]p_reg_reg_i_10__0_2;
  wire [7:0]p_reg_reg_i_10__0_3;
  wire [7:0]p_reg_reg_i_10__0_4;
  wire [7:0]p_reg_reg_i_10__0_5;
  wire [7:0]p_reg_reg_i_10__0_6;
  wire [7:0]p_reg_reg_i_10__0_7;
  wire p_reg_reg_i_10__0_n_0;
  wire p_reg_reg_i_11__0_n_0;
  wire p_reg_reg_i_12__0_n_0;
  wire p_reg_reg_i_13__0_n_0;
  wire p_reg_reg_i_14__0_n_0;
  wire p_reg_reg_i_15__0_n_0;
  wire p_reg_reg_i_16__0_n_0;
  wire p_reg_reg_i_17__0_n_0;
  wire p_reg_reg_i_18__0_n_0;
  wire p_reg_reg_i_19__0_n_0;
  wire p_reg_reg_i_1__0_n_0;
  wire p_reg_reg_i_20__0_n_0;
  wire p_reg_reg_i_21__0_n_0;
  wire p_reg_reg_i_22__0_n_0;
  wire p_reg_reg_i_23__0_n_0;
  wire p_reg_reg_i_24__0_n_0;
  wire p_reg_reg_i_25__0_n_0;
  wire p_reg_reg_i_26__0_n_0;
  wire p_reg_reg_i_27__0_n_0;
  wire p_reg_reg_i_28__0_n_0;
  wire p_reg_reg_i_29__0_n_0;
  wire p_reg_reg_i_2__0_n_0;
  wire p_reg_reg_i_30__0_n_0;
  wire p_reg_reg_i_31__0_n_0;
  wire p_reg_reg_i_32__0_n_0;
  wire p_reg_reg_i_33__0_n_0;
  wire p_reg_reg_i_34__0_n_0;
  wire p_reg_reg_i_35__0_n_0;
  wire p_reg_reg_i_36__0_n_0;
  wire p_reg_reg_i_37__0_n_0;
  wire p_reg_reg_i_38__0_n_0;
  wire p_reg_reg_i_39__0_n_0;
  wire p_reg_reg_i_3__0_n_0;
  wire p_reg_reg_i_40__0_n_0;
  wire p_reg_reg_i_41__0_n_0;
  wire p_reg_reg_i_42__0_n_0;
  wire p_reg_reg_i_43__0_n_0;
  wire p_reg_reg_i_44__0_n_0;
  wire p_reg_reg_i_45__0_n_0;
  wire p_reg_reg_i_46__0_n_0;
  wire p_reg_reg_i_47__0_n_0;
  wire p_reg_reg_i_48__0_n_0;
  wire p_reg_reg_i_49__0_n_0;
  wire p_reg_reg_i_4__0_n_0;
  wire p_reg_reg_i_50__0_n_0;
  wire p_reg_reg_i_51__0_n_0;
  wire p_reg_reg_i_52__0_n_0;
  wire p_reg_reg_i_53__0_n_0;
  wire p_reg_reg_i_54__0_n_0;
  wire p_reg_reg_i_55__0_n_0;
  wire p_reg_reg_i_56__0_n_0;
  wire p_reg_reg_i_5__0_n_0;
  wire p_reg_reg_i_6__0_n_0;
  wire p_reg_reg_i_7__0_n_0;
  wire p_reg_reg_i_8__0_n_0;
  wire [7:0]p_reg_reg_i_9__0_0;
  wire [7:0]p_reg_reg_i_9__0_1;
  wire [7:0]p_reg_reg_i_9__0_2;
  wire [7:0]p_reg_reg_i_9__0_3;
  wire [7:0]p_reg_reg_i_9__0_4;
  wire [7:0]p_reg_reg_i_9__0_5;
  wire [7:0]p_reg_reg_i_9__0_6;
  wire [7:0]p_reg_reg_i_9__0_7;
  wire p_reg_reg_i_9__0_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_1__0_n_0,p_reg_reg_i_2__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_4__0_n_0,p_reg_reg_i_5__0_n_0,p_reg_reg_i_6__0_n_0,p_reg_reg_i_7__0_n_0,p_reg_reg_i_8__0_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  MUXF7 p_reg_reg_i_10__0
       (.I0(p_reg_reg_i_27__0_n_0),
        .I1(p_reg_reg_i_28__0_n_0),
        .O(p_reg_reg_i_10__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_11__0
       (.I0(p_reg_reg_i_29__0_n_0),
        .I1(p_reg_reg_i_30__0_n_0),
        .O(p_reg_reg_i_11__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_12__0
       (.I0(p_reg_reg_i_31__0_n_0),
        .I1(p_reg_reg_i_32__0_n_0),
        .O(p_reg_reg_i_12__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_13__0
       (.I0(p_reg_reg_i_33__0_n_0),
        .I1(p_reg_reg_i_34__0_n_0),
        .O(p_reg_reg_i_13__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_14__0
       (.I0(p_reg_reg_i_35__0_n_0),
        .I1(p_reg_reg_i_36__0_n_0),
        .O(p_reg_reg_i_14__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_15__0
       (.I0(p_reg_reg_i_37__0_n_0),
        .I1(p_reg_reg_i_38__0_n_0),
        .O(p_reg_reg_i_15__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_16__0
       (.I0(p_reg_reg_i_39__0_n_0),
        .I1(p_reg_reg_i_40__0_n_0),
        .O(p_reg_reg_i_16__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_17__0
       (.I0(p_reg_reg_i_41__0_n_0),
        .I1(p_reg_reg_i_42__0_n_0),
        .O(p_reg_reg_i_17__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_18__0
       (.I0(p_reg_reg_i_43__0_n_0),
        .I1(p_reg_reg_i_44__0_n_0),
        .O(p_reg_reg_i_18__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_19__0
       (.I0(p_reg_reg_i_45__0_n_0),
        .I1(p_reg_reg_i_46__0_n_0),
        .O(p_reg_reg_i_19__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF8 p_reg_reg_i_1__0
       (.I0(p_reg_reg_i_9__0_n_0),
        .I1(p_reg_reg_i_10__0_n_0),
        .O(p_reg_reg_i_1__0_n_0),
        .S(p_reg_reg_0[3]));
  MUXF7 p_reg_reg_i_20__0
       (.I0(p_reg_reg_i_47__0_n_0),
        .I1(p_reg_reg_i_48__0_n_0),
        .O(p_reg_reg_i_20__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_21__0
       (.I0(p_reg_reg_i_49__0_n_0),
        .I1(p_reg_reg_i_50__0_n_0),
        .O(p_reg_reg_i_21__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_22__0
       (.I0(p_reg_reg_i_51__0_n_0),
        .I1(p_reg_reg_i_52__0_n_0),
        .O(p_reg_reg_i_22__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_23__0
       (.I0(p_reg_reg_i_53__0_n_0),
        .I1(p_reg_reg_i_54__0_n_0),
        .O(p_reg_reg_i_23__0_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_24__0
       (.I0(p_reg_reg_i_55__0_n_0),
        .I1(p_reg_reg_i_56__0_n_0),
        .O(p_reg_reg_i_24__0_n_0),
        .S(p_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_25__0
       (.I0(p_reg_reg_i_9__0_0[7]),
        .I1(p_reg_reg_i_9__0_1[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[7]),
        .O(p_reg_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_26__0
       (.I0(p_reg_reg_i_9__0_4[7]),
        .I1(p_reg_reg_i_9__0_5[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[7]),
        .O(p_reg_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_27__0
       (.I0(p_reg_reg_i_10__0_0[7]),
        .I1(p_reg_reg_i_10__0_1[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[7]),
        .O(p_reg_reg_i_27__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_28__0
       (.I0(p_reg_reg_i_10__0_4[7]),
        .I1(p_reg_reg_i_10__0_5[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[7]),
        .O(p_reg_reg_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_29__0
       (.I0(p_reg_reg_i_9__0_0[6]),
        .I1(p_reg_reg_i_9__0_1[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[6]),
        .O(p_reg_reg_i_29__0_n_0));
  MUXF8 p_reg_reg_i_2__0
       (.I0(p_reg_reg_i_11__0_n_0),
        .I1(p_reg_reg_i_12__0_n_0),
        .O(p_reg_reg_i_2__0_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_30__0
       (.I0(p_reg_reg_i_9__0_4[6]),
        .I1(p_reg_reg_i_9__0_5[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[6]),
        .O(p_reg_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_i_10__0_0[6]),
        .I1(p_reg_reg_i_10__0_1[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[6]),
        .O(p_reg_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_32__0
       (.I0(p_reg_reg_i_10__0_4[6]),
        .I1(p_reg_reg_i_10__0_5[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[6]),
        .O(p_reg_reg_i_32__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_33__0
       (.I0(p_reg_reg_i_9__0_0[5]),
        .I1(p_reg_reg_i_9__0_1[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[5]),
        .O(p_reg_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_34__0
       (.I0(p_reg_reg_i_9__0_4[5]),
        .I1(p_reg_reg_i_9__0_5[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[5]),
        .O(p_reg_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_i_10__0_0[5]),
        .I1(p_reg_reg_i_10__0_1[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[5]),
        .O(p_reg_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_i_10__0_4[5]),
        .I1(p_reg_reg_i_10__0_5[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[5]),
        .O(p_reg_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37__0
       (.I0(p_reg_reg_i_9__0_0[4]),
        .I1(p_reg_reg_i_9__0_1[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[4]),
        .O(p_reg_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_38__0
       (.I0(p_reg_reg_i_9__0_4[4]),
        .I1(p_reg_reg_i_9__0_5[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[4]),
        .O(p_reg_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39__0
       (.I0(p_reg_reg_i_10__0_0[4]),
        .I1(p_reg_reg_i_10__0_1[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[4]),
        .O(p_reg_reg_i_39__0_n_0));
  MUXF8 p_reg_reg_i_3__0
       (.I0(p_reg_reg_i_13__0_n_0),
        .I1(p_reg_reg_i_14__0_n_0),
        .O(p_reg_reg_i_3__0_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40__0
       (.I0(p_reg_reg_i_10__0_4[4]),
        .I1(p_reg_reg_i_10__0_5[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[4]),
        .O(p_reg_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41__0
       (.I0(p_reg_reg_i_9__0_0[3]),
        .I1(p_reg_reg_i_9__0_1[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[3]),
        .O(p_reg_reg_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_42__0
       (.I0(p_reg_reg_i_9__0_4[3]),
        .I1(p_reg_reg_i_9__0_5[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[3]),
        .O(p_reg_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43__0
       (.I0(p_reg_reg_i_10__0_0[3]),
        .I1(p_reg_reg_i_10__0_1[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[3]),
        .O(p_reg_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44__0
       (.I0(p_reg_reg_i_10__0_4[3]),
        .I1(p_reg_reg_i_10__0_5[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[3]),
        .O(p_reg_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45__0
       (.I0(p_reg_reg_i_9__0_0[2]),
        .I1(p_reg_reg_i_9__0_1[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[2]),
        .O(p_reg_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_46__0
       (.I0(p_reg_reg_i_9__0_4[2]),
        .I1(p_reg_reg_i_9__0_5[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[2]),
        .O(p_reg_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_47__0
       (.I0(p_reg_reg_i_10__0_0[2]),
        .I1(p_reg_reg_i_10__0_1[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[2]),
        .O(p_reg_reg_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_48__0
       (.I0(p_reg_reg_i_10__0_4[2]),
        .I1(p_reg_reg_i_10__0_5[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[2]),
        .O(p_reg_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_49__0
       (.I0(p_reg_reg_i_9__0_0[1]),
        .I1(p_reg_reg_i_9__0_1[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[1]),
        .O(p_reg_reg_i_49__0_n_0));
  MUXF8 p_reg_reg_i_4__0
       (.I0(p_reg_reg_i_15__0_n_0),
        .I1(p_reg_reg_i_16__0_n_0),
        .O(p_reg_reg_i_4__0_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_50__0
       (.I0(p_reg_reg_i_9__0_4[1]),
        .I1(p_reg_reg_i_9__0_5[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[1]),
        .O(p_reg_reg_i_50__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51__0
       (.I0(p_reg_reg_i_10__0_0[1]),
        .I1(p_reg_reg_i_10__0_1[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[1]),
        .O(p_reg_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52__0
       (.I0(p_reg_reg_i_10__0_4[1]),
        .I1(p_reg_reg_i_10__0_5[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[1]),
        .O(p_reg_reg_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_i_9__0_0[0]),
        .I1(p_reg_reg_i_9__0_1[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_2[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_3[0]),
        .O(p_reg_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54__0
       (.I0(p_reg_reg_i_9__0_4[0]),
        .I1(p_reg_reg_i_9__0_5[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9__0_6[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9__0_7[0]),
        .O(p_reg_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55__0
       (.I0(p_reg_reg_i_10__0_0[0]),
        .I1(p_reg_reg_i_10__0_1[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_2[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_3[0]),
        .O(p_reg_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_56__0
       (.I0(p_reg_reg_i_10__0_4[0]),
        .I1(p_reg_reg_i_10__0_5[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10__0_6[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10__0_7[0]),
        .O(p_reg_reg_i_56__0_n_0));
  MUXF8 p_reg_reg_i_5__0
       (.I0(p_reg_reg_i_17__0_n_0),
        .I1(p_reg_reg_i_18__0_n_0),
        .O(p_reg_reg_i_5__0_n_0),
        .S(p_reg_reg_0[3]));
  MUXF8 p_reg_reg_i_6__0
       (.I0(p_reg_reg_i_19__0_n_0),
        .I1(p_reg_reg_i_20__0_n_0),
        .O(p_reg_reg_i_6__0_n_0),
        .S(p_reg_reg_0[3]));
  MUXF8 p_reg_reg_i_7__0
       (.I0(p_reg_reg_i_21__0_n_0),
        .I1(p_reg_reg_i_22__0_n_0),
        .O(p_reg_reg_i_7__0_n_0),
        .S(p_reg_reg_0[3]));
  MUXF8 p_reg_reg_i_8__0
       (.I0(p_reg_reg_i_23__0_n_0),
        .I1(p_reg_reg_i_24__0_n_0),
        .O(p_reg_reg_i_8__0_n_0),
        .S(p_reg_reg_0[3]));
  MUXF7 p_reg_reg_i_9__0
       (.I0(p_reg_reg_i_25__0_n_0),
        .I1(p_reg_reg_i_26__0_n_0),
        .O(p_reg_reg_i_9__0_n_0),
        .S(p_reg_reg_0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1
   (P,
    \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_6_reg_5122_reg[6] ,
    \tmp_6_reg_5122_reg[7] ,
    \p_reg_reg[15] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_35_reg_5047_pp0_iter14_reg,
    C,
    m_reg_reg,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_11,
    m_reg_reg_12,
    m_reg_reg_13,
    m_reg_reg_14,
    m_reg_reg_15,
    m_reg_reg_16,
    m_reg_reg_17,
    m_reg_reg_18,
    m_reg_reg_19,
    m_reg_reg_20,
    m_reg_reg_21,
    m_reg_reg_22,
    m_reg_reg_23,
    m_reg_reg_24,
    m_reg_reg_i_17,
    m_reg_reg_i_17_0,
    m_reg_reg_i_17_1,
    m_reg_reg_i_17_2,
    m_reg_reg_i_17_3,
    m_reg_reg_i_17_4,
    m_reg_reg_i_17_5,
    m_reg_reg_i_17_6,
    m_reg_reg_i_18,
    m_reg_reg_i_18_0,
    m_reg_reg_i_18_1,
    m_reg_reg_i_18_2,
    m_reg_reg_i_18_3,
    m_reg_reg_i_18_4,
    m_reg_reg_i_18_5,
    m_reg_reg_i_18_6);
  output [0:0]P;
  output [1:0]\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_6_reg_5122_reg[6] ;
  output [0:0]\tmp_6_reg_5122_reg[7] ;
  output [15:0]\p_reg_reg[15] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_35_reg_5047_pp0_iter14_reg;
  input [14:0]C;
  input m_reg_reg;
  input m_reg_reg_0;
  input [1:0]m_reg_reg_1;
  input m_reg_reg_2;
  input m_reg_reg_3;
  input m_reg_reg_4;
  input m_reg_reg_5;
  input m_reg_reg_6;
  input m_reg_reg_7;
  input m_reg_reg_8;
  input m_reg_reg_9;
  input m_reg_reg_10;
  input m_reg_reg_11;
  input m_reg_reg_12;
  input m_reg_reg_13;
  input m_reg_reg_14;
  input m_reg_reg_15;
  input m_reg_reg_16;
  input m_reg_reg_17;
  input m_reg_reg_18;
  input m_reg_reg_19;
  input m_reg_reg_20;
  input m_reg_reg_21;
  input m_reg_reg_22;
  input m_reg_reg_23;
  input [3:0]m_reg_reg_24;
  input [7:0]m_reg_reg_i_17;
  input [7:0]m_reg_reg_i_17_0;
  input [7:0]m_reg_reg_i_17_1;
  input [7:0]m_reg_reg_i_17_2;
  input [7:0]m_reg_reg_i_17_3;
  input [7:0]m_reg_reg_i_17_4;
  input [7:0]m_reg_reg_i_17_5;
  input [7:0]m_reg_reg_i_17_6;
  input [7:0]m_reg_reg_i_18;
  input [7:0]m_reg_reg_i_18_0;
  input [7:0]m_reg_reg_i_18_1;
  input [7:0]m_reg_reg_i_18_2;
  input [7:0]m_reg_reg_i_18_3;
  input [7:0]m_reg_reg_i_18_4;
  input [7:0]m_reg_reg_i_18_5;
  input [7:0]m_reg_reg_i_18_6;

  wire [14:0]C;
  wire [1:0]DI;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire [1:0]m_reg_reg_1;
  wire m_reg_reg_10;
  wire m_reg_reg_11;
  wire m_reg_reg_12;
  wire m_reg_reg_13;
  wire m_reg_reg_14;
  wire m_reg_reg_15;
  wire m_reg_reg_16;
  wire m_reg_reg_17;
  wire m_reg_reg_18;
  wire m_reg_reg_19;
  wire m_reg_reg_2;
  wire m_reg_reg_20;
  wire m_reg_reg_21;
  wire m_reg_reg_22;
  wire m_reg_reg_23;
  wire [3:0]m_reg_reg_24;
  wire m_reg_reg_3;
  wire m_reg_reg_4;
  wire m_reg_reg_5;
  wire m_reg_reg_6;
  wire m_reg_reg_7;
  wire m_reg_reg_8;
  wire m_reg_reg_9;
  wire [7:0]m_reg_reg_i_17;
  wire [7:0]m_reg_reg_i_17_0;
  wire [7:0]m_reg_reg_i_17_1;
  wire [7:0]m_reg_reg_i_17_2;
  wire [7:0]m_reg_reg_i_17_3;
  wire [7:0]m_reg_reg_i_17_4;
  wire [7:0]m_reg_reg_i_17_5;
  wire [7:0]m_reg_reg_i_17_6;
  wire [7:0]m_reg_reg_i_18;
  wire [7:0]m_reg_reg_i_18_0;
  wire [7:0]m_reg_reg_i_18_1;
  wire [7:0]m_reg_reg_i_18_2;
  wire [7:0]m_reg_reg_i_18_3;
  wire [7:0]m_reg_reg_i_18_4;
  wire [7:0]m_reg_reg_i_18_5;
  wire [7:0]m_reg_reg_i_18_6;
  wire [15:0]\p_reg_reg[15] ;
  wire [2:0]tmp_35_reg_5047_pp0_iter14_reg;
  wire [1:0]\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_6_reg_5122_reg[6] ;
  wire [0:0]\tmp_6_reg_5122_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43 depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U
       (.C(C),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_10(m_reg_reg_9),
        .m_reg_reg_11(m_reg_reg_10),
        .m_reg_reg_12(m_reg_reg_11),
        .m_reg_reg_13(m_reg_reg_12),
        .m_reg_reg_14(m_reg_reg_13),
        .m_reg_reg_15(m_reg_reg_14),
        .m_reg_reg_16(m_reg_reg_15),
        .m_reg_reg_17(m_reg_reg_16),
        .m_reg_reg_18(m_reg_reg_17),
        .m_reg_reg_19(m_reg_reg_18),
        .m_reg_reg_2(m_reg_reg_1),
        .m_reg_reg_20(m_reg_reg_19),
        .m_reg_reg_21(m_reg_reg_20),
        .m_reg_reg_22(m_reg_reg_21),
        .m_reg_reg_23(m_reg_reg_22),
        .m_reg_reg_24(m_reg_reg_23),
        .m_reg_reg_25(m_reg_reg_24),
        .m_reg_reg_3(m_reg_reg_2),
        .m_reg_reg_4(m_reg_reg_3),
        .m_reg_reg_5(m_reg_reg_4),
        .m_reg_reg_6(m_reg_reg_5),
        .m_reg_reg_7(m_reg_reg_6),
        .m_reg_reg_8(m_reg_reg_7),
        .m_reg_reg_9(m_reg_reg_8),
        .m_reg_reg_i_17_0(m_reg_reg_i_17),
        .m_reg_reg_i_17_1(m_reg_reg_i_17_0),
        .m_reg_reg_i_17_2(m_reg_reg_i_17_1),
        .m_reg_reg_i_17_3(m_reg_reg_i_17_2),
        .m_reg_reg_i_17_4(m_reg_reg_i_17_3),
        .m_reg_reg_i_17_5(m_reg_reg_i_17_4),
        .m_reg_reg_i_17_6(m_reg_reg_i_17_5),
        .m_reg_reg_i_17_7(m_reg_reg_i_17_6),
        .m_reg_reg_i_18_0(m_reg_reg_i_18),
        .m_reg_reg_i_18_1(m_reg_reg_i_18_0),
        .m_reg_reg_i_18_2(m_reg_reg_i_18_1),
        .m_reg_reg_i_18_3(m_reg_reg_i_18_2),
        .m_reg_reg_i_18_4(m_reg_reg_i_18_3),
        .m_reg_reg_i_18_5(m_reg_reg_i_18_4),
        .m_reg_reg_i_18_6(m_reg_reg_i_18_5),
        .m_reg_reg_i_18_7(m_reg_reg_i_18_6),
        .\p_reg_reg[15]_0 (\p_reg_reg[15] ),
        .tmp_35_reg_5047_pp0_iter14_reg(tmp_35_reg_5047_pp0_iter14_reg),
        .\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 (\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ),
        .\tmp_6_reg_5122_reg[6] (\tmp_6_reg_5122_reg[6] ),
        .\tmp_6_reg_5122_reg[7] (\tmp_6_reg_5122_reg[7] ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_27
   (P,
    \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_5_reg_5117_reg[6] ,
    \tmp_5_reg_5117_reg[7] ,
    \p_reg_reg[15] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_31_reg_5042_pp0_iter14_reg,
    O,
    \p_reg_reg[7] ,
    \p_reg_reg[11] ,
    \p_reg_reg[15]_0 ,
    m_reg_reg,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_11,
    m_reg_reg_12,
    m_reg_reg_13,
    m_reg_reg_14,
    m_reg_reg_15,
    m_reg_reg_16,
    m_reg_reg_17,
    m_reg_reg_18,
    m_reg_reg_19,
    m_reg_reg_20,
    m_reg_reg_21,
    m_reg_reg_22,
    m_reg_reg_23,
    m_reg_reg_24,
    m_reg_reg_i_17__0,
    m_reg_reg_i_17__0_0,
    m_reg_reg_i_17__0_1,
    m_reg_reg_i_17__0_2,
    m_reg_reg_i_17__0_3,
    m_reg_reg_i_17__0_4,
    m_reg_reg_i_17__0_5,
    m_reg_reg_i_17__0_6,
    m_reg_reg_i_18__0,
    m_reg_reg_i_18__0_0,
    m_reg_reg_i_18__0_1,
    m_reg_reg_i_18__0_2,
    m_reg_reg_i_18__0_3,
    m_reg_reg_i_18__0_4,
    m_reg_reg_i_18__0_5,
    m_reg_reg_i_18__0_6);
  output [0:0]P;
  output [1:0]\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_5_reg_5117_reg[6] ;
  output [0:0]\tmp_5_reg_5117_reg[7] ;
  output [15:0]\p_reg_reg[15] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_31_reg_5042_pp0_iter14_reg;
  input [2:0]O;
  input [3:0]\p_reg_reg[7] ;
  input [3:0]\p_reg_reg[11] ;
  input [3:0]\p_reg_reg[15]_0 ;
  input m_reg_reg;
  input m_reg_reg_0;
  input [1:0]m_reg_reg_1;
  input m_reg_reg_2;
  input m_reg_reg_3;
  input m_reg_reg_4;
  input m_reg_reg_5;
  input m_reg_reg_6;
  input m_reg_reg_7;
  input m_reg_reg_8;
  input m_reg_reg_9;
  input m_reg_reg_10;
  input m_reg_reg_11;
  input m_reg_reg_12;
  input m_reg_reg_13;
  input m_reg_reg_14;
  input m_reg_reg_15;
  input m_reg_reg_16;
  input m_reg_reg_17;
  input m_reg_reg_18;
  input m_reg_reg_19;
  input m_reg_reg_20;
  input m_reg_reg_21;
  input m_reg_reg_22;
  input m_reg_reg_23;
  input [3:0]m_reg_reg_24;
  input [7:0]m_reg_reg_i_17__0;
  input [7:0]m_reg_reg_i_17__0_0;
  input [7:0]m_reg_reg_i_17__0_1;
  input [7:0]m_reg_reg_i_17__0_2;
  input [7:0]m_reg_reg_i_17__0_3;
  input [7:0]m_reg_reg_i_17__0_4;
  input [7:0]m_reg_reg_i_17__0_5;
  input [7:0]m_reg_reg_i_17__0_6;
  input [7:0]m_reg_reg_i_18__0;
  input [7:0]m_reg_reg_i_18__0_0;
  input [7:0]m_reg_reg_i_18__0_1;
  input [7:0]m_reg_reg_i_18__0_2;
  input [7:0]m_reg_reg_i_18__0_3;
  input [7:0]m_reg_reg_i_18__0_4;
  input [7:0]m_reg_reg_i_18__0_5;
  input [7:0]m_reg_reg_i_18__0_6;

  wire [1:0]DI;
  wire [2:0]O;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire [1:0]m_reg_reg_1;
  wire m_reg_reg_10;
  wire m_reg_reg_11;
  wire m_reg_reg_12;
  wire m_reg_reg_13;
  wire m_reg_reg_14;
  wire m_reg_reg_15;
  wire m_reg_reg_16;
  wire m_reg_reg_17;
  wire m_reg_reg_18;
  wire m_reg_reg_19;
  wire m_reg_reg_2;
  wire m_reg_reg_20;
  wire m_reg_reg_21;
  wire m_reg_reg_22;
  wire m_reg_reg_23;
  wire [3:0]m_reg_reg_24;
  wire m_reg_reg_3;
  wire m_reg_reg_4;
  wire m_reg_reg_5;
  wire m_reg_reg_6;
  wire m_reg_reg_7;
  wire m_reg_reg_8;
  wire m_reg_reg_9;
  wire [7:0]m_reg_reg_i_17__0;
  wire [7:0]m_reg_reg_i_17__0_0;
  wire [7:0]m_reg_reg_i_17__0_1;
  wire [7:0]m_reg_reg_i_17__0_2;
  wire [7:0]m_reg_reg_i_17__0_3;
  wire [7:0]m_reg_reg_i_17__0_4;
  wire [7:0]m_reg_reg_i_17__0_5;
  wire [7:0]m_reg_reg_i_17__0_6;
  wire [7:0]m_reg_reg_i_18__0;
  wire [7:0]m_reg_reg_i_18__0_0;
  wire [7:0]m_reg_reg_i_18__0_1;
  wire [7:0]m_reg_reg_i_18__0_2;
  wire [7:0]m_reg_reg_i_18__0_3;
  wire [7:0]m_reg_reg_i_18__0_4;
  wire [7:0]m_reg_reg_i_18__0_5;
  wire [7:0]m_reg_reg_i_18__0_6;
  wire [3:0]\p_reg_reg[11] ;
  wire [15:0]\p_reg_reg[15] ;
  wire [3:0]\p_reg_reg[15]_0 ;
  wire [3:0]\p_reg_reg[7] ;
  wire [2:0]tmp_31_reg_5042_pp0_iter14_reg;
  wire [1:0]\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_5_reg_5117_reg[6] ;
  wire [0:0]\tmp_5_reg_5117_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42 depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U
       (.DI(DI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_10(m_reg_reg_9),
        .m_reg_reg_11(m_reg_reg_10),
        .m_reg_reg_12(m_reg_reg_11),
        .m_reg_reg_13(m_reg_reg_12),
        .m_reg_reg_14(m_reg_reg_13),
        .m_reg_reg_15(m_reg_reg_14),
        .m_reg_reg_16(m_reg_reg_15),
        .m_reg_reg_17(m_reg_reg_16),
        .m_reg_reg_18(m_reg_reg_17),
        .m_reg_reg_19(m_reg_reg_18),
        .m_reg_reg_2(m_reg_reg_1),
        .m_reg_reg_20(m_reg_reg_19),
        .m_reg_reg_21(m_reg_reg_20),
        .m_reg_reg_22(m_reg_reg_21),
        .m_reg_reg_23(m_reg_reg_22),
        .m_reg_reg_24(m_reg_reg_23),
        .m_reg_reg_25(m_reg_reg_24),
        .m_reg_reg_3(m_reg_reg_2),
        .m_reg_reg_4(m_reg_reg_3),
        .m_reg_reg_5(m_reg_reg_4),
        .m_reg_reg_6(m_reg_reg_5),
        .m_reg_reg_7(m_reg_reg_6),
        .m_reg_reg_8(m_reg_reg_7),
        .m_reg_reg_9(m_reg_reg_8),
        .m_reg_reg_i_17__0_0(m_reg_reg_i_17__0),
        .m_reg_reg_i_17__0_1(m_reg_reg_i_17__0_0),
        .m_reg_reg_i_17__0_2(m_reg_reg_i_17__0_1),
        .m_reg_reg_i_17__0_3(m_reg_reg_i_17__0_2),
        .m_reg_reg_i_17__0_4(m_reg_reg_i_17__0_3),
        .m_reg_reg_i_17__0_5(m_reg_reg_i_17__0_4),
        .m_reg_reg_i_17__0_6(m_reg_reg_i_17__0_5),
        .m_reg_reg_i_17__0_7(m_reg_reg_i_17__0_6),
        .m_reg_reg_i_18__0_0(m_reg_reg_i_18__0),
        .m_reg_reg_i_18__0_1(m_reg_reg_i_18__0_0),
        .m_reg_reg_i_18__0_2(m_reg_reg_i_18__0_1),
        .m_reg_reg_i_18__0_3(m_reg_reg_i_18__0_2),
        .m_reg_reg_i_18__0_4(m_reg_reg_i_18__0_3),
        .m_reg_reg_i_18__0_5(m_reg_reg_i_18__0_4),
        .m_reg_reg_i_18__0_6(m_reg_reg_i_18__0_5),
        .m_reg_reg_i_18__0_7(m_reg_reg_i_18__0_6),
        .\p_reg_reg[11]_0 (\p_reg_reg[11] ),
        .\p_reg_reg[15]_0 (\p_reg_reg[15] ),
        .\p_reg_reg[15]_1 (\p_reg_reg[15]_0 ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .tmp_31_reg_5042_pp0_iter14_reg(tmp_31_reg_5042_pp0_iter14_reg),
        .\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 (\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ),
        .\tmp_5_reg_5117_reg[6] (\tmp_5_reg_5117_reg[6] ),
        .\tmp_5_reg_5117_reg[7] (\tmp_5_reg_5117_reg[7] ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_28
   (P,
    \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_reg_5102_reg[6] ,
    \tmp_reg_5102_reg[7] ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    \p_reg_reg[15] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_11_reg_5017_pp0_iter14_reg,
    O,
    \p_reg_reg[7] ,
    \p_reg_reg[11] ,
    \p_reg_reg[15]_0 ,
    m_reg_reg,
    m_reg_reg_0,
    DOADO,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_i_17__1,
    m_reg_reg_i_17__1_0,
    m_reg_reg_i_17__1_1,
    m_reg_reg_i_17__1_2,
    m_reg_reg_i_17__1_3,
    m_reg_reg_i_17__1_4,
    m_reg_reg_i_17__1_5,
    m_reg_reg_i_17__1_6,
    m_reg_reg_i_18__1,
    m_reg_reg_i_18__1_0,
    m_reg_reg_i_18__1_1,
    m_reg_reg_i_18__1_2,
    m_reg_reg_i_18__1_3,
    m_reg_reg_i_18__1_4,
    m_reg_reg_i_18__1_5,
    m_reg_reg_i_18__1_6);
  output [0:0]P;
  output [1:0]\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_reg_5102_reg[6] ;
  output [0:0]\tmp_reg_5102_reg[7] ;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output [15:0]\p_reg_reg[15] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_11_reg_5017_pp0_iter14_reg;
  input [2:0]O;
  input [3:0]\p_reg_reg[7] ;
  input [3:0]\p_reg_reg[11] ;
  input [3:0]\p_reg_reg[15]_0 ;
  input [1:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input [7:0]DOADO;
  input [1:0]m_reg_reg_1;
  input [7:0]m_reg_reg_2;
  input [7:0]m_reg_reg_3;
  input [7:0]m_reg_reg_4;
  input [7:0]m_reg_reg_5;
  input [7:0]m_reg_reg_6;
  input [7:0]m_reg_reg_7;
  input [7:0]m_reg_reg_8;
  input [3:0]m_reg_reg_9;
  input [7:0]m_reg_reg_i_17__1;
  input [7:0]m_reg_reg_i_17__1_0;
  input [7:0]m_reg_reg_i_17__1_1;
  input [7:0]m_reg_reg_i_17__1_2;
  input [7:0]m_reg_reg_i_17__1_3;
  input [7:0]m_reg_reg_i_17__1_4;
  input [7:0]m_reg_reg_i_17__1_5;
  input [7:0]m_reg_reg_i_17__1_6;
  input [7:0]m_reg_reg_i_18__1;
  input [7:0]m_reg_reg_i_18__1_0;
  input [7:0]m_reg_reg_i_18__1_1;
  input [7:0]m_reg_reg_i_18__1_2;
  input [7:0]m_reg_reg_i_18__1_3;
  input [7:0]m_reg_reg_i_18__1_4;
  input [7:0]m_reg_reg_i_18__1_5;
  input [7:0]m_reg_reg_i_18__1_6;

  wire [1:0]DI;
  wire [7:0]DOADO;
  wire [2:0]O;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire [1:0]m_reg_reg_1;
  wire [7:0]m_reg_reg_2;
  wire [7:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_7;
  wire [7:0]m_reg_reg_8;
  wire [3:0]m_reg_reg_9;
  wire [7:0]m_reg_reg_i_17__1;
  wire [7:0]m_reg_reg_i_17__1_0;
  wire [7:0]m_reg_reg_i_17__1_1;
  wire [7:0]m_reg_reg_i_17__1_2;
  wire [7:0]m_reg_reg_i_17__1_3;
  wire [7:0]m_reg_reg_i_17__1_4;
  wire [7:0]m_reg_reg_i_17__1_5;
  wire [7:0]m_reg_reg_i_17__1_6;
  wire [7:0]m_reg_reg_i_18__1;
  wire [7:0]m_reg_reg_i_18__1_0;
  wire [7:0]m_reg_reg_i_18__1_1;
  wire [7:0]m_reg_reg_i_18__1_2;
  wire [7:0]m_reg_reg_i_18__1_3;
  wire [7:0]m_reg_reg_i_18__1_4;
  wire [7:0]m_reg_reg_i_18__1_5;
  wire [7:0]m_reg_reg_i_18__1_6;
  wire [3:0]\p_reg_reg[11] ;
  wire [15:0]\p_reg_reg[15] ;
  wire [3:0]\p_reg_reg[15]_0 ;
  wire [3:0]\p_reg_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [2:0]tmp_11_reg_5017_pp0_iter14_reg;
  wire [1:0]\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_reg_5102_reg[6] ;
  wire [0:0]\tmp_reg_5102_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41 depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U
       (.DI(DI),
        .DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_10(m_reg_reg_9),
        .m_reg_reg_2(m_reg_reg_1),
        .m_reg_reg_3(m_reg_reg_2),
        .m_reg_reg_4(m_reg_reg_3),
        .m_reg_reg_5(m_reg_reg_4),
        .m_reg_reg_6(m_reg_reg_5),
        .m_reg_reg_7(m_reg_reg_6),
        .m_reg_reg_8(m_reg_reg_7),
        .m_reg_reg_9(m_reg_reg_8),
        .m_reg_reg_i_17__1_0(m_reg_reg_i_17__1),
        .m_reg_reg_i_17__1_1(m_reg_reg_i_17__1_0),
        .m_reg_reg_i_17__1_2(m_reg_reg_i_17__1_1),
        .m_reg_reg_i_17__1_3(m_reg_reg_i_17__1_2),
        .m_reg_reg_i_17__1_4(m_reg_reg_i_17__1_3),
        .m_reg_reg_i_17__1_5(m_reg_reg_i_17__1_4),
        .m_reg_reg_i_17__1_6(m_reg_reg_i_17__1_5),
        .m_reg_reg_i_17__1_7(m_reg_reg_i_17__1_6),
        .m_reg_reg_i_18__1_0(m_reg_reg_i_18__1),
        .m_reg_reg_i_18__1_1(m_reg_reg_i_18__1_0),
        .m_reg_reg_i_18__1_2(m_reg_reg_i_18__1_1),
        .m_reg_reg_i_18__1_3(m_reg_reg_i_18__1_2),
        .m_reg_reg_i_18__1_4(m_reg_reg_i_18__1_3),
        .m_reg_reg_i_18__1_5(m_reg_reg_i_18__1_4),
        .m_reg_reg_i_18__1_6(m_reg_reg_i_18__1_5),
        .m_reg_reg_i_18__1_7(m_reg_reg_i_18__1_6),
        .\p_reg_reg[11]_0 (\p_reg_reg[11] ),
        .\p_reg_reg[15]_0 (\p_reg_reg[15] ),
        .\p_reg_reg[15]_1 (\p_reg_reg[15]_0 ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_10),
        .ram_reg_11(ram_reg_11),
        .ram_reg_12(ram_reg_12),
        .ram_reg_13(ram_reg_13),
        .ram_reg_14(ram_reg_14),
        .ram_reg_15(ram_reg_15),
        .ram_reg_16(ram_reg_16),
        .ram_reg_17(ram_reg_17),
        .ram_reg_18(ram_reg_18),
        .ram_reg_19(ram_reg_19),
        .ram_reg_2(ram_reg_2),
        .ram_reg_20(ram_reg_20),
        .ram_reg_21(ram_reg_21),
        .ram_reg_22(ram_reg_22),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9),
        .tmp_11_reg_5017_pp0_iter14_reg(tmp_11_reg_5017_pp0_iter14_reg),
        .\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 (\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ),
        .\tmp_reg_5102_reg[6] (\tmp_reg_5102_reg[6] ),
        .\tmp_reg_5102_reg[7] (\tmp_reg_5102_reg[7] ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_29
   (PCOUT,
    din1,
    din0,
    din2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_i_9,
    p_reg_reg_i_9_0,
    p_reg_reg_i_9_1,
    p_reg_reg_i_9_2,
    p_reg_reg_i_9_3,
    p_reg_reg_i_9_4,
    p_reg_reg_i_9_5,
    p_reg_reg_i_9_6,
    p_reg_reg_i_10,
    p_reg_reg_i_10_0,
    p_reg_reg_i_10_1,
    p_reg_reg_i_10_2,
    p_reg_reg_i_10_3,
    p_reg_reg_i_10_4,
    p_reg_reg_i_10_5,
    p_reg_reg_i_10_6,
    m_reg_reg,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    DOADO,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_i_17__2,
    m_reg_reg_i_17__2_0,
    m_reg_reg_i_17__2_1,
    m_reg_reg_i_17__2_2,
    m_reg_reg_i_17__2_3,
    m_reg_reg_i_17__2_4,
    m_reg_reg_i_17__2_5,
    m_reg_reg_i_17__2_6,
    m_reg_reg_i_18__2,
    m_reg_reg_i_18__2_0,
    m_reg_reg_i_18__2_1,
    m_reg_reg_i_18__2_2,
    m_reg_reg_i_18__2_3,
    m_reg_reg_i_18__2_4,
    m_reg_reg_i_18__2_5,
    m_reg_reg_i_18__2_6);
  output [47:0]PCOUT;
  output [7:0]din1;
  output [7:0]din0;
  output [7:0]din2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [3:0]p_reg_reg;
  input [7:0]p_reg_reg_i_9;
  input [7:0]p_reg_reg_i_9_0;
  input [7:0]p_reg_reg_i_9_1;
  input [7:0]p_reg_reg_i_9_2;
  input [7:0]p_reg_reg_i_9_3;
  input [7:0]p_reg_reg_i_9_4;
  input [7:0]p_reg_reg_i_9_5;
  input [7:0]p_reg_reg_i_9_6;
  input [7:0]p_reg_reg_i_10;
  input [7:0]p_reg_reg_i_10_0;
  input [7:0]p_reg_reg_i_10_1;
  input [7:0]p_reg_reg_i_10_2;
  input [7:0]p_reg_reg_i_10_3;
  input [7:0]p_reg_reg_i_10_4;
  input [7:0]p_reg_reg_i_10_5;
  input [7:0]p_reg_reg_i_10_6;
  input [1:0]m_reg_reg;
  input [7:0]m_reg_reg_0;
  input [7:0]m_reg_reg_1;
  input [1:0]m_reg_reg_2;
  input [7:0]DOADO;
  input [7:0]m_reg_reg_3;
  input [7:0]m_reg_reg_4;
  input [7:0]m_reg_reg_5;
  input [7:0]m_reg_reg_6;
  input [7:0]m_reg_reg_7;
  input [7:0]m_reg_reg_8;
  input [3:0]m_reg_reg_9;
  input [7:0]m_reg_reg_i_17__2;
  input [7:0]m_reg_reg_i_17__2_0;
  input [7:0]m_reg_reg_i_17__2_1;
  input [7:0]m_reg_reg_i_17__2_2;
  input [7:0]m_reg_reg_i_17__2_3;
  input [7:0]m_reg_reg_i_17__2_4;
  input [7:0]m_reg_reg_i_17__2_5;
  input [7:0]m_reg_reg_i_17__2_6;
  input [7:0]m_reg_reg_i_18__2;
  input [7:0]m_reg_reg_i_18__2_0;
  input [7:0]m_reg_reg_i_18__2_1;
  input [7:0]m_reg_reg_i_18__2_2;
  input [7:0]m_reg_reg_i_18__2_3;
  input [7:0]m_reg_reg_i_18__2_4;
  input [7:0]m_reg_reg_i_18__2_5;
  input [7:0]m_reg_reg_i_18__2_6;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire [1:0]m_reg_reg;
  wire [7:0]m_reg_reg_0;
  wire [7:0]m_reg_reg_1;
  wire [1:0]m_reg_reg_2;
  wire [7:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_7;
  wire [7:0]m_reg_reg_8;
  wire [3:0]m_reg_reg_9;
  wire [7:0]m_reg_reg_i_17__2;
  wire [7:0]m_reg_reg_i_17__2_0;
  wire [7:0]m_reg_reg_i_17__2_1;
  wire [7:0]m_reg_reg_i_17__2_2;
  wire [7:0]m_reg_reg_i_17__2_3;
  wire [7:0]m_reg_reg_i_17__2_4;
  wire [7:0]m_reg_reg_i_17__2_5;
  wire [7:0]m_reg_reg_i_17__2_6;
  wire [7:0]m_reg_reg_i_18__2;
  wire [7:0]m_reg_reg_i_18__2_0;
  wire [7:0]m_reg_reg_i_18__2_1;
  wire [7:0]m_reg_reg_i_18__2_2;
  wire [7:0]m_reg_reg_i_18__2_3;
  wire [7:0]m_reg_reg_i_18__2_4;
  wire [7:0]m_reg_reg_i_18__2_5;
  wire [7:0]m_reg_reg_i_18__2_6;
  wire [3:0]p_reg_reg;
  wire [7:0]p_reg_reg_i_10;
  wire [7:0]p_reg_reg_i_10_0;
  wire [7:0]p_reg_reg_i_10_1;
  wire [7:0]p_reg_reg_i_10_2;
  wire [7:0]p_reg_reg_i_10_3;
  wire [7:0]p_reg_reg_i_10_4;
  wire [7:0]p_reg_reg_i_10_5;
  wire [7:0]p_reg_reg_i_10_6;
  wire [7:0]p_reg_reg_i_9;
  wire [7:0]p_reg_reg_i_9_0;
  wire [7:0]p_reg_reg_i_9_1;
  wire [7:0]p_reg_reg_i_9_2;
  wire [7:0]p_reg_reg_i_9_3;
  wire [7:0]p_reg_reg_i_9_4;
  wire [7:0]p_reg_reg_i_9_5;
  wire [7:0]p_reg_reg_i_9_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .din0(din0),
        .din1(din1),
        .din2(din2),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_10(m_reg_reg_9),
        .m_reg_reg_2(m_reg_reg_1),
        .m_reg_reg_3(m_reg_reg_2),
        .m_reg_reg_4(m_reg_reg_3),
        .m_reg_reg_5(m_reg_reg_4),
        .m_reg_reg_6(m_reg_reg_5),
        .m_reg_reg_7(m_reg_reg_6),
        .m_reg_reg_8(m_reg_reg_7),
        .m_reg_reg_9(m_reg_reg_8),
        .m_reg_reg_i_17__2_0(m_reg_reg_i_17__2),
        .m_reg_reg_i_17__2_1(m_reg_reg_i_17__2_0),
        .m_reg_reg_i_17__2_2(m_reg_reg_i_17__2_1),
        .m_reg_reg_i_17__2_3(m_reg_reg_i_17__2_2),
        .m_reg_reg_i_17__2_4(m_reg_reg_i_17__2_3),
        .m_reg_reg_i_17__2_5(m_reg_reg_i_17__2_4),
        .m_reg_reg_i_17__2_6(m_reg_reg_i_17__2_5),
        .m_reg_reg_i_17__2_7(m_reg_reg_i_17__2_6),
        .m_reg_reg_i_18__2_0(m_reg_reg_i_18__2),
        .m_reg_reg_i_18__2_1(m_reg_reg_i_18__2_0),
        .m_reg_reg_i_18__2_2(m_reg_reg_i_18__2_1),
        .m_reg_reg_i_18__2_3(m_reg_reg_i_18__2_2),
        .m_reg_reg_i_18__2_4(m_reg_reg_i_18__2_3),
        .m_reg_reg_i_18__2_5(m_reg_reg_i_18__2_4),
        .m_reg_reg_i_18__2_6(m_reg_reg_i_18__2_5),
        .m_reg_reg_i_18__2_7(m_reg_reg_i_18__2_6),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_i_10_0(p_reg_reg_i_10),
        .p_reg_reg_i_10_1(p_reg_reg_i_10_0),
        .p_reg_reg_i_10_2(p_reg_reg_i_10_1),
        .p_reg_reg_i_10_3(p_reg_reg_i_10_2),
        .p_reg_reg_i_10_4(p_reg_reg_i_10_3),
        .p_reg_reg_i_10_5(p_reg_reg_i_10_4),
        .p_reg_reg_i_10_6(p_reg_reg_i_10_5),
        .p_reg_reg_i_10_7(p_reg_reg_i_10_6),
        .p_reg_reg_i_9_0(p_reg_reg_i_9),
        .p_reg_reg_i_9_1(p_reg_reg_i_9_0),
        .p_reg_reg_i_9_2(p_reg_reg_i_9_1),
        .p_reg_reg_i_9_3(p_reg_reg_i_9_2),
        .p_reg_reg_i_9_4(p_reg_reg_i_9_3),
        .p_reg_reg_i_9_5(p_reg_reg_i_9_4),
        .p_reg_reg_i_9_6(p_reg_reg_i_9_5),
        .p_reg_reg_i_9_7(p_reg_reg_i_9_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0
   (PCOUT,
    din1,
    din0,
    din2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_i_9_0,
    p_reg_reg_i_9_1,
    p_reg_reg_i_9_2,
    p_reg_reg_i_9_3,
    p_reg_reg_i_9_4,
    p_reg_reg_i_9_5,
    p_reg_reg_i_9_6,
    p_reg_reg_i_9_7,
    p_reg_reg_i_10_0,
    p_reg_reg_i_10_1,
    p_reg_reg_i_10_2,
    p_reg_reg_i_10_3,
    p_reg_reg_i_10_4,
    p_reg_reg_i_10_5,
    p_reg_reg_i_10_6,
    p_reg_reg_i_10_7,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    DOADO,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_i_17__2_0,
    m_reg_reg_i_17__2_1,
    m_reg_reg_i_17__2_2,
    m_reg_reg_i_17__2_3,
    m_reg_reg_i_17__2_4,
    m_reg_reg_i_17__2_5,
    m_reg_reg_i_17__2_6,
    m_reg_reg_i_17__2_7,
    m_reg_reg_i_18__2_0,
    m_reg_reg_i_18__2_1,
    m_reg_reg_i_18__2_2,
    m_reg_reg_i_18__2_3,
    m_reg_reg_i_18__2_4,
    m_reg_reg_i_18__2_5,
    m_reg_reg_i_18__2_6,
    m_reg_reg_i_18__2_7);
  output [47:0]PCOUT;
  output [7:0]din1;
  output [7:0]din0;
  output [7:0]din2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [3:0]p_reg_reg_0;
  input [7:0]p_reg_reg_i_9_0;
  input [7:0]p_reg_reg_i_9_1;
  input [7:0]p_reg_reg_i_9_2;
  input [7:0]p_reg_reg_i_9_3;
  input [7:0]p_reg_reg_i_9_4;
  input [7:0]p_reg_reg_i_9_5;
  input [7:0]p_reg_reg_i_9_6;
  input [7:0]p_reg_reg_i_9_7;
  input [7:0]p_reg_reg_i_10_0;
  input [7:0]p_reg_reg_i_10_1;
  input [7:0]p_reg_reg_i_10_2;
  input [7:0]p_reg_reg_i_10_3;
  input [7:0]p_reg_reg_i_10_4;
  input [7:0]p_reg_reg_i_10_5;
  input [7:0]p_reg_reg_i_10_6;
  input [7:0]p_reg_reg_i_10_7;
  input [1:0]m_reg_reg_0;
  input [7:0]m_reg_reg_1;
  input [7:0]m_reg_reg_2;
  input [1:0]m_reg_reg_3;
  input [7:0]DOADO;
  input [7:0]m_reg_reg_4;
  input [7:0]m_reg_reg_5;
  input [7:0]m_reg_reg_6;
  input [7:0]m_reg_reg_7;
  input [7:0]m_reg_reg_8;
  input [7:0]m_reg_reg_9;
  input [3:0]m_reg_reg_10;
  input [7:0]m_reg_reg_i_17__2_0;
  input [7:0]m_reg_reg_i_17__2_1;
  input [7:0]m_reg_reg_i_17__2_2;
  input [7:0]m_reg_reg_i_17__2_3;
  input [7:0]m_reg_reg_i_17__2_4;
  input [7:0]m_reg_reg_i_17__2_5;
  input [7:0]m_reg_reg_i_17__2_6;
  input [7:0]m_reg_reg_i_17__2_7;
  input [7:0]m_reg_reg_i_18__2_0;
  input [7:0]m_reg_reg_i_18__2_1;
  input [7:0]m_reg_reg_i_18__2_2;
  input [7:0]m_reg_reg_i_18__2_3;
  input [7:0]m_reg_reg_i_18__2_4;
  input [7:0]m_reg_reg_i_18__2_5;
  input [7:0]m_reg_reg_i_18__2_6;
  input [7:0]m_reg_reg_i_18__2_7;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]din0;
  wire [7:0]din1;
  wire [7:0]din2;
  wire [1:0]m_reg_reg_0;
  wire [7:0]m_reg_reg_1;
  wire [3:0]m_reg_reg_10;
  wire [7:0]m_reg_reg_2;
  wire [1:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_7;
  wire [7:0]m_reg_reg_8;
  wire [7:0]m_reg_reg_9;
  wire m_reg_reg_i_10__2_n_0;
  wire m_reg_reg_i_11__2_n_0;
  wire m_reg_reg_i_12__2_n_0;
  wire m_reg_reg_i_13__2_n_0;
  wire m_reg_reg_i_14__2_n_0;
  wire m_reg_reg_i_15__2_n_0;
  wire m_reg_reg_i_16__2_n_0;
  wire [7:0]m_reg_reg_i_17__2_0;
  wire [7:0]m_reg_reg_i_17__2_1;
  wire [7:0]m_reg_reg_i_17__2_2;
  wire [7:0]m_reg_reg_i_17__2_3;
  wire [7:0]m_reg_reg_i_17__2_4;
  wire [7:0]m_reg_reg_i_17__2_5;
  wire [7:0]m_reg_reg_i_17__2_6;
  wire [7:0]m_reg_reg_i_17__2_7;
  wire m_reg_reg_i_17__2_n_0;
  wire [7:0]m_reg_reg_i_18__2_0;
  wire [7:0]m_reg_reg_i_18__2_1;
  wire [7:0]m_reg_reg_i_18__2_2;
  wire [7:0]m_reg_reg_i_18__2_3;
  wire [7:0]m_reg_reg_i_18__2_4;
  wire [7:0]m_reg_reg_i_18__2_5;
  wire [7:0]m_reg_reg_i_18__2_6;
  wire [7:0]m_reg_reg_i_18__2_7;
  wire m_reg_reg_i_18__2_n_0;
  wire m_reg_reg_i_19__2_n_0;
  wire m_reg_reg_i_1__2_n_0;
  wire m_reg_reg_i_20__2_n_0;
  wire m_reg_reg_i_21__2_n_0;
  wire m_reg_reg_i_22__2_n_0;
  wire m_reg_reg_i_23__2_n_0;
  wire m_reg_reg_i_24__2_n_0;
  wire m_reg_reg_i_25__2_n_0;
  wire m_reg_reg_i_26__2_n_0;
  wire m_reg_reg_i_27__2_n_0;
  wire m_reg_reg_i_28__2_n_0;
  wire m_reg_reg_i_29__2_n_0;
  wire m_reg_reg_i_2__2_n_0;
  wire m_reg_reg_i_30__2_n_0;
  wire m_reg_reg_i_31__2_n_0;
  wire m_reg_reg_i_32__2_n_0;
  wire m_reg_reg_i_3__2_n_0;
  wire m_reg_reg_i_4__2_n_0;
  wire m_reg_reg_i_57__2_n_0;
  wire m_reg_reg_i_58__2_n_0;
  wire m_reg_reg_i_59__2_n_0;
  wire m_reg_reg_i_5__2_n_0;
  wire m_reg_reg_i_60__2_n_0;
  wire m_reg_reg_i_61__2_n_0;
  wire m_reg_reg_i_62__2_n_0;
  wire m_reg_reg_i_63__2_n_0;
  wire m_reg_reg_i_64__2_n_0;
  wire m_reg_reg_i_65__0_n_0;
  wire m_reg_reg_i_66__0_n_0;
  wire m_reg_reg_i_67__0_n_0;
  wire m_reg_reg_i_68__0_n_0;
  wire m_reg_reg_i_69__0_n_0;
  wire m_reg_reg_i_6__2_n_0;
  wire m_reg_reg_i_70__0_n_0;
  wire m_reg_reg_i_71__0_n_0;
  wire m_reg_reg_i_72__0_n_0;
  wire m_reg_reg_i_73__0_n_0;
  wire m_reg_reg_i_74__0_n_0;
  wire m_reg_reg_i_75__0_n_0;
  wire m_reg_reg_i_76__0_n_0;
  wire m_reg_reg_i_77__0_n_0;
  wire m_reg_reg_i_78__0_n_0;
  wire m_reg_reg_i_79__0_n_0;
  wire m_reg_reg_i_7__2_n_0;
  wire m_reg_reg_i_80__0_n_0;
  wire m_reg_reg_i_81__0_n_0;
  wire m_reg_reg_i_82__0_n_0;
  wire m_reg_reg_i_83__0_n_0;
  wire m_reg_reg_i_84__0_n_0;
  wire m_reg_reg_i_85__0_n_0;
  wire m_reg_reg_i_86__0_n_0;
  wire m_reg_reg_i_87__0_n_0;
  wire m_reg_reg_i_88__0_n_0;
  wire m_reg_reg_i_8__2_n_0;
  wire m_reg_reg_i_9__2_n_0;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire [3:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_i_10_0;
  wire [7:0]p_reg_reg_i_10_1;
  wire [7:0]p_reg_reg_i_10_2;
  wire [7:0]p_reg_reg_i_10_3;
  wire [7:0]p_reg_reg_i_10_4;
  wire [7:0]p_reg_reg_i_10_5;
  wire [7:0]p_reg_reg_i_10_6;
  wire [7:0]p_reg_reg_i_10_7;
  wire p_reg_reg_i_10_n_0;
  wire p_reg_reg_i_11_n_0;
  wire p_reg_reg_i_12_n_0;
  wire p_reg_reg_i_13_n_0;
  wire p_reg_reg_i_14_n_0;
  wire p_reg_reg_i_15_n_0;
  wire p_reg_reg_i_16_n_0;
  wire p_reg_reg_i_17_n_0;
  wire p_reg_reg_i_18_n_0;
  wire p_reg_reg_i_19_n_0;
  wire p_reg_reg_i_1_n_0;
  wire p_reg_reg_i_20_n_0;
  wire p_reg_reg_i_21_n_0;
  wire p_reg_reg_i_22_n_0;
  wire p_reg_reg_i_23_n_0;
  wire p_reg_reg_i_24_n_0;
  wire p_reg_reg_i_25_n_0;
  wire p_reg_reg_i_26_n_0;
  wire p_reg_reg_i_27_n_0;
  wire p_reg_reg_i_28_n_0;
  wire p_reg_reg_i_29_n_0;
  wire p_reg_reg_i_2_n_0;
  wire p_reg_reg_i_30_n_0;
  wire p_reg_reg_i_31_n_0;
  wire p_reg_reg_i_32_n_0;
  wire p_reg_reg_i_33_n_0;
  wire p_reg_reg_i_34_n_0;
  wire p_reg_reg_i_35_n_0;
  wire p_reg_reg_i_36_n_0;
  wire p_reg_reg_i_37_n_0;
  wire p_reg_reg_i_38_n_0;
  wire p_reg_reg_i_39_n_0;
  wire p_reg_reg_i_3_n_0;
  wire p_reg_reg_i_40_n_0;
  wire p_reg_reg_i_41_n_0;
  wire p_reg_reg_i_42_n_0;
  wire p_reg_reg_i_43_n_0;
  wire p_reg_reg_i_44_n_0;
  wire p_reg_reg_i_45_n_0;
  wire p_reg_reg_i_46_n_0;
  wire p_reg_reg_i_47_n_0;
  wire p_reg_reg_i_48_n_0;
  wire p_reg_reg_i_49_n_0;
  wire p_reg_reg_i_4_n_0;
  wire p_reg_reg_i_50_n_0;
  wire p_reg_reg_i_51_n_0;
  wire p_reg_reg_i_52_n_0;
  wire p_reg_reg_i_53_n_0;
  wire p_reg_reg_i_54_n_0;
  wire p_reg_reg_i_55_n_0;
  wire p_reg_reg_i_56_n_0;
  wire p_reg_reg_i_5_n_0;
  wire p_reg_reg_i_6_n_0;
  wire p_reg_reg_i_7_n_0;
  wire p_reg_reg_i_8_n_0;
  wire [7:0]p_reg_reg_i_9_0;
  wire [7:0]p_reg_reg_i_9_1;
  wire [7:0]p_reg_reg_i_9_2;
  wire [7:0]p_reg_reg_i_9_3;
  wire [7:0]p_reg_reg_i_9_4;
  wire [7:0]p_reg_reg_i_9_5;
  wire [7:0]p_reg_reg_i_9_6;
  wire [7:0]p_reg_reg_i_9_7;
  wire p_reg_reg_i_9_n_0;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_9__2_n_0,m_reg_reg_i_10__2_n_0,m_reg_reg_i_11__2_n_0,m_reg_reg_i_12__2_n_0,m_reg_reg_i_13__2_n_0,m_reg_reg_i_14__2_n_0,m_reg_reg_i_15__2_n_0,m_reg_reg_i_16__2_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_1__2_n_0,m_reg_reg_i_2__2_n_0,m_reg_reg_i_3__2_n_0,m_reg_reg_i_4__2_n_0,m_reg_reg_i_5__2_n_0,m_reg_reg_i_6__2_n_0,m_reg_reg_i_7__2_n_0,m_reg_reg_i_8__2_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_10__2
       (.I0(din1[6]),
        .I1(din0[6]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[6]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_11__2
       (.I0(din1[5]),
        .I1(din0[5]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[5]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_11__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_12__2
       (.I0(din1[4]),
        .I1(din0[4]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[4]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_12__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_13__2
       (.I0(din1[3]),
        .I1(din0[3]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[3]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_13__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_14__2
       (.I0(din1[2]),
        .I1(din0[2]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[2]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_14__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_15__2
       (.I0(din1[1]),
        .I1(din0[1]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[1]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_15__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_16__2
       (.I0(din1[0]),
        .I1(din0[0]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[0]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_16__2_n_0));
  MUXF7 m_reg_reg_i_17__2
       (.I0(m_reg_reg_i_57__2_n_0),
        .I1(m_reg_reg_i_58__2_n_0),
        .O(m_reg_reg_i_17__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_18__2
       (.I0(m_reg_reg_i_59__2_n_0),
        .I1(m_reg_reg_i_60__2_n_0),
        .O(m_reg_reg_i_18__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_19__2
       (.I0(m_reg_reg_i_61__2_n_0),
        .I1(m_reg_reg_i_62__2_n_0),
        .O(m_reg_reg_i_19__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF8 m_reg_reg_i_1__2
       (.I0(m_reg_reg_i_17__2_n_0),
        .I1(m_reg_reg_i_18__2_n_0),
        .O(m_reg_reg_i_1__2_n_0),
        .S(m_reg_reg_10[3]));
  MUXF7 m_reg_reg_i_20__2
       (.I0(m_reg_reg_i_63__2_n_0),
        .I1(m_reg_reg_i_64__2_n_0),
        .O(m_reg_reg_i_20__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_21__2
       (.I0(m_reg_reg_i_65__0_n_0),
        .I1(m_reg_reg_i_66__0_n_0),
        .O(m_reg_reg_i_21__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_22__2
       (.I0(m_reg_reg_i_67__0_n_0),
        .I1(m_reg_reg_i_68__0_n_0),
        .O(m_reg_reg_i_22__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_23__2
       (.I0(m_reg_reg_i_69__0_n_0),
        .I1(m_reg_reg_i_70__0_n_0),
        .O(m_reg_reg_i_23__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_24__2
       (.I0(m_reg_reg_i_71__0_n_0),
        .I1(m_reg_reg_i_72__0_n_0),
        .O(m_reg_reg_i_24__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_25__2
       (.I0(m_reg_reg_i_73__0_n_0),
        .I1(m_reg_reg_i_74__0_n_0),
        .O(m_reg_reg_i_25__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_26__2
       (.I0(m_reg_reg_i_75__0_n_0),
        .I1(m_reg_reg_i_76__0_n_0),
        .O(m_reg_reg_i_26__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_27__2
       (.I0(m_reg_reg_i_77__0_n_0),
        .I1(m_reg_reg_i_78__0_n_0),
        .O(m_reg_reg_i_27__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_28__2
       (.I0(m_reg_reg_i_79__0_n_0),
        .I1(m_reg_reg_i_80__0_n_0),
        .O(m_reg_reg_i_28__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_29__2
       (.I0(m_reg_reg_i_81__0_n_0),
        .I1(m_reg_reg_i_82__0_n_0),
        .O(m_reg_reg_i_29__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF8 m_reg_reg_i_2__2
       (.I0(m_reg_reg_i_19__2_n_0),
        .I1(m_reg_reg_i_20__2_n_0),
        .O(m_reg_reg_i_2__2_n_0),
        .S(m_reg_reg_10[3]));
  MUXF7 m_reg_reg_i_30__2
       (.I0(m_reg_reg_i_83__0_n_0),
        .I1(m_reg_reg_i_84__0_n_0),
        .O(m_reg_reg_i_30__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_31__2
       (.I0(m_reg_reg_i_85__0_n_0),
        .I1(m_reg_reg_i_86__0_n_0),
        .O(m_reg_reg_i_31__2_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_32__2
       (.I0(m_reg_reg_i_87__0_n_0),
        .I1(m_reg_reg_i_88__0_n_0),
        .O(m_reg_reg_i_32__2_n_0),
        .S(m_reg_reg_10[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_33__0
       (.I0(m_reg_reg_4[7]),
        .I1(m_reg_reg_5[7]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[7]),
        .I4(m_reg_reg_3[1]),
        .O(din1[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_34__0
       (.I0(m_reg_reg_7[7]),
        .I1(m_reg_reg_8[7]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[7]),
        .I4(m_reg_reg_3[1]),
        .O(din0[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_35__0
       (.I0(m_reg_reg_1[7]),
        .I1(m_reg_reg_2[7]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[7]),
        .I4(m_reg_reg_3[1]),
        .O(din2[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_36__0
       (.I0(m_reg_reg_4[6]),
        .I1(m_reg_reg_5[6]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[6]),
        .I4(m_reg_reg_3[1]),
        .O(din1[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_37__0
       (.I0(m_reg_reg_7[6]),
        .I1(m_reg_reg_8[6]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[6]),
        .I4(m_reg_reg_3[1]),
        .O(din0[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_38__0
       (.I0(m_reg_reg_1[6]),
        .I1(m_reg_reg_2[6]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[6]),
        .I4(m_reg_reg_3[1]),
        .O(din2[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_39__0
       (.I0(m_reg_reg_4[5]),
        .I1(m_reg_reg_5[5]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[5]),
        .I4(m_reg_reg_3[1]),
        .O(din1[5]));
  MUXF8 m_reg_reg_i_3__2
       (.I0(m_reg_reg_i_21__2_n_0),
        .I1(m_reg_reg_i_22__2_n_0),
        .O(m_reg_reg_i_3__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_40__0
       (.I0(m_reg_reg_7[5]),
        .I1(m_reg_reg_8[5]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[5]),
        .I4(m_reg_reg_3[1]),
        .O(din0[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_41__0
       (.I0(m_reg_reg_1[5]),
        .I1(m_reg_reg_2[5]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[5]),
        .I4(m_reg_reg_3[1]),
        .O(din2[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_42__0
       (.I0(m_reg_reg_4[4]),
        .I1(m_reg_reg_5[4]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[4]),
        .I4(m_reg_reg_3[1]),
        .O(din1[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_43__0
       (.I0(m_reg_reg_7[4]),
        .I1(m_reg_reg_8[4]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[4]),
        .I4(m_reg_reg_3[1]),
        .O(din0[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_44__0
       (.I0(m_reg_reg_1[4]),
        .I1(m_reg_reg_2[4]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[4]),
        .I4(m_reg_reg_3[1]),
        .O(din2[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_45__0
       (.I0(m_reg_reg_4[3]),
        .I1(m_reg_reg_5[3]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[3]),
        .I4(m_reg_reg_3[1]),
        .O(din1[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_46__0
       (.I0(m_reg_reg_7[3]),
        .I1(m_reg_reg_8[3]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[3]),
        .I4(m_reg_reg_3[1]),
        .O(din0[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_47__0
       (.I0(m_reg_reg_1[3]),
        .I1(m_reg_reg_2[3]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[3]),
        .I4(m_reg_reg_3[1]),
        .O(din2[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_48__0
       (.I0(m_reg_reg_4[2]),
        .I1(m_reg_reg_5[2]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[2]),
        .I4(m_reg_reg_3[1]),
        .O(din1[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_49__0
       (.I0(m_reg_reg_7[2]),
        .I1(m_reg_reg_8[2]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[2]),
        .I4(m_reg_reg_3[1]),
        .O(din0[2]));
  MUXF8 m_reg_reg_i_4__2
       (.I0(m_reg_reg_i_23__2_n_0),
        .I1(m_reg_reg_i_24__2_n_0),
        .O(m_reg_reg_i_4__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_50__0
       (.I0(m_reg_reg_1[2]),
        .I1(m_reg_reg_2[2]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[2]),
        .I4(m_reg_reg_3[1]),
        .O(din2[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_51__0
       (.I0(m_reg_reg_4[1]),
        .I1(m_reg_reg_5[1]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[1]),
        .I4(m_reg_reg_3[1]),
        .O(din1[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_52__0
       (.I0(m_reg_reg_7[1]),
        .I1(m_reg_reg_8[1]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[1]),
        .I4(m_reg_reg_3[1]),
        .O(din0[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_53__0
       (.I0(m_reg_reg_1[1]),
        .I1(m_reg_reg_2[1]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[1]),
        .I4(m_reg_reg_3[1]),
        .O(din2[1]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_54__0
       (.I0(m_reg_reg_4[0]),
        .I1(m_reg_reg_5[0]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_6[0]),
        .I4(m_reg_reg_3[1]),
        .O(din1[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_55__0
       (.I0(m_reg_reg_7[0]),
        .I1(m_reg_reg_8[0]),
        .I2(m_reg_reg_3[0]),
        .I3(m_reg_reg_9[0]),
        .I4(m_reg_reg_3[1]),
        .O(din0[0]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_56__0
       (.I0(m_reg_reg_1[0]),
        .I1(m_reg_reg_2[0]),
        .I2(m_reg_reg_3[0]),
        .I3(DOADO[0]),
        .I4(m_reg_reg_3[1]),
        .O(din2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_57__2
       (.I0(m_reg_reg_i_17__2_0[7]),
        .I1(m_reg_reg_i_17__2_1[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[7]),
        .O(m_reg_reg_i_57__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_58__2
       (.I0(m_reg_reg_i_17__2_4[7]),
        .I1(m_reg_reg_i_17__2_5[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[7]),
        .O(m_reg_reg_i_58__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_59__2
       (.I0(m_reg_reg_i_18__2_0[7]),
        .I1(m_reg_reg_i_18__2_1[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[7]),
        .O(m_reg_reg_i_59__2_n_0));
  MUXF8 m_reg_reg_i_5__2
       (.I0(m_reg_reg_i_25__2_n_0),
        .I1(m_reg_reg_i_26__2_n_0),
        .O(m_reg_reg_i_5__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_60__2
       (.I0(m_reg_reg_i_18__2_4[7]),
        .I1(m_reg_reg_i_18__2_5[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[7]),
        .O(m_reg_reg_i_60__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_61__2
       (.I0(m_reg_reg_i_17__2_0[6]),
        .I1(m_reg_reg_i_17__2_1[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[6]),
        .O(m_reg_reg_i_61__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_62__2
       (.I0(m_reg_reg_i_17__2_4[6]),
        .I1(m_reg_reg_i_17__2_5[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[6]),
        .O(m_reg_reg_i_62__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_63__2
       (.I0(m_reg_reg_i_18__2_0[6]),
        .I1(m_reg_reg_i_18__2_1[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[6]),
        .O(m_reg_reg_i_63__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_64__2
       (.I0(m_reg_reg_i_18__2_4[6]),
        .I1(m_reg_reg_i_18__2_5[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[6]),
        .O(m_reg_reg_i_64__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_65__0
       (.I0(m_reg_reg_i_17__2_0[5]),
        .I1(m_reg_reg_i_17__2_1[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[5]),
        .O(m_reg_reg_i_65__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_66__0
       (.I0(m_reg_reg_i_17__2_4[5]),
        .I1(m_reg_reg_i_17__2_5[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[5]),
        .O(m_reg_reg_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_67__0
       (.I0(m_reg_reg_i_18__2_0[5]),
        .I1(m_reg_reg_i_18__2_1[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[5]),
        .O(m_reg_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_68__0
       (.I0(m_reg_reg_i_18__2_4[5]),
        .I1(m_reg_reg_i_18__2_5[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[5]),
        .O(m_reg_reg_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_69__0
       (.I0(m_reg_reg_i_17__2_0[4]),
        .I1(m_reg_reg_i_17__2_1[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[4]),
        .O(m_reg_reg_i_69__0_n_0));
  MUXF8 m_reg_reg_i_6__2
       (.I0(m_reg_reg_i_27__2_n_0),
        .I1(m_reg_reg_i_28__2_n_0),
        .O(m_reg_reg_i_6__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_70__0
       (.I0(m_reg_reg_i_17__2_4[4]),
        .I1(m_reg_reg_i_17__2_5[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[4]),
        .O(m_reg_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_71__0
       (.I0(m_reg_reg_i_18__2_0[4]),
        .I1(m_reg_reg_i_18__2_1[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[4]),
        .O(m_reg_reg_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_72__0
       (.I0(m_reg_reg_i_18__2_4[4]),
        .I1(m_reg_reg_i_18__2_5[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[4]),
        .O(m_reg_reg_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_73__0
       (.I0(m_reg_reg_i_17__2_0[3]),
        .I1(m_reg_reg_i_17__2_1[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[3]),
        .O(m_reg_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_74__0
       (.I0(m_reg_reg_i_17__2_4[3]),
        .I1(m_reg_reg_i_17__2_5[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[3]),
        .O(m_reg_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_75__0
       (.I0(m_reg_reg_i_18__2_0[3]),
        .I1(m_reg_reg_i_18__2_1[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[3]),
        .O(m_reg_reg_i_75__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_76__0
       (.I0(m_reg_reg_i_18__2_4[3]),
        .I1(m_reg_reg_i_18__2_5[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[3]),
        .O(m_reg_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_77__0
       (.I0(m_reg_reg_i_17__2_0[2]),
        .I1(m_reg_reg_i_17__2_1[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[2]),
        .O(m_reg_reg_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_78__0
       (.I0(m_reg_reg_i_17__2_4[2]),
        .I1(m_reg_reg_i_17__2_5[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[2]),
        .O(m_reg_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_79__0
       (.I0(m_reg_reg_i_18__2_0[2]),
        .I1(m_reg_reg_i_18__2_1[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[2]),
        .O(m_reg_reg_i_79__0_n_0));
  MUXF8 m_reg_reg_i_7__2
       (.I0(m_reg_reg_i_29__2_n_0),
        .I1(m_reg_reg_i_30__2_n_0),
        .O(m_reg_reg_i_7__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_80__0
       (.I0(m_reg_reg_i_18__2_4[2]),
        .I1(m_reg_reg_i_18__2_5[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[2]),
        .O(m_reg_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_81__0
       (.I0(m_reg_reg_i_17__2_0[1]),
        .I1(m_reg_reg_i_17__2_1[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[1]),
        .O(m_reg_reg_i_81__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_82__0
       (.I0(m_reg_reg_i_17__2_4[1]),
        .I1(m_reg_reg_i_17__2_5[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[1]),
        .O(m_reg_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_83__0
       (.I0(m_reg_reg_i_18__2_0[1]),
        .I1(m_reg_reg_i_18__2_1[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[1]),
        .O(m_reg_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_84__0
       (.I0(m_reg_reg_i_18__2_4[1]),
        .I1(m_reg_reg_i_18__2_5[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[1]),
        .O(m_reg_reg_i_84__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_85__0
       (.I0(m_reg_reg_i_17__2_0[0]),
        .I1(m_reg_reg_i_17__2_1[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_2[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_3[0]),
        .O(m_reg_reg_i_85__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_86__0
       (.I0(m_reg_reg_i_17__2_4[0]),
        .I1(m_reg_reg_i_17__2_5[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__2_6[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__2_7[0]),
        .O(m_reg_reg_i_86__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_87__0
       (.I0(m_reg_reg_i_18__2_0[0]),
        .I1(m_reg_reg_i_18__2_1[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_2[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_3[0]),
        .O(m_reg_reg_i_87__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_88__0
       (.I0(m_reg_reg_i_18__2_4[0]),
        .I1(m_reg_reg_i_18__2_5[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__2_6[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__2_7[0]),
        .O(m_reg_reg_i_88__0_n_0));
  MUXF8 m_reg_reg_i_8__2
       (.I0(m_reg_reg_i_31__2_n_0),
        .I1(m_reg_reg_i_32__2_n_0),
        .O(m_reg_reg_i_8__2_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_9__2
       (.I0(din1[7]),
        .I1(din0[7]),
        .I2(m_reg_reg_0[0]),
        .I3(din2[7]),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_9__2_n_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_1_n_0,p_reg_reg_i_2_n_0,p_reg_reg_i_3_n_0,p_reg_reg_i_4_n_0,p_reg_reg_i_5_n_0,p_reg_reg_i_6_n_0,p_reg_reg_i_7_n_0,p_reg_reg_i_8_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  MUXF8 p_reg_reg_i_1
       (.I0(p_reg_reg_i_9_n_0),
        .I1(p_reg_reg_i_10_n_0),
        .O(p_reg_reg_i_1_n_0),
        .S(p_reg_reg_0[3]));
  MUXF7 p_reg_reg_i_10
       (.I0(p_reg_reg_i_27_n_0),
        .I1(p_reg_reg_i_28_n_0),
        .O(p_reg_reg_i_10_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_11
       (.I0(p_reg_reg_i_29_n_0),
        .I1(p_reg_reg_i_30_n_0),
        .O(p_reg_reg_i_11_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_12
       (.I0(p_reg_reg_i_31_n_0),
        .I1(p_reg_reg_i_32_n_0),
        .O(p_reg_reg_i_12_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_13
       (.I0(p_reg_reg_i_33_n_0),
        .I1(p_reg_reg_i_34_n_0),
        .O(p_reg_reg_i_13_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_14
       (.I0(p_reg_reg_i_35_n_0),
        .I1(p_reg_reg_i_36_n_0),
        .O(p_reg_reg_i_14_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_15
       (.I0(p_reg_reg_i_37_n_0),
        .I1(p_reg_reg_i_38_n_0),
        .O(p_reg_reg_i_15_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_16
       (.I0(p_reg_reg_i_39_n_0),
        .I1(p_reg_reg_i_40_n_0),
        .O(p_reg_reg_i_16_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_17
       (.I0(p_reg_reg_i_41_n_0),
        .I1(p_reg_reg_i_42_n_0),
        .O(p_reg_reg_i_17_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_18
       (.I0(p_reg_reg_i_43_n_0),
        .I1(p_reg_reg_i_44_n_0),
        .O(p_reg_reg_i_18_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_19
       (.I0(p_reg_reg_i_45_n_0),
        .I1(p_reg_reg_i_46_n_0),
        .O(p_reg_reg_i_19_n_0),
        .S(p_reg_reg_0[2]));
  MUXF8 p_reg_reg_i_2
       (.I0(p_reg_reg_i_11_n_0),
        .I1(p_reg_reg_i_12_n_0),
        .O(p_reg_reg_i_2_n_0),
        .S(p_reg_reg_0[3]));
  MUXF7 p_reg_reg_i_20
       (.I0(p_reg_reg_i_47_n_0),
        .I1(p_reg_reg_i_48_n_0),
        .O(p_reg_reg_i_20_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_21
       (.I0(p_reg_reg_i_49_n_0),
        .I1(p_reg_reg_i_50_n_0),
        .O(p_reg_reg_i_21_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_22
       (.I0(p_reg_reg_i_51_n_0),
        .I1(p_reg_reg_i_52_n_0),
        .O(p_reg_reg_i_22_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_23
       (.I0(p_reg_reg_i_53_n_0),
        .I1(p_reg_reg_i_54_n_0),
        .O(p_reg_reg_i_23_n_0),
        .S(p_reg_reg_0[2]));
  MUXF7 p_reg_reg_i_24
       (.I0(p_reg_reg_i_55_n_0),
        .I1(p_reg_reg_i_56_n_0),
        .O(p_reg_reg_i_24_n_0),
        .S(p_reg_reg_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_25
       (.I0(p_reg_reg_i_9_0[7]),
        .I1(p_reg_reg_i_9_1[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[7]),
        .O(p_reg_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_i_9_4[7]),
        .I1(p_reg_reg_i_9_5[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[7]),
        .O(p_reg_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_i_10_0[7]),
        .I1(p_reg_reg_i_10_1[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[7]),
        .O(p_reg_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_i_10_4[7]),
        .I1(p_reg_reg_i_10_5[7]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[7]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[7]),
        .O(p_reg_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_i_9_0[6]),
        .I1(p_reg_reg_i_9_1[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[6]),
        .O(p_reg_reg_i_29_n_0));
  MUXF8 p_reg_reg_i_3
       (.I0(p_reg_reg_i_13_n_0),
        .I1(p_reg_reg_i_14_n_0),
        .O(p_reg_reg_i_3_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_i_9_4[6]),
        .I1(p_reg_reg_i_9_5[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[6]),
        .O(p_reg_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_i_10_0[6]),
        .I1(p_reg_reg_i_10_1[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[6]),
        .O(p_reg_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_10_4[6]),
        .I1(p_reg_reg_i_10_5[6]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[6]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[6]),
        .O(p_reg_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_i_9_0[5]),
        .I1(p_reg_reg_i_9_1[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[5]),
        .O(p_reg_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_34
       (.I0(p_reg_reg_i_9_4[5]),
        .I1(p_reg_reg_i_9_5[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[5]),
        .O(p_reg_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_i_10_0[5]),
        .I1(p_reg_reg_i_10_1[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[5]),
        .O(p_reg_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_10_4[5]),
        .I1(p_reg_reg_i_10_5[5]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[5]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[5]),
        .O(p_reg_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_9_0[4]),
        .I1(p_reg_reg_i_9_1[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[4]),
        .O(p_reg_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_i_9_4[4]),
        .I1(p_reg_reg_i_9_5[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[4]),
        .O(p_reg_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_i_10_0[4]),
        .I1(p_reg_reg_i_10_1[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[4]),
        .O(p_reg_reg_i_39_n_0));
  MUXF8 p_reg_reg_i_4
       (.I0(p_reg_reg_i_15_n_0),
        .I1(p_reg_reg_i_16_n_0),
        .O(p_reg_reg_i_4_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_i_10_4[4]),
        .I1(p_reg_reg_i_10_5[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[4]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[4]),
        .O(p_reg_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_i_9_0[3]),
        .I1(p_reg_reg_i_9_1[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[3]),
        .O(p_reg_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_i_9_4[3]),
        .I1(p_reg_reg_i_9_5[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[3]),
        .O(p_reg_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_10_0[3]),
        .I1(p_reg_reg_i_10_1[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[3]),
        .O(p_reg_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_i_10_4[3]),
        .I1(p_reg_reg_i_10_5[3]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[3]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[3]),
        .O(p_reg_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_9_0[2]),
        .I1(p_reg_reg_i_9_1[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[2]),
        .O(p_reg_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_46
       (.I0(p_reg_reg_i_9_4[2]),
        .I1(p_reg_reg_i_9_5[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[2]),
        .O(p_reg_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_47
       (.I0(p_reg_reg_i_10_0[2]),
        .I1(p_reg_reg_i_10_1[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[2]),
        .O(p_reg_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_48
       (.I0(p_reg_reg_i_10_4[2]),
        .I1(p_reg_reg_i_10_5[2]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[2]),
        .O(p_reg_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_49
       (.I0(p_reg_reg_i_9_0[1]),
        .I1(p_reg_reg_i_9_1[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[1]),
        .O(p_reg_reg_i_49_n_0));
  MUXF8 p_reg_reg_i_5
       (.I0(p_reg_reg_i_17_n_0),
        .I1(p_reg_reg_i_18_n_0),
        .O(p_reg_reg_i_5_n_0),
        .S(p_reg_reg_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_50
       (.I0(p_reg_reg_i_9_4[1]),
        .I1(p_reg_reg_i_9_5[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[1]),
        .O(p_reg_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_i_10_0[1]),
        .I1(p_reg_reg_i_10_1[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[1]),
        .O(p_reg_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_i_10_4[1]),
        .I1(p_reg_reg_i_10_5[1]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[1]),
        .O(p_reg_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_i_9_0[0]),
        .I1(p_reg_reg_i_9_1[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_2[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_3[0]),
        .O(p_reg_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_9_4[0]),
        .I1(p_reg_reg_i_9_5[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_9_6[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_9_7[0]),
        .O(p_reg_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_55
       (.I0(p_reg_reg_i_10_0[0]),
        .I1(p_reg_reg_i_10_1[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_2[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_3[0]),
        .O(p_reg_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_56
       (.I0(p_reg_reg_i_10_4[0]),
        .I1(p_reg_reg_i_10_5[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_i_10_6[0]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_i_10_7[0]),
        .O(p_reg_reg_i_56_n_0));
  MUXF8 p_reg_reg_i_6
       (.I0(p_reg_reg_i_19_n_0),
        .I1(p_reg_reg_i_20_n_0),
        .O(p_reg_reg_i_6_n_0),
        .S(p_reg_reg_0[3]));
  MUXF8 p_reg_reg_i_7
       (.I0(p_reg_reg_i_21_n_0),
        .I1(p_reg_reg_i_22_n_0),
        .O(p_reg_reg_i_7_n_0),
        .S(p_reg_reg_0[3]));
  MUXF8 p_reg_reg_i_8
       (.I0(p_reg_reg_i_23_n_0),
        .I1(p_reg_reg_i_24_n_0),
        .O(p_reg_reg_i_8_n_0),
        .S(p_reg_reg_0[3]));
  MUXF7 p_reg_reg_i_9
       (.I0(p_reg_reg_i_25_n_0),
        .I1(p_reg_reg_i_26_n_0),
        .O(p_reg_reg_i_9_n_0),
        .S(p_reg_reg_0[2]));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_41
   (P,
    \tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_reg_5102_reg[6] ,
    \tmp_reg_5102_reg[7] ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    \p_reg_reg[15]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_11_reg_5017_pp0_iter14_reg,
    O,
    \p_reg_reg[7]_0 ,
    \p_reg_reg[11]_0 ,
    \p_reg_reg[15]_1 ,
    m_reg_reg_0,
    m_reg_reg_1,
    DOADO,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_i_17__1_0,
    m_reg_reg_i_17__1_1,
    m_reg_reg_i_17__1_2,
    m_reg_reg_i_17__1_3,
    m_reg_reg_i_17__1_4,
    m_reg_reg_i_17__1_5,
    m_reg_reg_i_17__1_6,
    m_reg_reg_i_17__1_7,
    m_reg_reg_i_18__1_0,
    m_reg_reg_i_18__1_1,
    m_reg_reg_i_18__1_2,
    m_reg_reg_i_18__1_3,
    m_reg_reg_i_18__1_4,
    m_reg_reg_i_18__1_5,
    m_reg_reg_i_18__1_6,
    m_reg_reg_i_18__1_7);
  output [0:0]P;
  output [1:0]\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_reg_5102_reg[6] ;
  output [0:0]\tmp_reg_5102_reg[7] ;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output [15:0]\p_reg_reg[15]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_11_reg_5017_pp0_iter14_reg;
  input [2:0]O;
  input [3:0]\p_reg_reg[7]_0 ;
  input [3:0]\p_reg_reg[11]_0 ;
  input [3:0]\p_reg_reg[15]_1 ;
  input [1:0]m_reg_reg_0;
  input [7:0]m_reg_reg_1;
  input [7:0]DOADO;
  input [1:0]m_reg_reg_2;
  input [7:0]m_reg_reg_3;
  input [7:0]m_reg_reg_4;
  input [7:0]m_reg_reg_5;
  input [7:0]m_reg_reg_6;
  input [7:0]m_reg_reg_7;
  input [7:0]m_reg_reg_8;
  input [7:0]m_reg_reg_9;
  input [3:0]m_reg_reg_10;
  input [7:0]m_reg_reg_i_17__1_0;
  input [7:0]m_reg_reg_i_17__1_1;
  input [7:0]m_reg_reg_i_17__1_2;
  input [7:0]m_reg_reg_i_17__1_3;
  input [7:0]m_reg_reg_i_17__1_4;
  input [7:0]m_reg_reg_i_17__1_5;
  input [7:0]m_reg_reg_i_17__1_6;
  input [7:0]m_reg_reg_i_17__1_7;
  input [7:0]m_reg_reg_i_18__1_0;
  input [7:0]m_reg_reg_i_18__1_1;
  input [7:0]m_reg_reg_i_18__1_2;
  input [7:0]m_reg_reg_i_18__1_3;
  input [7:0]m_reg_reg_i_18__1_4;
  input [7:0]m_reg_reg_i_18__1_5;
  input [7:0]m_reg_reg_i_18__1_6;
  input [7:0]m_reg_reg_i_18__1_7;

  wire [1:0]DI;
  wire [7:0]DOADO;
  wire [2:0]O;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]m_reg_reg_0;
  wire [7:0]m_reg_reg_1;
  wire [3:0]m_reg_reg_10;
  wire [1:0]m_reg_reg_2;
  wire [7:0]m_reg_reg_3;
  wire [7:0]m_reg_reg_4;
  wire [7:0]m_reg_reg_5;
  wire [7:0]m_reg_reg_6;
  wire [7:0]m_reg_reg_7;
  wire [7:0]m_reg_reg_8;
  wire [7:0]m_reg_reg_9;
  wire m_reg_reg_i_10__1_n_0;
  wire m_reg_reg_i_11__1_n_0;
  wire m_reg_reg_i_12__1_n_0;
  wire m_reg_reg_i_13__1_n_0;
  wire m_reg_reg_i_14__1_n_0;
  wire m_reg_reg_i_15__1_n_0;
  wire m_reg_reg_i_16__1_n_0;
  wire [7:0]m_reg_reg_i_17__1_0;
  wire [7:0]m_reg_reg_i_17__1_1;
  wire [7:0]m_reg_reg_i_17__1_2;
  wire [7:0]m_reg_reg_i_17__1_3;
  wire [7:0]m_reg_reg_i_17__1_4;
  wire [7:0]m_reg_reg_i_17__1_5;
  wire [7:0]m_reg_reg_i_17__1_6;
  wire [7:0]m_reg_reg_i_17__1_7;
  wire m_reg_reg_i_17__1_n_0;
  wire [7:0]m_reg_reg_i_18__1_0;
  wire [7:0]m_reg_reg_i_18__1_1;
  wire [7:0]m_reg_reg_i_18__1_2;
  wire [7:0]m_reg_reg_i_18__1_3;
  wire [7:0]m_reg_reg_i_18__1_4;
  wire [7:0]m_reg_reg_i_18__1_5;
  wire [7:0]m_reg_reg_i_18__1_6;
  wire [7:0]m_reg_reg_i_18__1_7;
  wire m_reg_reg_i_18__1_n_0;
  wire m_reg_reg_i_19__1_n_0;
  wire m_reg_reg_i_1__1_n_0;
  wire m_reg_reg_i_20__1_n_0;
  wire m_reg_reg_i_21__1_n_0;
  wire m_reg_reg_i_22__1_n_0;
  wire m_reg_reg_i_23__1_n_0;
  wire m_reg_reg_i_24__1_n_0;
  wire m_reg_reg_i_25__1_n_0;
  wire m_reg_reg_i_26__1_n_0;
  wire m_reg_reg_i_27__1_n_0;
  wire m_reg_reg_i_28__1_n_0;
  wire m_reg_reg_i_29__1_n_0;
  wire m_reg_reg_i_2__1_n_0;
  wire m_reg_reg_i_30__1_n_0;
  wire m_reg_reg_i_31__1_n_0;
  wire m_reg_reg_i_32__1_n_0;
  wire m_reg_reg_i_33__2_n_0;
  wire m_reg_reg_i_34__2_n_0;
  wire m_reg_reg_i_35__2_n_0;
  wire m_reg_reg_i_36__2_n_0;
  wire m_reg_reg_i_37__2_n_0;
  wire m_reg_reg_i_38__2_n_0;
  wire m_reg_reg_i_39__2_n_0;
  wire m_reg_reg_i_3__1_n_0;
  wire m_reg_reg_i_40__2_n_0;
  wire m_reg_reg_i_41__2_n_0;
  wire m_reg_reg_i_42__2_n_0;
  wire m_reg_reg_i_43__2_n_0;
  wire m_reg_reg_i_44__2_n_0;
  wire m_reg_reg_i_45__2_n_0;
  wire m_reg_reg_i_46__2_n_0;
  wire m_reg_reg_i_47__2_n_0;
  wire m_reg_reg_i_48__2_n_0;
  wire m_reg_reg_i_49__2_n_0;
  wire m_reg_reg_i_4__1_n_0;
  wire m_reg_reg_i_50__2_n_0;
  wire m_reg_reg_i_51__2_n_0;
  wire m_reg_reg_i_52__2_n_0;
  wire m_reg_reg_i_53__2_n_0;
  wire m_reg_reg_i_54__2_n_0;
  wire m_reg_reg_i_55__2_n_0;
  wire m_reg_reg_i_56__2_n_0;
  wire m_reg_reg_i_57__1_n_0;
  wire m_reg_reg_i_58__1_n_0;
  wire m_reg_reg_i_59__1_n_0;
  wire m_reg_reg_i_5__1_n_0;
  wire m_reg_reg_i_60__1_n_0;
  wire m_reg_reg_i_61__1_n_0;
  wire m_reg_reg_i_62__1_n_0;
  wire m_reg_reg_i_63__1_n_0;
  wire m_reg_reg_i_64__1_n_0;
  wire m_reg_reg_i_6__1_n_0;
  wire m_reg_reg_i_7__1_n_0;
  wire m_reg_reg_i_8__1_n_0;
  wire m_reg_reg_i_9__1_n_0;
  wire m_reg_reg_n_100;
  wire m_reg_reg_n_101;
  wire m_reg_reg_n_103;
  wire m_reg_reg_n_104;
  wire m_reg_reg_n_105;
  wire m_reg_reg_n_90;
  wire m_reg_reg_n_91;
  wire m_reg_reg_n_92;
  wire m_reg_reg_n_93;
  wire m_reg_reg_n_94;
  wire m_reg_reg_n_95;
  wire m_reg_reg_n_96;
  wire m_reg_reg_n_97;
  wire m_reg_reg_n_98;
  wire m_reg_reg_n_99;
  wire p_carry__0_i_1__1_n_0;
  wire p_carry__0_i_2__1_n_0;
  wire p_carry__0_i_3__1_n_0;
  wire p_carry__0_i_4__1_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_1__1_n_0;
  wire p_carry__1_i_2__1_n_0;
  wire p_carry__1_i_3__1_n_0;
  wire p_carry__1_i_4__1_n_0;
  wire p_carry__1_n_0;
  wire p_carry__1_n_1;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry__2_i_1__1_n_0;
  wire p_carry__2_i_2__1_n_0;
  wire p_carry__2_i_3__1_n_0;
  wire p_carry__2_i_4__1_n_0;
  wire p_carry__2_n_1;
  wire p_carry__2_n_2;
  wire p_carry__2_n_3;
  wire p_carry__2_n_4;
  wire p_carry__2_n_5;
  wire p_carry__2_n_6;
  wire p_carry__2_n_7;
  wire p_carry_i_2__1_n_0;
  wire p_carry_i_3__1_n_0;
  wire p_carry_i_4__1_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[11]_0 ;
  wire [15:0]\p_reg_reg[15]_0 ;
  wire [3:0]\p_reg_reg[15]_1 ;
  wire [3:0]\p_reg_reg[7]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [2:0]tmp_11_reg_5017_pp0_iter14_reg;
  wire [1:0]\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_reg_5102_reg[6] ;
  wire [0:0]\tmp_reg_5102_reg[7] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_carry__2_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_9__1_n_0,m_reg_reg_i_10__1_n_0,m_reg_reg_i_11__1_n_0,m_reg_reg_i_12__1_n_0,m_reg_reg_i_13__1_n_0,m_reg_reg_i_14__1_n_0,m_reg_reg_i_15__1_n_0,m_reg_reg_i_16__1_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_1__1_n_0,m_reg_reg_i_2__1_n_0,m_reg_reg_i_3__1_n_0,m_reg_reg_i_4__1_n_0,m_reg_reg_i_5__1_n_0,m_reg_reg_i_6__1_n_0,m_reg_reg_i_7__1_n_0,m_reg_reg_i_8__1_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_m_reg_reg_P_UNCONNECTED[47:16],m_reg_reg_n_90,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93,m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97,m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101,P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_10__1
       (.I0(ram_reg_17),
        .I1(ram_reg_18),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_19),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_10__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_11__1
       (.I0(ram_reg_14),
        .I1(ram_reg_15),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_16),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_11__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_12__1
       (.I0(ram_reg_11),
        .I1(ram_reg_12),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_13),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_12__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_13__1
       (.I0(ram_reg_8),
        .I1(ram_reg_9),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_10),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_13__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_14__1
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_7),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_14__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_15__1
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_4),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_15__1_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_16__1
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_1),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_16__1_n_0));
  MUXF7 m_reg_reg_i_17__1
       (.I0(m_reg_reg_i_33__2_n_0),
        .I1(m_reg_reg_i_34__2_n_0),
        .O(m_reg_reg_i_17__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_18__1
       (.I0(m_reg_reg_i_35__2_n_0),
        .I1(m_reg_reg_i_36__2_n_0),
        .O(m_reg_reg_i_18__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_19__1
       (.I0(m_reg_reg_i_37__2_n_0),
        .I1(m_reg_reg_i_38__2_n_0),
        .O(m_reg_reg_i_19__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF8 m_reg_reg_i_1__1
       (.I0(m_reg_reg_i_17__1_n_0),
        .I1(m_reg_reg_i_18__1_n_0),
        .O(m_reg_reg_i_1__1_n_0),
        .S(m_reg_reg_10[3]));
  MUXF7 m_reg_reg_i_20__1
       (.I0(m_reg_reg_i_39__2_n_0),
        .I1(m_reg_reg_i_40__2_n_0),
        .O(m_reg_reg_i_20__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_21__1
       (.I0(m_reg_reg_i_41__2_n_0),
        .I1(m_reg_reg_i_42__2_n_0),
        .O(m_reg_reg_i_21__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_22__1
       (.I0(m_reg_reg_i_43__2_n_0),
        .I1(m_reg_reg_i_44__2_n_0),
        .O(m_reg_reg_i_22__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_23__1
       (.I0(m_reg_reg_i_45__2_n_0),
        .I1(m_reg_reg_i_46__2_n_0),
        .O(m_reg_reg_i_23__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_24__1
       (.I0(m_reg_reg_i_47__2_n_0),
        .I1(m_reg_reg_i_48__2_n_0),
        .O(m_reg_reg_i_24__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_25__1
       (.I0(m_reg_reg_i_49__2_n_0),
        .I1(m_reg_reg_i_50__2_n_0),
        .O(m_reg_reg_i_25__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_26__1
       (.I0(m_reg_reg_i_51__2_n_0),
        .I1(m_reg_reg_i_52__2_n_0),
        .O(m_reg_reg_i_26__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_27__1
       (.I0(m_reg_reg_i_53__2_n_0),
        .I1(m_reg_reg_i_54__2_n_0),
        .O(m_reg_reg_i_27__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_28__1
       (.I0(m_reg_reg_i_55__2_n_0),
        .I1(m_reg_reg_i_56__2_n_0),
        .O(m_reg_reg_i_28__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_29__1
       (.I0(m_reg_reg_i_57__1_n_0),
        .I1(m_reg_reg_i_58__1_n_0),
        .O(m_reg_reg_i_29__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF8 m_reg_reg_i_2__1
       (.I0(m_reg_reg_i_19__1_n_0),
        .I1(m_reg_reg_i_20__1_n_0),
        .O(m_reg_reg_i_2__1_n_0),
        .S(m_reg_reg_10[3]));
  MUXF7 m_reg_reg_i_30__1
       (.I0(m_reg_reg_i_59__1_n_0),
        .I1(m_reg_reg_i_60__1_n_0),
        .O(m_reg_reg_i_30__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_31__1
       (.I0(m_reg_reg_i_61__1_n_0),
        .I1(m_reg_reg_i_62__1_n_0),
        .O(m_reg_reg_i_31__1_n_0),
        .S(m_reg_reg_10[2]));
  MUXF7 m_reg_reg_i_32__1
       (.I0(m_reg_reg_i_63__1_n_0),
        .I1(m_reg_reg_i_64__1_n_0),
        .O(m_reg_reg_i_32__1_n_0),
        .S(m_reg_reg_10[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_33
       (.I0(m_reg_reg_4[7]),
        .I1(m_reg_reg_5[7]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[7]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_21));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_33__2
       (.I0(m_reg_reg_i_17__1_0[7]),
        .I1(m_reg_reg_i_17__1_1[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[7]),
        .O(m_reg_reg_i_33__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_34
       (.I0(m_reg_reg_7[7]),
        .I1(m_reg_reg_8[7]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[7]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_22));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_34__2
       (.I0(m_reg_reg_i_17__1_4[7]),
        .I1(m_reg_reg_i_17__1_5[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[7]),
        .O(m_reg_reg_i_34__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_35
       (.I0(m_reg_reg_1[7]),
        .I1(DOADO[7]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[7]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_20));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_35__2
       (.I0(m_reg_reg_i_18__1_0[7]),
        .I1(m_reg_reg_i_18__1_1[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[7]),
        .O(m_reg_reg_i_35__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_36
       (.I0(m_reg_reg_4[6]),
        .I1(m_reg_reg_5[6]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[6]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_18));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_36__2
       (.I0(m_reg_reg_i_18__1_4[7]),
        .I1(m_reg_reg_i_18__1_5[7]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[7]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[7]),
        .O(m_reg_reg_i_36__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_37
       (.I0(m_reg_reg_7[6]),
        .I1(m_reg_reg_8[6]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[6]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_19));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_37__2
       (.I0(m_reg_reg_i_17__1_0[6]),
        .I1(m_reg_reg_i_17__1_1[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[6]),
        .O(m_reg_reg_i_37__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_38
       (.I0(m_reg_reg_1[6]),
        .I1(DOADO[6]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[6]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_17));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_38__2
       (.I0(m_reg_reg_i_17__1_4[6]),
        .I1(m_reg_reg_i_17__1_5[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[6]),
        .O(m_reg_reg_i_38__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_39
       (.I0(m_reg_reg_4[5]),
        .I1(m_reg_reg_5[5]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[5]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_15));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_39__2
       (.I0(m_reg_reg_i_18__1_0[6]),
        .I1(m_reg_reg_i_18__1_1[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[6]),
        .O(m_reg_reg_i_39__2_n_0));
  MUXF8 m_reg_reg_i_3__1
       (.I0(m_reg_reg_i_21__1_n_0),
        .I1(m_reg_reg_i_22__1_n_0),
        .O(m_reg_reg_i_3__1_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_40
       (.I0(m_reg_reg_7[5]),
        .I1(m_reg_reg_8[5]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[5]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_16));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_40__2
       (.I0(m_reg_reg_i_18__1_4[6]),
        .I1(m_reg_reg_i_18__1_5[6]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[6]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[6]),
        .O(m_reg_reg_i_40__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_41
       (.I0(m_reg_reg_1[5]),
        .I1(DOADO[5]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[5]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_14));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_41__2
       (.I0(m_reg_reg_i_17__1_0[5]),
        .I1(m_reg_reg_i_17__1_1[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[5]),
        .O(m_reg_reg_i_41__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_42
       (.I0(m_reg_reg_4[4]),
        .I1(m_reg_reg_5[4]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[4]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_42__2
       (.I0(m_reg_reg_i_17__1_4[5]),
        .I1(m_reg_reg_i_17__1_5[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[5]),
        .O(m_reg_reg_i_42__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_43
       (.I0(m_reg_reg_7[4]),
        .I1(m_reg_reg_8[4]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[4]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_13));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_43__2
       (.I0(m_reg_reg_i_18__1_0[5]),
        .I1(m_reg_reg_i_18__1_1[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[5]),
        .O(m_reg_reg_i_43__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_44
       (.I0(m_reg_reg_1[4]),
        .I1(DOADO[4]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[4]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_11));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_44__2
       (.I0(m_reg_reg_i_18__1_4[5]),
        .I1(m_reg_reg_i_18__1_5[5]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[5]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[5]),
        .O(m_reg_reg_i_44__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_45
       (.I0(m_reg_reg_4[3]),
        .I1(m_reg_reg_5[3]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[3]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_45__2
       (.I0(m_reg_reg_i_17__1_0[4]),
        .I1(m_reg_reg_i_17__1_1[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[4]),
        .O(m_reg_reg_i_45__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_46
       (.I0(m_reg_reg_7[3]),
        .I1(m_reg_reg_8[3]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[3]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_10));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_46__2
       (.I0(m_reg_reg_i_17__1_4[4]),
        .I1(m_reg_reg_i_17__1_5[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[4]),
        .O(m_reg_reg_i_46__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_47
       (.I0(m_reg_reg_1[3]),
        .I1(DOADO[3]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[3]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_47__2
       (.I0(m_reg_reg_i_18__1_0[4]),
        .I1(m_reg_reg_i_18__1_1[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[4]),
        .O(m_reg_reg_i_47__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_48
       (.I0(m_reg_reg_4[2]),
        .I1(m_reg_reg_5[2]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[2]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_48__2
       (.I0(m_reg_reg_i_18__1_4[4]),
        .I1(m_reg_reg_i_18__1_5[4]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[4]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[4]),
        .O(m_reg_reg_i_48__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_49
       (.I0(m_reg_reg_7[2]),
        .I1(m_reg_reg_8[2]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[2]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_49__2
       (.I0(m_reg_reg_i_17__1_0[3]),
        .I1(m_reg_reg_i_17__1_1[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[3]),
        .O(m_reg_reg_i_49__2_n_0));
  MUXF8 m_reg_reg_i_4__1
       (.I0(m_reg_reg_i_23__1_n_0),
        .I1(m_reg_reg_i_24__1_n_0),
        .O(m_reg_reg_i_4__1_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_50
       (.I0(m_reg_reg_1[2]),
        .I1(DOADO[2]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[2]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_50__2
       (.I0(m_reg_reg_i_17__1_4[3]),
        .I1(m_reg_reg_i_17__1_5[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[3]),
        .O(m_reg_reg_i_50__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_51
       (.I0(m_reg_reg_4[1]),
        .I1(m_reg_reg_5[1]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[1]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_51__2
       (.I0(m_reg_reg_i_18__1_0[3]),
        .I1(m_reg_reg_i_18__1_1[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[3]),
        .O(m_reg_reg_i_51__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_52
       (.I0(m_reg_reg_7[1]),
        .I1(m_reg_reg_8[1]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[1]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_52__2
       (.I0(m_reg_reg_i_18__1_4[3]),
        .I1(m_reg_reg_i_18__1_5[3]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[3]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[3]),
        .O(m_reg_reg_i_52__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_53
       (.I0(m_reg_reg_1[1]),
        .I1(DOADO[1]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[1]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_53__2
       (.I0(m_reg_reg_i_17__1_0[2]),
        .I1(m_reg_reg_i_17__1_1[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[2]),
        .O(m_reg_reg_i_53__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_54
       (.I0(m_reg_reg_4[0]),
        .I1(m_reg_reg_5[0]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6[0]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_54__2
       (.I0(m_reg_reg_i_17__1_4[2]),
        .I1(m_reg_reg_i_17__1_5[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[2]),
        .O(m_reg_reg_i_54__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_55
       (.I0(m_reg_reg_7[0]),
        .I1(m_reg_reg_8[0]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9[0]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_55__2
       (.I0(m_reg_reg_i_18__1_0[2]),
        .I1(m_reg_reg_i_18__1_1[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[2]),
        .O(m_reg_reg_i_55__2_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_56
       (.I0(m_reg_reg_1[0]),
        .I1(DOADO[0]),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3[0]),
        .I4(m_reg_reg_2[1]),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_56__2
       (.I0(m_reg_reg_i_18__1_4[2]),
        .I1(m_reg_reg_i_18__1_5[2]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[2]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[2]),
        .O(m_reg_reg_i_56__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_57__1
       (.I0(m_reg_reg_i_17__1_0[1]),
        .I1(m_reg_reg_i_17__1_1[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[1]),
        .O(m_reg_reg_i_57__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_58__1
       (.I0(m_reg_reg_i_17__1_4[1]),
        .I1(m_reg_reg_i_17__1_5[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[1]),
        .O(m_reg_reg_i_58__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_59__1
       (.I0(m_reg_reg_i_18__1_0[1]),
        .I1(m_reg_reg_i_18__1_1[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[1]),
        .O(m_reg_reg_i_59__1_n_0));
  MUXF8 m_reg_reg_i_5__1
       (.I0(m_reg_reg_i_25__1_n_0),
        .I1(m_reg_reg_i_26__1_n_0),
        .O(m_reg_reg_i_5__1_n_0),
        .S(m_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_60__1
       (.I0(m_reg_reg_i_18__1_4[1]),
        .I1(m_reg_reg_i_18__1_5[1]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[1]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[1]),
        .O(m_reg_reg_i_60__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_61__1
       (.I0(m_reg_reg_i_17__1_0[0]),
        .I1(m_reg_reg_i_17__1_1[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_2[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_3[0]),
        .O(m_reg_reg_i_61__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_62__1
       (.I0(m_reg_reg_i_17__1_4[0]),
        .I1(m_reg_reg_i_17__1_5[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_17__1_6[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_17__1_7[0]),
        .O(m_reg_reg_i_62__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_63__1
       (.I0(m_reg_reg_i_18__1_0[0]),
        .I1(m_reg_reg_i_18__1_1[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_2[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_3[0]),
        .O(m_reg_reg_i_63__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_64__1
       (.I0(m_reg_reg_i_18__1_4[0]),
        .I1(m_reg_reg_i_18__1_5[0]),
        .I2(m_reg_reg_10[1]),
        .I3(m_reg_reg_i_18__1_6[0]),
        .I4(m_reg_reg_10[0]),
        .I5(m_reg_reg_i_18__1_7[0]),
        .O(m_reg_reg_i_64__1_n_0));
  MUXF8 m_reg_reg_i_6__1
       (.I0(m_reg_reg_i_27__1_n_0),
        .I1(m_reg_reg_i_28__1_n_0),
        .O(m_reg_reg_i_6__1_n_0),
        .S(m_reg_reg_10[3]));
  MUXF8 m_reg_reg_i_7__1
       (.I0(m_reg_reg_i_29__1_n_0),
        .I1(m_reg_reg_i_30__1_n_0),
        .O(m_reg_reg_i_7__1_n_0),
        .S(m_reg_reg_10[3]));
  MUXF8 m_reg_reg_i_8__1
       (.I0(m_reg_reg_i_31__1_n_0),
        .I1(m_reg_reg_i_32__1_n_0),
        .O(m_reg_reg_i_8__1_n_0),
        .S(m_reg_reg_10[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_9__1
       (.I0(ram_reg_20),
        .I1(ram_reg_21),
        .I2(m_reg_reg_0[0]),
        .I3(ram_reg_22),
        .I4(m_reg_reg_0[1]),
        .O(m_reg_reg_i_9__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({S,p_carry_i_2__1_n_0,p_carry_i_3__1_n_0,p_carry_i_4__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101}),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__1_n_0,p_carry__0_i_2__1_n_0,p_carry__0_i_3__1_n_0,p_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__1
       (.I0(m_reg_reg_n_98),
        .I1(\p_reg_reg[7]_0 [3]),
        .O(p_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__1
       (.I0(m_reg_reg_n_99),
        .I1(\p_reg_reg[7]_0 [2]),
        .O(p_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__1
       (.I0(m_reg_reg_n_100),
        .I1(\p_reg_reg[7]_0 [1]),
        .O(p_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__1
       (.I0(m_reg_reg_n_101),
        .I1(\p_reg_reg[7]_0 [0]),
        .O(p_carry__0_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({p_carry__1_n_0,p_carry__1_n_1,p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97}),
        .O({p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({p_carry__1_i_1__1_n_0,p_carry__1_i_2__1_n_0,p_carry__1_i_3__1_n_0,p_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1__1
       (.I0(m_reg_reg_n_94),
        .I1(\p_reg_reg[11]_0 [3]),
        .O(p_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2__1
       (.I0(m_reg_reg_n_95),
        .I1(\p_reg_reg[11]_0 [2]),
        .O(p_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__1
       (.I0(m_reg_reg_n_96),
        .I1(\p_reg_reg[11]_0 [1]),
        .O(p_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4__1
       (.I0(m_reg_reg_n_97),
        .I1(\p_reg_reg[11]_0 [0]),
        .O(p_carry__1_i_4__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__2
       (.CI(p_carry__1_n_0),
        .CO({NLW_p_carry__2_CO_UNCONNECTED[3],p_carry__2_n_1,p_carry__2_n_2,p_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93}),
        .O({p_carry__2_n_4,p_carry__2_n_5,p_carry__2_n_6,p_carry__2_n_7}),
        .S({p_carry__2_i_1__1_n_0,p_carry__2_i_2__1_n_0,p_carry__2_i_3__1_n_0,p_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1__1
       (.I0(m_reg_reg_n_90),
        .I1(\p_reg_reg[15]_1 [3]),
        .O(p_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2__1
       (.I0(m_reg_reg_n_91),
        .I1(\p_reg_reg[15]_1 [2]),
        .O(p_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3__1
       (.I0(m_reg_reg_n_92),
        .I1(\p_reg_reg[15]_1 [1]),
        .O(p_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4__1
       (.I0(m_reg_reg_n_93),
        .I1(\p_reg_reg[15]_1 [0]),
        .O(p_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__1
       (.I0(m_reg_reg_n_103),
        .I1(O[2]),
        .O(p_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__1
       (.I0(m_reg_reg_n_104),
        .I1(O[1]),
        .O(p_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4__1
       (.I0(m_reg_reg_n_105),
        .I1(O[0]),
        .O(p_carry_i_4__1_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_4),
        .Q(\p_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_7),
        .Q(\p_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_6),
        .Q(\p_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_5),
        .Q(\p_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_4),
        .Q(\p_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__30_carry__1_i_1__1
       (.I0(Q[1]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__30_carry__1_i_2__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__30_carry__1_i_3__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 [1]));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__30_carry__1_i_4__1
       (.I0(Q[0]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I3(Q[2]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I5(Q[1]),
        .O(\tmp_11_reg_5017_pp0_iter14_reg_reg[6]__0 [0]));
  LUT4 #(
    .INIT(16'h0777)) 
    tmp_product__59_carry__1_i_1__1
       (.I0(Q[4]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[3]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(\tmp_reg_5102_reg[7] ));
  LUT4 #(
    .INIT(16'hE53F)) 
    tmp_product__59_carry__1_i_2__1
       (.I0(Q[3]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(\tmp_reg_5102_reg[6] ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_42
   (P,
    \tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_5_reg_5117_reg[6] ,
    \tmp_5_reg_5117_reg[7] ,
    \p_reg_reg[15]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_31_reg_5042_pp0_iter14_reg,
    O,
    \p_reg_reg[7]_0 ,
    \p_reg_reg[11]_0 ,
    \p_reg_reg[15]_1 ,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_11,
    m_reg_reg_12,
    m_reg_reg_13,
    m_reg_reg_14,
    m_reg_reg_15,
    m_reg_reg_16,
    m_reg_reg_17,
    m_reg_reg_18,
    m_reg_reg_19,
    m_reg_reg_20,
    m_reg_reg_21,
    m_reg_reg_22,
    m_reg_reg_23,
    m_reg_reg_24,
    m_reg_reg_25,
    m_reg_reg_i_17__0_0,
    m_reg_reg_i_17__0_1,
    m_reg_reg_i_17__0_2,
    m_reg_reg_i_17__0_3,
    m_reg_reg_i_17__0_4,
    m_reg_reg_i_17__0_5,
    m_reg_reg_i_17__0_6,
    m_reg_reg_i_17__0_7,
    m_reg_reg_i_18__0_0,
    m_reg_reg_i_18__0_1,
    m_reg_reg_i_18__0_2,
    m_reg_reg_i_18__0_3,
    m_reg_reg_i_18__0_4,
    m_reg_reg_i_18__0_5,
    m_reg_reg_i_18__0_6,
    m_reg_reg_i_18__0_7);
  output [0:0]P;
  output [1:0]\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_5_reg_5117_reg[6] ;
  output [0:0]\tmp_5_reg_5117_reg[7] ;
  output [15:0]\p_reg_reg[15]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_31_reg_5042_pp0_iter14_reg;
  input [2:0]O;
  input [3:0]\p_reg_reg[7]_0 ;
  input [3:0]\p_reg_reg[11]_0 ;
  input [3:0]\p_reg_reg[15]_1 ;
  input m_reg_reg_0;
  input m_reg_reg_1;
  input [1:0]m_reg_reg_2;
  input m_reg_reg_3;
  input m_reg_reg_4;
  input m_reg_reg_5;
  input m_reg_reg_6;
  input m_reg_reg_7;
  input m_reg_reg_8;
  input m_reg_reg_9;
  input m_reg_reg_10;
  input m_reg_reg_11;
  input m_reg_reg_12;
  input m_reg_reg_13;
  input m_reg_reg_14;
  input m_reg_reg_15;
  input m_reg_reg_16;
  input m_reg_reg_17;
  input m_reg_reg_18;
  input m_reg_reg_19;
  input m_reg_reg_20;
  input m_reg_reg_21;
  input m_reg_reg_22;
  input m_reg_reg_23;
  input m_reg_reg_24;
  input [3:0]m_reg_reg_25;
  input [7:0]m_reg_reg_i_17__0_0;
  input [7:0]m_reg_reg_i_17__0_1;
  input [7:0]m_reg_reg_i_17__0_2;
  input [7:0]m_reg_reg_i_17__0_3;
  input [7:0]m_reg_reg_i_17__0_4;
  input [7:0]m_reg_reg_i_17__0_5;
  input [7:0]m_reg_reg_i_17__0_6;
  input [7:0]m_reg_reg_i_17__0_7;
  input [7:0]m_reg_reg_i_18__0_0;
  input [7:0]m_reg_reg_i_18__0_1;
  input [7:0]m_reg_reg_i_18__0_2;
  input [7:0]m_reg_reg_i_18__0_3;
  input [7:0]m_reg_reg_i_18__0_4;
  input [7:0]m_reg_reg_i_18__0_5;
  input [7:0]m_reg_reg_i_18__0_6;
  input [7:0]m_reg_reg_i_18__0_7;

  wire [1:0]DI;
  wire [2:0]O;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire m_reg_reg_10;
  wire m_reg_reg_11;
  wire m_reg_reg_12;
  wire m_reg_reg_13;
  wire m_reg_reg_14;
  wire m_reg_reg_15;
  wire m_reg_reg_16;
  wire m_reg_reg_17;
  wire m_reg_reg_18;
  wire m_reg_reg_19;
  wire [1:0]m_reg_reg_2;
  wire m_reg_reg_20;
  wire m_reg_reg_21;
  wire m_reg_reg_22;
  wire m_reg_reg_23;
  wire m_reg_reg_24;
  wire [3:0]m_reg_reg_25;
  wire m_reg_reg_3;
  wire m_reg_reg_4;
  wire m_reg_reg_5;
  wire m_reg_reg_6;
  wire m_reg_reg_7;
  wire m_reg_reg_8;
  wire m_reg_reg_9;
  wire m_reg_reg_i_10_n_0;
  wire m_reg_reg_i_11_n_0;
  wire m_reg_reg_i_12_n_0;
  wire m_reg_reg_i_13_n_0;
  wire m_reg_reg_i_14_n_0;
  wire m_reg_reg_i_15_n_0;
  wire m_reg_reg_i_16_n_0;
  wire [7:0]m_reg_reg_i_17__0_0;
  wire [7:0]m_reg_reg_i_17__0_1;
  wire [7:0]m_reg_reg_i_17__0_2;
  wire [7:0]m_reg_reg_i_17__0_3;
  wire [7:0]m_reg_reg_i_17__0_4;
  wire [7:0]m_reg_reg_i_17__0_5;
  wire [7:0]m_reg_reg_i_17__0_6;
  wire [7:0]m_reg_reg_i_17__0_7;
  wire m_reg_reg_i_17__0_n_0;
  wire [7:0]m_reg_reg_i_18__0_0;
  wire [7:0]m_reg_reg_i_18__0_1;
  wire [7:0]m_reg_reg_i_18__0_2;
  wire [7:0]m_reg_reg_i_18__0_3;
  wire [7:0]m_reg_reg_i_18__0_4;
  wire [7:0]m_reg_reg_i_18__0_5;
  wire [7:0]m_reg_reg_i_18__0_6;
  wire [7:0]m_reg_reg_i_18__0_7;
  wire m_reg_reg_i_18__0_n_0;
  wire m_reg_reg_i_19__0_n_0;
  wire m_reg_reg_i_1__0_n_0;
  wire m_reg_reg_i_20__0_n_0;
  wire m_reg_reg_i_21__0_n_0;
  wire m_reg_reg_i_22__0_n_0;
  wire m_reg_reg_i_23__0_n_0;
  wire m_reg_reg_i_24__0_n_0;
  wire m_reg_reg_i_25__0_n_0;
  wire m_reg_reg_i_26__0_n_0;
  wire m_reg_reg_i_27__0_n_0;
  wire m_reg_reg_i_28__0_n_0;
  wire m_reg_reg_i_29__0_n_0;
  wire m_reg_reg_i_2__0_n_0;
  wire m_reg_reg_i_30__0_n_0;
  wire m_reg_reg_i_31__0_n_0;
  wire m_reg_reg_i_32__0_n_0;
  wire m_reg_reg_i_33__1_n_0;
  wire m_reg_reg_i_34__1_n_0;
  wire m_reg_reg_i_35__1_n_0;
  wire m_reg_reg_i_36__1_n_0;
  wire m_reg_reg_i_37__1_n_0;
  wire m_reg_reg_i_38__1_n_0;
  wire m_reg_reg_i_39__1_n_0;
  wire m_reg_reg_i_3__0_n_0;
  wire m_reg_reg_i_40__1_n_0;
  wire m_reg_reg_i_41__1_n_0;
  wire m_reg_reg_i_42__1_n_0;
  wire m_reg_reg_i_43__1_n_0;
  wire m_reg_reg_i_44__1_n_0;
  wire m_reg_reg_i_45__1_n_0;
  wire m_reg_reg_i_46__1_n_0;
  wire m_reg_reg_i_47__1_n_0;
  wire m_reg_reg_i_48__1_n_0;
  wire m_reg_reg_i_49__1_n_0;
  wire m_reg_reg_i_4__0_n_0;
  wire m_reg_reg_i_50__1_n_0;
  wire m_reg_reg_i_51__1_n_0;
  wire m_reg_reg_i_52__1_n_0;
  wire m_reg_reg_i_53__1_n_0;
  wire m_reg_reg_i_54__1_n_0;
  wire m_reg_reg_i_55__1_n_0;
  wire m_reg_reg_i_56__1_n_0;
  wire m_reg_reg_i_57__0_n_0;
  wire m_reg_reg_i_58__0_n_0;
  wire m_reg_reg_i_59__0_n_0;
  wire m_reg_reg_i_5__0_n_0;
  wire m_reg_reg_i_60__0_n_0;
  wire m_reg_reg_i_61__0_n_0;
  wire m_reg_reg_i_62__0_n_0;
  wire m_reg_reg_i_63__0_n_0;
  wire m_reg_reg_i_64__0_n_0;
  wire m_reg_reg_i_6__0_n_0;
  wire m_reg_reg_i_7__0_n_0;
  wire m_reg_reg_i_8__0_n_0;
  wire m_reg_reg_i_9_n_0;
  wire m_reg_reg_n_100;
  wire m_reg_reg_n_101;
  wire m_reg_reg_n_103;
  wire m_reg_reg_n_104;
  wire m_reg_reg_n_105;
  wire m_reg_reg_n_90;
  wire m_reg_reg_n_91;
  wire m_reg_reg_n_92;
  wire m_reg_reg_n_93;
  wire m_reg_reg_n_94;
  wire m_reg_reg_n_95;
  wire m_reg_reg_n_96;
  wire m_reg_reg_n_97;
  wire m_reg_reg_n_98;
  wire m_reg_reg_n_99;
  wire p_carry__0_i_1__0_n_0;
  wire p_carry__0_i_2__0_n_0;
  wire p_carry__0_i_3__0_n_0;
  wire p_carry__0_i_4__0_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_1__0_n_0;
  wire p_carry__1_i_2__0_n_0;
  wire p_carry__1_i_3__0_n_0;
  wire p_carry__1_i_4__0_n_0;
  wire p_carry__1_n_0;
  wire p_carry__1_n_1;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_4;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry__2_i_1__0_n_0;
  wire p_carry__2_i_2__0_n_0;
  wire p_carry__2_i_3__0_n_0;
  wire p_carry__2_i_4__0_n_0;
  wire p_carry__2_n_1;
  wire p_carry__2_n_2;
  wire p_carry__2_n_3;
  wire p_carry__2_n_4;
  wire p_carry__2_n_5;
  wire p_carry__2_n_6;
  wire p_carry__2_n_7;
  wire p_carry_i_2__0_n_0;
  wire p_carry_i_3__0_n_0;
  wire p_carry_i_4__0_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[11]_0 ;
  wire [15:0]\p_reg_reg[15]_0 ;
  wire [3:0]\p_reg_reg[15]_1 ;
  wire [3:0]\p_reg_reg[7]_0 ;
  wire [2:0]tmp_31_reg_5042_pp0_iter14_reg;
  wire [1:0]\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_5_reg_5117_reg[6] ;
  wire [0:0]\tmp_5_reg_5117_reg[7] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_carry__2_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_9_n_0,m_reg_reg_i_10_n_0,m_reg_reg_i_11_n_0,m_reg_reg_i_12_n_0,m_reg_reg_i_13_n_0,m_reg_reg_i_14_n_0,m_reg_reg_i_15_n_0,m_reg_reg_i_16_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_1__0_n_0,m_reg_reg_i_2__0_n_0,m_reg_reg_i_3__0_n_0,m_reg_reg_i_4__0_n_0,m_reg_reg_i_5__0_n_0,m_reg_reg_i_6__0_n_0,m_reg_reg_i_7__0_n_0,m_reg_reg_i_8__0_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_m_reg_reg_P_UNCONNECTED[47:16],m_reg_reg_n_90,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93,m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97,m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101,P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_10
       (.I0(m_reg_reg_19),
        .I1(m_reg_reg_20),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_21),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_11
       (.I0(m_reg_reg_16),
        .I1(m_reg_reg_17),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_18),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_11_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_12
       (.I0(m_reg_reg_13),
        .I1(m_reg_reg_14),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_15),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_13
       (.I0(m_reg_reg_10),
        .I1(m_reg_reg_11),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_12),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_14
       (.I0(m_reg_reg_7),
        .I1(m_reg_reg_8),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_15
       (.I0(m_reg_reg_4),
        .I1(m_reg_reg_5),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_15_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_16
       (.I0(m_reg_reg_0),
        .I1(m_reg_reg_1),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_16_n_0));
  MUXF7 m_reg_reg_i_17__0
       (.I0(m_reg_reg_i_33__1_n_0),
        .I1(m_reg_reg_i_34__1_n_0),
        .O(m_reg_reg_i_17__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_18__0
       (.I0(m_reg_reg_i_35__1_n_0),
        .I1(m_reg_reg_i_36__1_n_0),
        .O(m_reg_reg_i_18__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_19__0
       (.I0(m_reg_reg_i_37__1_n_0),
        .I1(m_reg_reg_i_38__1_n_0),
        .O(m_reg_reg_i_19__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF8 m_reg_reg_i_1__0
       (.I0(m_reg_reg_i_17__0_n_0),
        .I1(m_reg_reg_i_18__0_n_0),
        .O(m_reg_reg_i_1__0_n_0),
        .S(m_reg_reg_25[3]));
  MUXF7 m_reg_reg_i_20__0
       (.I0(m_reg_reg_i_39__1_n_0),
        .I1(m_reg_reg_i_40__1_n_0),
        .O(m_reg_reg_i_20__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_21__0
       (.I0(m_reg_reg_i_41__1_n_0),
        .I1(m_reg_reg_i_42__1_n_0),
        .O(m_reg_reg_i_21__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_22__0
       (.I0(m_reg_reg_i_43__1_n_0),
        .I1(m_reg_reg_i_44__1_n_0),
        .O(m_reg_reg_i_22__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_23__0
       (.I0(m_reg_reg_i_45__1_n_0),
        .I1(m_reg_reg_i_46__1_n_0),
        .O(m_reg_reg_i_23__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_24__0
       (.I0(m_reg_reg_i_47__1_n_0),
        .I1(m_reg_reg_i_48__1_n_0),
        .O(m_reg_reg_i_24__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_25__0
       (.I0(m_reg_reg_i_49__1_n_0),
        .I1(m_reg_reg_i_50__1_n_0),
        .O(m_reg_reg_i_25__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_26__0
       (.I0(m_reg_reg_i_51__1_n_0),
        .I1(m_reg_reg_i_52__1_n_0),
        .O(m_reg_reg_i_26__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_27__0
       (.I0(m_reg_reg_i_53__1_n_0),
        .I1(m_reg_reg_i_54__1_n_0),
        .O(m_reg_reg_i_27__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_28__0
       (.I0(m_reg_reg_i_55__1_n_0),
        .I1(m_reg_reg_i_56__1_n_0),
        .O(m_reg_reg_i_28__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_29__0
       (.I0(m_reg_reg_i_57__0_n_0),
        .I1(m_reg_reg_i_58__0_n_0),
        .O(m_reg_reg_i_29__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF8 m_reg_reg_i_2__0
       (.I0(m_reg_reg_i_19__0_n_0),
        .I1(m_reg_reg_i_20__0_n_0),
        .O(m_reg_reg_i_2__0_n_0),
        .S(m_reg_reg_25[3]));
  MUXF7 m_reg_reg_i_30__0
       (.I0(m_reg_reg_i_59__0_n_0),
        .I1(m_reg_reg_i_60__0_n_0),
        .O(m_reg_reg_i_30__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_31__0
       (.I0(m_reg_reg_i_61__0_n_0),
        .I1(m_reg_reg_i_62__0_n_0),
        .O(m_reg_reg_i_31__0_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_32__0
       (.I0(m_reg_reg_i_63__0_n_0),
        .I1(m_reg_reg_i_64__0_n_0),
        .O(m_reg_reg_i_32__0_n_0),
        .S(m_reg_reg_25[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_33__1
       (.I0(m_reg_reg_i_17__0_0[7]),
        .I1(m_reg_reg_i_17__0_1[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[7]),
        .O(m_reg_reg_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_34__1
       (.I0(m_reg_reg_i_17__0_4[7]),
        .I1(m_reg_reg_i_17__0_5[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[7]),
        .O(m_reg_reg_i_34__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_35__1
       (.I0(m_reg_reg_i_18__0_0[7]),
        .I1(m_reg_reg_i_18__0_1[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[7]),
        .O(m_reg_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_36__1
       (.I0(m_reg_reg_i_18__0_4[7]),
        .I1(m_reg_reg_i_18__0_5[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[7]),
        .O(m_reg_reg_i_36__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_37__1
       (.I0(m_reg_reg_i_17__0_0[6]),
        .I1(m_reg_reg_i_17__0_1[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[6]),
        .O(m_reg_reg_i_37__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_38__1
       (.I0(m_reg_reg_i_17__0_4[6]),
        .I1(m_reg_reg_i_17__0_5[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[6]),
        .O(m_reg_reg_i_38__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_39__1
       (.I0(m_reg_reg_i_18__0_0[6]),
        .I1(m_reg_reg_i_18__0_1[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[6]),
        .O(m_reg_reg_i_39__1_n_0));
  MUXF8 m_reg_reg_i_3__0
       (.I0(m_reg_reg_i_21__0_n_0),
        .I1(m_reg_reg_i_22__0_n_0),
        .O(m_reg_reg_i_3__0_n_0),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_40__1
       (.I0(m_reg_reg_i_18__0_4[6]),
        .I1(m_reg_reg_i_18__0_5[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[6]),
        .O(m_reg_reg_i_40__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_41__1
       (.I0(m_reg_reg_i_17__0_0[5]),
        .I1(m_reg_reg_i_17__0_1[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[5]),
        .O(m_reg_reg_i_41__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_42__1
       (.I0(m_reg_reg_i_17__0_4[5]),
        .I1(m_reg_reg_i_17__0_5[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[5]),
        .O(m_reg_reg_i_42__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_43__1
       (.I0(m_reg_reg_i_18__0_0[5]),
        .I1(m_reg_reg_i_18__0_1[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[5]),
        .O(m_reg_reg_i_43__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_44__1
       (.I0(m_reg_reg_i_18__0_4[5]),
        .I1(m_reg_reg_i_18__0_5[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[5]),
        .O(m_reg_reg_i_44__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_45__1
       (.I0(m_reg_reg_i_17__0_0[4]),
        .I1(m_reg_reg_i_17__0_1[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[4]),
        .O(m_reg_reg_i_45__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_46__1
       (.I0(m_reg_reg_i_17__0_4[4]),
        .I1(m_reg_reg_i_17__0_5[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[4]),
        .O(m_reg_reg_i_46__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_47__1
       (.I0(m_reg_reg_i_18__0_0[4]),
        .I1(m_reg_reg_i_18__0_1[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[4]),
        .O(m_reg_reg_i_47__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_48__1
       (.I0(m_reg_reg_i_18__0_4[4]),
        .I1(m_reg_reg_i_18__0_5[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[4]),
        .O(m_reg_reg_i_48__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_49__1
       (.I0(m_reg_reg_i_17__0_0[3]),
        .I1(m_reg_reg_i_17__0_1[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[3]),
        .O(m_reg_reg_i_49__1_n_0));
  MUXF8 m_reg_reg_i_4__0
       (.I0(m_reg_reg_i_23__0_n_0),
        .I1(m_reg_reg_i_24__0_n_0),
        .O(m_reg_reg_i_4__0_n_0),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_50__1
       (.I0(m_reg_reg_i_17__0_4[3]),
        .I1(m_reg_reg_i_17__0_5[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[3]),
        .O(m_reg_reg_i_50__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_51__1
       (.I0(m_reg_reg_i_18__0_0[3]),
        .I1(m_reg_reg_i_18__0_1[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[3]),
        .O(m_reg_reg_i_51__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_52__1
       (.I0(m_reg_reg_i_18__0_4[3]),
        .I1(m_reg_reg_i_18__0_5[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[3]),
        .O(m_reg_reg_i_52__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_53__1
       (.I0(m_reg_reg_i_17__0_0[2]),
        .I1(m_reg_reg_i_17__0_1[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[2]),
        .O(m_reg_reg_i_53__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_54__1
       (.I0(m_reg_reg_i_17__0_4[2]),
        .I1(m_reg_reg_i_17__0_5[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[2]),
        .O(m_reg_reg_i_54__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_55__1
       (.I0(m_reg_reg_i_18__0_0[2]),
        .I1(m_reg_reg_i_18__0_1[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[2]),
        .O(m_reg_reg_i_55__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_56__1
       (.I0(m_reg_reg_i_18__0_4[2]),
        .I1(m_reg_reg_i_18__0_5[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[2]),
        .O(m_reg_reg_i_56__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_57__0
       (.I0(m_reg_reg_i_17__0_0[1]),
        .I1(m_reg_reg_i_17__0_1[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[1]),
        .O(m_reg_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_58__0
       (.I0(m_reg_reg_i_17__0_4[1]),
        .I1(m_reg_reg_i_17__0_5[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[1]),
        .O(m_reg_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_59__0
       (.I0(m_reg_reg_i_18__0_0[1]),
        .I1(m_reg_reg_i_18__0_1[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[1]),
        .O(m_reg_reg_i_59__0_n_0));
  MUXF8 m_reg_reg_i_5__0
       (.I0(m_reg_reg_i_25__0_n_0),
        .I1(m_reg_reg_i_26__0_n_0),
        .O(m_reg_reg_i_5__0_n_0),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_60__0
       (.I0(m_reg_reg_i_18__0_4[1]),
        .I1(m_reg_reg_i_18__0_5[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[1]),
        .O(m_reg_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_61__0
       (.I0(m_reg_reg_i_17__0_0[0]),
        .I1(m_reg_reg_i_17__0_1[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_2[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_3[0]),
        .O(m_reg_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_62__0
       (.I0(m_reg_reg_i_17__0_4[0]),
        .I1(m_reg_reg_i_17__0_5[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17__0_6[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17__0_7[0]),
        .O(m_reg_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_63__0
       (.I0(m_reg_reg_i_18__0_0[0]),
        .I1(m_reg_reg_i_18__0_1[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_2[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_3[0]),
        .O(m_reg_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_64__0
       (.I0(m_reg_reg_i_18__0_4[0]),
        .I1(m_reg_reg_i_18__0_5[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18__0_6[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18__0_7[0]),
        .O(m_reg_reg_i_64__0_n_0));
  MUXF8 m_reg_reg_i_6__0
       (.I0(m_reg_reg_i_27__0_n_0),
        .I1(m_reg_reg_i_28__0_n_0),
        .O(m_reg_reg_i_6__0_n_0),
        .S(m_reg_reg_25[3]));
  MUXF8 m_reg_reg_i_7__0
       (.I0(m_reg_reg_i_29__0_n_0),
        .I1(m_reg_reg_i_30__0_n_0),
        .O(m_reg_reg_i_7__0_n_0),
        .S(m_reg_reg_25[3]));
  MUXF8 m_reg_reg_i_8__0
       (.I0(m_reg_reg_i_31__0_n_0),
        .I1(m_reg_reg_i_32__0_n_0),
        .O(m_reg_reg_i_8__0_n_0),
        .S(m_reg_reg_25[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_9
       (.I0(m_reg_reg_22),
        .I1(m_reg_reg_23),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_24),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({S,p_carry_i_2__0_n_0,p_carry_i_3__0_n_0,p_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101}),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__0_n_0,p_carry__0_i_2__0_n_0,p_carry__0_i_3__0_n_0,p_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__0
       (.I0(m_reg_reg_n_98),
        .I1(\p_reg_reg[7]_0 [3]),
        .O(p_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__0
       (.I0(m_reg_reg_n_99),
        .I1(\p_reg_reg[7]_0 [2]),
        .O(p_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__0
       (.I0(m_reg_reg_n_100),
        .I1(\p_reg_reg[7]_0 [1]),
        .O(p_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__0
       (.I0(m_reg_reg_n_101),
        .I1(\p_reg_reg[7]_0 [0]),
        .O(p_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({p_carry__1_n_0,p_carry__1_n_1,p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97}),
        .O({p_carry__1_n_4,p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({p_carry__1_i_1__0_n_0,p_carry__1_i_2__0_n_0,p_carry__1_i_3__0_n_0,p_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1__0
       (.I0(m_reg_reg_n_94),
        .I1(\p_reg_reg[11]_0 [3]),
        .O(p_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2__0
       (.I0(m_reg_reg_n_95),
        .I1(\p_reg_reg[11]_0 [2]),
        .O(p_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__0
       (.I0(m_reg_reg_n_96),
        .I1(\p_reg_reg[11]_0 [1]),
        .O(p_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4__0
       (.I0(m_reg_reg_n_97),
        .I1(\p_reg_reg[11]_0 [0]),
        .O(p_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__2
       (.CI(p_carry__1_n_0),
        .CO({NLW_p_carry__2_CO_UNCONNECTED[3],p_carry__2_n_1,p_carry__2_n_2,p_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93}),
        .O({p_carry__2_n_4,p_carry__2_n_5,p_carry__2_n_6,p_carry__2_n_7}),
        .S({p_carry__2_i_1__0_n_0,p_carry__2_i_2__0_n_0,p_carry__2_i_3__0_n_0,p_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1__0
       (.I0(m_reg_reg_n_90),
        .I1(\p_reg_reg[15]_1 [3]),
        .O(p_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2__0
       (.I0(m_reg_reg_n_91),
        .I1(\p_reg_reg[15]_1 [2]),
        .O(p_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3__0
       (.I0(m_reg_reg_n_92),
        .I1(\p_reg_reg[15]_1 [1]),
        .O(p_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4__0
       (.I0(m_reg_reg_n_93),
        .I1(\p_reg_reg[15]_1 [0]),
        .O(p_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__0
       (.I0(m_reg_reg_n_103),
        .I1(O[2]),
        .O(p_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__0
       (.I0(m_reg_reg_n_104),
        .I1(O[1]),
        .O(p_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4__0
       (.I0(m_reg_reg_n_105),
        .I1(O[0]),
        .O(p_carry_i_4__0_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_4),
        .Q(\p_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_7),
        .Q(\p_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_6),
        .Q(\p_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_5),
        .Q(\p_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__2_n_4),
        .Q(\p_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__30_carry__1_i_1__0
       (.I0(Q[1]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__30_carry__1_i_2__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__30_carry__1_i_3__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 [1]));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__30_carry__1_i_4__0
       (.I0(Q[0]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I3(Q[2]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I5(Q[1]),
        .O(\tmp_31_reg_5042_pp0_iter14_reg_reg[6]__0 [0]));
  LUT4 #(
    .INIT(16'h0777)) 
    tmp_product__59_carry__1_i_1__0
       (.I0(Q[4]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[3]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(\tmp_5_reg_5117_reg[7] ));
  LUT4 #(
    .INIT(16'hE53F)) 
    tmp_product__59_carry__1_i_2__0
       (.I0(Q[3]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(\tmp_5_reg_5117_reg[6] ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_43
   (P,
    \tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ,
    DI,
    \tmp_6_reg_5122_reg[6] ,
    \tmp_6_reg_5122_reg[7] ,
    \p_reg_reg[15]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    S,
    Q,
    tmp_35_reg_5047_pp0_iter14_reg,
    C,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    m_reg_reg_3,
    m_reg_reg_4,
    m_reg_reg_5,
    m_reg_reg_6,
    m_reg_reg_7,
    m_reg_reg_8,
    m_reg_reg_9,
    m_reg_reg_10,
    m_reg_reg_11,
    m_reg_reg_12,
    m_reg_reg_13,
    m_reg_reg_14,
    m_reg_reg_15,
    m_reg_reg_16,
    m_reg_reg_17,
    m_reg_reg_18,
    m_reg_reg_19,
    m_reg_reg_20,
    m_reg_reg_21,
    m_reg_reg_22,
    m_reg_reg_23,
    m_reg_reg_24,
    m_reg_reg_25,
    m_reg_reg_i_17_0,
    m_reg_reg_i_17_1,
    m_reg_reg_i_17_2,
    m_reg_reg_i_17_3,
    m_reg_reg_i_17_4,
    m_reg_reg_i_17_5,
    m_reg_reg_i_17_6,
    m_reg_reg_i_17_7,
    m_reg_reg_i_18_0,
    m_reg_reg_i_18_1,
    m_reg_reg_i_18_2,
    m_reg_reg_i_18_3,
    m_reg_reg_i_18_4,
    m_reg_reg_i_18_5,
    m_reg_reg_i_18_6,
    m_reg_reg_i_18_7);
  output [0:0]P;
  output [1:0]\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ;
  output [1:0]DI;
  output [0:0]\tmp_6_reg_5122_reg[6] ;
  output [0:0]\tmp_6_reg_5122_reg[7] ;
  output [15:0]\p_reg_reg[15]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]S;
  input [4:0]Q;
  input [2:0]tmp_35_reg_5047_pp0_iter14_reg;
  input [14:0]C;
  input m_reg_reg_0;
  input m_reg_reg_1;
  input [1:0]m_reg_reg_2;
  input m_reg_reg_3;
  input m_reg_reg_4;
  input m_reg_reg_5;
  input m_reg_reg_6;
  input m_reg_reg_7;
  input m_reg_reg_8;
  input m_reg_reg_9;
  input m_reg_reg_10;
  input m_reg_reg_11;
  input m_reg_reg_12;
  input m_reg_reg_13;
  input m_reg_reg_14;
  input m_reg_reg_15;
  input m_reg_reg_16;
  input m_reg_reg_17;
  input m_reg_reg_18;
  input m_reg_reg_19;
  input m_reg_reg_20;
  input m_reg_reg_21;
  input m_reg_reg_22;
  input m_reg_reg_23;
  input m_reg_reg_24;
  input [3:0]m_reg_reg_25;
  input [7:0]m_reg_reg_i_17_0;
  input [7:0]m_reg_reg_i_17_1;
  input [7:0]m_reg_reg_i_17_2;
  input [7:0]m_reg_reg_i_17_3;
  input [7:0]m_reg_reg_i_17_4;
  input [7:0]m_reg_reg_i_17_5;
  input [7:0]m_reg_reg_i_17_6;
  input [7:0]m_reg_reg_i_17_7;
  input [7:0]m_reg_reg_i_18_0;
  input [7:0]m_reg_reg_i_18_1;
  input [7:0]m_reg_reg_i_18_2;
  input [7:0]m_reg_reg_i_18_3;
  input [7:0]m_reg_reg_i_18_4;
  input [7:0]m_reg_reg_i_18_5;
  input [7:0]m_reg_reg_i_18_6;
  input [7:0]m_reg_reg_i_18_7;

  wire [14:0]C;
  wire [1:0]DI;
  wire [0:0]P;
  wire [4:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]dout_tmp;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire m_reg_reg_10;
  wire m_reg_reg_11;
  wire m_reg_reg_12;
  wire m_reg_reg_13;
  wire m_reg_reg_14;
  wire m_reg_reg_15;
  wire m_reg_reg_16;
  wire m_reg_reg_17;
  wire m_reg_reg_18;
  wire m_reg_reg_19;
  wire [1:0]m_reg_reg_2;
  wire m_reg_reg_20;
  wire m_reg_reg_21;
  wire m_reg_reg_22;
  wire m_reg_reg_23;
  wire m_reg_reg_24;
  wire [3:0]m_reg_reg_25;
  wire m_reg_reg_3;
  wire m_reg_reg_4;
  wire m_reg_reg_5;
  wire m_reg_reg_6;
  wire m_reg_reg_7;
  wire m_reg_reg_8;
  wire m_reg_reg_9;
  wire m_reg_reg_i_10__0_n_0;
  wire m_reg_reg_i_11__0_n_0;
  wire m_reg_reg_i_12__0_n_0;
  wire m_reg_reg_i_13__0_n_0;
  wire m_reg_reg_i_14__0_n_0;
  wire m_reg_reg_i_15__0_n_0;
  wire m_reg_reg_i_16__0_n_0;
  wire [7:0]m_reg_reg_i_17_0;
  wire [7:0]m_reg_reg_i_17_1;
  wire [7:0]m_reg_reg_i_17_2;
  wire [7:0]m_reg_reg_i_17_3;
  wire [7:0]m_reg_reg_i_17_4;
  wire [7:0]m_reg_reg_i_17_5;
  wire [7:0]m_reg_reg_i_17_6;
  wire [7:0]m_reg_reg_i_17_7;
  wire m_reg_reg_i_17_n_0;
  wire [7:0]m_reg_reg_i_18_0;
  wire [7:0]m_reg_reg_i_18_1;
  wire [7:0]m_reg_reg_i_18_2;
  wire [7:0]m_reg_reg_i_18_3;
  wire [7:0]m_reg_reg_i_18_4;
  wire [7:0]m_reg_reg_i_18_5;
  wire [7:0]m_reg_reg_i_18_6;
  wire [7:0]m_reg_reg_i_18_7;
  wire m_reg_reg_i_18_n_0;
  wire m_reg_reg_i_19_n_0;
  wire m_reg_reg_i_20_n_0;
  wire m_reg_reg_i_21_n_0;
  wire m_reg_reg_i_22_n_0;
  wire m_reg_reg_i_23_n_0;
  wire m_reg_reg_i_24_n_0;
  wire m_reg_reg_i_25_n_0;
  wire m_reg_reg_i_26_n_0;
  wire m_reg_reg_i_27_n_0;
  wire m_reg_reg_i_28_n_0;
  wire m_reg_reg_i_29_n_0;
  wire m_reg_reg_i_30_n_0;
  wire m_reg_reg_i_31_n_0;
  wire m_reg_reg_i_32_n_0;
  wire m_reg_reg_i_57_n_0;
  wire m_reg_reg_i_58_n_0;
  wire m_reg_reg_i_59_n_0;
  wire m_reg_reg_i_60_n_0;
  wire m_reg_reg_i_61_n_0;
  wire m_reg_reg_i_62_n_0;
  wire m_reg_reg_i_63_n_0;
  wire m_reg_reg_i_64_n_0;
  wire m_reg_reg_i_65_n_0;
  wire m_reg_reg_i_66_n_0;
  wire m_reg_reg_i_67_n_0;
  wire m_reg_reg_i_68_n_0;
  wire m_reg_reg_i_69_n_0;
  wire m_reg_reg_i_70_n_0;
  wire m_reg_reg_i_71_n_0;
  wire m_reg_reg_i_72_n_0;
  wire m_reg_reg_i_73_n_0;
  wire m_reg_reg_i_74_n_0;
  wire m_reg_reg_i_75_n_0;
  wire m_reg_reg_i_76_n_0;
  wire m_reg_reg_i_77_n_0;
  wire m_reg_reg_i_78_n_0;
  wire m_reg_reg_i_79_n_0;
  wire m_reg_reg_i_80_n_0;
  wire m_reg_reg_i_81_n_0;
  wire m_reg_reg_i_82_n_0;
  wire m_reg_reg_i_83_n_0;
  wire m_reg_reg_i_84_n_0;
  wire m_reg_reg_i_85_n_0;
  wire m_reg_reg_i_86_n_0;
  wire m_reg_reg_i_87_n_0;
  wire m_reg_reg_i_88_n_0;
  wire m_reg_reg_i_9__0_n_0;
  wire m_reg_reg_n_100;
  wire m_reg_reg_n_101;
  wire m_reg_reg_n_103;
  wire m_reg_reg_n_104;
  wire m_reg_reg_n_105;
  wire m_reg_reg_n_90;
  wire m_reg_reg_n_91;
  wire m_reg_reg_n_92;
  wire m_reg_reg_n_93;
  wire m_reg_reg_n_94;
  wire m_reg_reg_n_95;
  wire m_reg_reg_n_96;
  wire m_reg_reg_n_97;
  wire m_reg_reg_n_98;
  wire m_reg_reg_n_99;
  wire [15:0]p;
  wire p_carry__0_i_1_n_0;
  wire p_carry__0_i_2_n_0;
  wire p_carry__0_i_3_n_0;
  wire p_carry__0_i_4_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__1_i_1_n_0;
  wire p_carry__1_i_2_n_0;
  wire p_carry__1_i_3_n_0;
  wire p_carry__1_i_4_n_0;
  wire p_carry__1_n_0;
  wire p_carry__1_n_1;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__2_i_1_n_0;
  wire p_carry__2_i_2_n_0;
  wire p_carry__2_i_3_n_0;
  wire p_carry__2_i_4_n_0;
  wire p_carry__2_n_1;
  wire p_carry__2_n_2;
  wire p_carry__2_n_3;
  wire p_carry_i_2_n_0;
  wire p_carry_i_3_n_0;
  wire p_carry_i_4_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire [15:0]\p_reg_reg[15]_0 ;
  wire [2:0]tmp_35_reg_5047_pp0_iter14_reg;
  wire [1:0]\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 ;
  wire [0:0]\tmp_6_reg_5122_reg[6] ;
  wire [0:0]\tmp_6_reg_5122_reg[7] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_carry__2_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_9__0_n_0,m_reg_reg_i_10__0_n_0,m_reg_reg_i_11__0_n_0,m_reg_reg_i_12__0_n_0,m_reg_reg_i_13__0_n_0,m_reg_reg_i_14__0_n_0,m_reg_reg_i_15__0_n_0,m_reg_reg_i_16__0_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp[7],dout_tmp}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_m_reg_reg_P_UNCONNECTED[47:16],m_reg_reg_n_90,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93,m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97,m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101,P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
  MUXF8 m_reg_reg_i_1
       (.I0(m_reg_reg_i_17_n_0),
        .I1(m_reg_reg_i_18_n_0),
        .O(dout_tmp[7]),
        .S(m_reg_reg_25[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_10__0
       (.I0(m_reg_reg_19),
        .I1(m_reg_reg_20),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_21),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_11__0
       (.I0(m_reg_reg_16),
        .I1(m_reg_reg_17),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_18),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_11__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_12__0
       (.I0(m_reg_reg_13),
        .I1(m_reg_reg_14),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_15),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_13__0
       (.I0(m_reg_reg_10),
        .I1(m_reg_reg_11),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_12),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_13__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_14__0
       (.I0(m_reg_reg_7),
        .I1(m_reg_reg_8),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_9),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_14__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_15__0
       (.I0(m_reg_reg_4),
        .I1(m_reg_reg_5),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_6),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_15__0_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_16__0
       (.I0(m_reg_reg_0),
        .I1(m_reg_reg_1),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_3),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_16__0_n_0));
  MUXF7 m_reg_reg_i_17
       (.I0(m_reg_reg_i_57_n_0),
        .I1(m_reg_reg_i_58_n_0),
        .O(m_reg_reg_i_17_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_18
       (.I0(m_reg_reg_i_59_n_0),
        .I1(m_reg_reg_i_60_n_0),
        .O(m_reg_reg_i_18_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_19
       (.I0(m_reg_reg_i_61_n_0),
        .I1(m_reg_reg_i_62_n_0),
        .O(m_reg_reg_i_19_n_0),
        .S(m_reg_reg_25[2]));
  MUXF8 m_reg_reg_i_2
       (.I0(m_reg_reg_i_19_n_0),
        .I1(m_reg_reg_i_20_n_0),
        .O(dout_tmp[6]),
        .S(m_reg_reg_25[3]));
  MUXF7 m_reg_reg_i_20
       (.I0(m_reg_reg_i_63_n_0),
        .I1(m_reg_reg_i_64_n_0),
        .O(m_reg_reg_i_20_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_21
       (.I0(m_reg_reg_i_65_n_0),
        .I1(m_reg_reg_i_66_n_0),
        .O(m_reg_reg_i_21_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_22
       (.I0(m_reg_reg_i_67_n_0),
        .I1(m_reg_reg_i_68_n_0),
        .O(m_reg_reg_i_22_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_23
       (.I0(m_reg_reg_i_69_n_0),
        .I1(m_reg_reg_i_70_n_0),
        .O(m_reg_reg_i_23_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_24
       (.I0(m_reg_reg_i_71_n_0),
        .I1(m_reg_reg_i_72_n_0),
        .O(m_reg_reg_i_24_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_25
       (.I0(m_reg_reg_i_73_n_0),
        .I1(m_reg_reg_i_74_n_0),
        .O(m_reg_reg_i_25_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_26
       (.I0(m_reg_reg_i_75_n_0),
        .I1(m_reg_reg_i_76_n_0),
        .O(m_reg_reg_i_26_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_27
       (.I0(m_reg_reg_i_77_n_0),
        .I1(m_reg_reg_i_78_n_0),
        .O(m_reg_reg_i_27_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_28
       (.I0(m_reg_reg_i_79_n_0),
        .I1(m_reg_reg_i_80_n_0),
        .O(m_reg_reg_i_28_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_29
       (.I0(m_reg_reg_i_81_n_0),
        .I1(m_reg_reg_i_82_n_0),
        .O(m_reg_reg_i_29_n_0),
        .S(m_reg_reg_25[2]));
  MUXF8 m_reg_reg_i_3
       (.I0(m_reg_reg_i_21_n_0),
        .I1(m_reg_reg_i_22_n_0),
        .O(dout_tmp[5]),
        .S(m_reg_reg_25[3]));
  MUXF7 m_reg_reg_i_30
       (.I0(m_reg_reg_i_83_n_0),
        .I1(m_reg_reg_i_84_n_0),
        .O(m_reg_reg_i_30_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_31
       (.I0(m_reg_reg_i_85_n_0),
        .I1(m_reg_reg_i_86_n_0),
        .O(m_reg_reg_i_31_n_0),
        .S(m_reg_reg_25[2]));
  MUXF7 m_reg_reg_i_32
       (.I0(m_reg_reg_i_87_n_0),
        .I1(m_reg_reg_i_88_n_0),
        .O(m_reg_reg_i_32_n_0),
        .S(m_reg_reg_25[2]));
  MUXF8 m_reg_reg_i_4
       (.I0(m_reg_reg_i_23_n_0),
        .I1(m_reg_reg_i_24_n_0),
        .O(dout_tmp[4]),
        .S(m_reg_reg_25[3]));
  MUXF8 m_reg_reg_i_5
       (.I0(m_reg_reg_i_25_n_0),
        .I1(m_reg_reg_i_26_n_0),
        .O(dout_tmp[3]),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_57
       (.I0(m_reg_reg_i_17_0[7]),
        .I1(m_reg_reg_i_17_1[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[7]),
        .O(m_reg_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_58
       (.I0(m_reg_reg_i_17_4[7]),
        .I1(m_reg_reg_i_17_5[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[7]),
        .O(m_reg_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_59
       (.I0(m_reg_reg_i_18_0[7]),
        .I1(m_reg_reg_i_18_1[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[7]),
        .O(m_reg_reg_i_59_n_0));
  MUXF8 m_reg_reg_i_6
       (.I0(m_reg_reg_i_27_n_0),
        .I1(m_reg_reg_i_28_n_0),
        .O(dout_tmp[2]),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_60
       (.I0(m_reg_reg_i_18_4[7]),
        .I1(m_reg_reg_i_18_5[7]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[7]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[7]),
        .O(m_reg_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_61
       (.I0(m_reg_reg_i_17_0[6]),
        .I1(m_reg_reg_i_17_1[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[6]),
        .O(m_reg_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_62
       (.I0(m_reg_reg_i_17_4[6]),
        .I1(m_reg_reg_i_17_5[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[6]),
        .O(m_reg_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_63
       (.I0(m_reg_reg_i_18_0[6]),
        .I1(m_reg_reg_i_18_1[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[6]),
        .O(m_reg_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_64
       (.I0(m_reg_reg_i_18_4[6]),
        .I1(m_reg_reg_i_18_5[6]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[6]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[6]),
        .O(m_reg_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_65
       (.I0(m_reg_reg_i_17_0[5]),
        .I1(m_reg_reg_i_17_1[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[5]),
        .O(m_reg_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_66
       (.I0(m_reg_reg_i_17_4[5]),
        .I1(m_reg_reg_i_17_5[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[5]),
        .O(m_reg_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_67
       (.I0(m_reg_reg_i_18_0[5]),
        .I1(m_reg_reg_i_18_1[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[5]),
        .O(m_reg_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_68
       (.I0(m_reg_reg_i_18_4[5]),
        .I1(m_reg_reg_i_18_5[5]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[5]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[5]),
        .O(m_reg_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_69
       (.I0(m_reg_reg_i_17_0[4]),
        .I1(m_reg_reg_i_17_1[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[4]),
        .O(m_reg_reg_i_69_n_0));
  MUXF8 m_reg_reg_i_7
       (.I0(m_reg_reg_i_29_n_0),
        .I1(m_reg_reg_i_30_n_0),
        .O(dout_tmp[1]),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_70
       (.I0(m_reg_reg_i_17_4[4]),
        .I1(m_reg_reg_i_17_5[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[4]),
        .O(m_reg_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_71
       (.I0(m_reg_reg_i_18_0[4]),
        .I1(m_reg_reg_i_18_1[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[4]),
        .O(m_reg_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_72
       (.I0(m_reg_reg_i_18_4[4]),
        .I1(m_reg_reg_i_18_5[4]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[4]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[4]),
        .O(m_reg_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_73
       (.I0(m_reg_reg_i_17_0[3]),
        .I1(m_reg_reg_i_17_1[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[3]),
        .O(m_reg_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_74
       (.I0(m_reg_reg_i_17_4[3]),
        .I1(m_reg_reg_i_17_5[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[3]),
        .O(m_reg_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_75
       (.I0(m_reg_reg_i_18_0[3]),
        .I1(m_reg_reg_i_18_1[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[3]),
        .O(m_reg_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_76
       (.I0(m_reg_reg_i_18_4[3]),
        .I1(m_reg_reg_i_18_5[3]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[3]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[3]),
        .O(m_reg_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_77
       (.I0(m_reg_reg_i_17_0[2]),
        .I1(m_reg_reg_i_17_1[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[2]),
        .O(m_reg_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_78
       (.I0(m_reg_reg_i_17_4[2]),
        .I1(m_reg_reg_i_17_5[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[2]),
        .O(m_reg_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_79
       (.I0(m_reg_reg_i_18_0[2]),
        .I1(m_reg_reg_i_18_1[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[2]),
        .O(m_reg_reg_i_79_n_0));
  MUXF8 m_reg_reg_i_8
       (.I0(m_reg_reg_i_31_n_0),
        .I1(m_reg_reg_i_32_n_0),
        .O(dout_tmp[0]),
        .S(m_reg_reg_25[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_80
       (.I0(m_reg_reg_i_18_4[2]),
        .I1(m_reg_reg_i_18_5[2]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[2]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[2]),
        .O(m_reg_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_81
       (.I0(m_reg_reg_i_17_0[1]),
        .I1(m_reg_reg_i_17_1[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[1]),
        .O(m_reg_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_82
       (.I0(m_reg_reg_i_17_4[1]),
        .I1(m_reg_reg_i_17_5[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[1]),
        .O(m_reg_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_83
       (.I0(m_reg_reg_i_18_0[1]),
        .I1(m_reg_reg_i_18_1[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[1]),
        .O(m_reg_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_84
       (.I0(m_reg_reg_i_18_4[1]),
        .I1(m_reg_reg_i_18_5[1]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[1]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[1]),
        .O(m_reg_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_85
       (.I0(m_reg_reg_i_17_0[0]),
        .I1(m_reg_reg_i_17_1[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_2[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_3[0]),
        .O(m_reg_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_86
       (.I0(m_reg_reg_i_17_4[0]),
        .I1(m_reg_reg_i_17_5[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_17_6[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_17_7[0]),
        .O(m_reg_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_87
       (.I0(m_reg_reg_i_18_0[0]),
        .I1(m_reg_reg_i_18_1[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_2[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_3[0]),
        .O(m_reg_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    m_reg_reg_i_88
       (.I0(m_reg_reg_i_18_4[0]),
        .I1(m_reg_reg_i_18_5[0]),
        .I2(m_reg_reg_25[1]),
        .I3(m_reg_reg_i_18_6[0]),
        .I4(m_reg_reg_25[0]),
        .I5(m_reg_reg_i_18_7[0]),
        .O(m_reg_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    m_reg_reg_i_9__0
       (.I0(m_reg_reg_22),
        .I1(m_reg_reg_23),
        .I2(m_reg_reg_2[0]),
        .I3(m_reg_reg_24),
        .I4(m_reg_reg_2[1]),
        .O(m_reg_reg_i_9__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({P,m_reg_reg_n_103,m_reg_reg_n_104,m_reg_reg_n_105}),
        .O(p[3:0]),
        .S({S,p_carry_i_2_n_0,p_carry_i_3_n_0,p_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_98,m_reg_reg_n_99,m_reg_reg_n_100,m_reg_reg_n_101}),
        .O(p[7:4]),
        .S({p_carry__0_i_1_n_0,p_carry__0_i_2_n_0,p_carry__0_i_3_n_0,p_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1
       (.I0(m_reg_reg_n_98),
        .I1(C[6]),
        .O(p_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(m_reg_reg_n_99),
        .I1(C[5]),
        .O(p_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(m_reg_reg_n_100),
        .I1(C[4]),
        .O(p_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(m_reg_reg_n_101),
        .I1(C[3]),
        .O(p_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({p_carry__1_n_0,p_carry__1_n_1,p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({m_reg_reg_n_94,m_reg_reg_n_95,m_reg_reg_n_96,m_reg_reg_n_97}),
        .O(p[11:8]),
        .S({p_carry__1_i_1_n_0,p_carry__1_i_2_n_0,p_carry__1_i_3_n_0,p_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_1
       (.I0(m_reg_reg_n_94),
        .I1(C[10]),
        .O(p_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_2
       (.I0(m_reg_reg_n_95),
        .I1(C[9]),
        .O(p_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3
       (.I0(m_reg_reg_n_96),
        .I1(C[8]),
        .O(p_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_4
       (.I0(m_reg_reg_n_97),
        .I1(C[7]),
        .O(p_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_carry__2
       (.CI(p_carry__1_n_0),
        .CO({NLW_p_carry__2_CO_UNCONNECTED[3],p_carry__2_n_1,p_carry__2_n_2,p_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,m_reg_reg_n_91,m_reg_reg_n_92,m_reg_reg_n_93}),
        .O(p[15:12]),
        .S({p_carry__2_i_1_n_0,p_carry__2_i_2_n_0,p_carry__2_i_3_n_0,p_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_1
       (.I0(m_reg_reg_n_90),
        .I1(C[14]),
        .O(p_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_2
       (.I0(m_reg_reg_n_91),
        .I1(C[13]),
        .O(p_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_3
       (.I0(m_reg_reg_n_92),
        .I1(C[12]),
        .O(p_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__2_i_4
       (.I0(m_reg_reg_n_93),
        .I1(C[11]),
        .O(p_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2
       (.I0(m_reg_reg_n_103),
        .I1(C[2]),
        .O(p_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3
       (.I0(m_reg_reg_n_104),
        .I1(C[1]),
        .O(p_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_4
       (.I0(m_reg_reg_n_105),
        .I1(C[0]),
        .O(p_carry_i_4_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[0]),
        .Q(\p_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[10]),
        .Q(\p_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[11]),
        .Q(\p_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \p_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[12]),
        .Q(\p_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \p_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[13]),
        .Q(\p_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \p_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[14]),
        .Q(\p_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \p_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[15]),
        .Q(\p_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[1]),
        .Q(\p_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[2]),
        .Q(\p_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[3]),
        .Q(\p_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[4]),
        .Q(\p_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[5]),
        .Q(\p_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[6]),
        .Q(\p_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[7]),
        .Q(\p_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[8]),
        .Q(\p_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p[9]),
        .Q(\p_reg_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__30_carry__1_i_1
       (.I0(Q[1]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__30_carry__1_i_2
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__30_carry__1_i_3
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 [1]));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__30_carry__1_i_4
       (.I0(Q[0]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I3(Q[2]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I5(Q[1]),
        .O(\tmp_35_reg_5047_pp0_iter14_reg_reg[6]__0 [0]));
  LUT4 #(
    .INIT(16'h0777)) 
    tmp_product__59_carry__1_i_1
       (.I0(Q[4]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[3]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(\tmp_6_reg_5122_reg[7] ));
  LUT4 #(
    .INIT(16'hE53F)) 
    tmp_product__59_carry__1_i_2
       (.I0(Q[3]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(\tmp_6_reg_5122_reg[6] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1
   (dout,
    Q);
  output [4:0]dout;
  input [3:0]Q;

  wire [3:0]Q;
  wire [4:0]dout;
  wire \mul_ln54_1_reg_4555[5]_i_2_n_0 ;
  wire \mul_ln54_1_reg_4555[5]_i_3_n_0 ;
  wire \mul_ln54_1_reg_4555[5]_i_4_n_0 ;
  wire \mul_ln54_1_reg_4555[5]_i_5_n_0 ;
  wire \mul_ln54_1_reg_4555[5]_i_6_n_0 ;
  wire \mul_ln54_1_reg_4555[6]_i_2_n_0 ;
  wire \mul_ln54_1_reg_4555_reg[5]_i_1_n_0 ;
  wire \mul_ln54_1_reg_4555_reg[5]_i_1_n_1 ;
  wire \mul_ln54_1_reg_4555_reg[5]_i_1_n_2 ;
  wire \mul_ln54_1_reg_4555_reg[5]_i_1_n_3 ;
  wire [3:0]\NLW_mul_ln54_1_reg_4555_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln54_1_reg_4555_reg[6]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF38F)) 
    \mul_ln54_1_reg_4555[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\mul_ln54_1_reg_4555[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h08F0)) 
    \mul_ln54_1_reg_4555[5]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\mul_ln54_1_reg_4555[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD944)) 
    \mul_ln54_1_reg_4555[5]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mul_ln54_1_reg_4555[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h699C)) 
    \mul_ln54_1_reg_4555[5]_i_5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\mul_ln54_1_reg_4555[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \mul_ln54_1_reg_4555[5]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\mul_ln54_1_reg_4555[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \mul_ln54_1_reg_4555[6]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mul_ln54_1_reg_4555[6]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln54_1_reg_4555_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln54_1_reg_4555_reg[5]_i_1_n_0 ,\mul_ln54_1_reg_4555_reg[5]_i_1_n_1 ,\mul_ln54_1_reg_4555_reg[5]_i_1_n_2 ,\mul_ln54_1_reg_4555_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_ln54_1_reg_4555[5]_i_2_n_0 ,Q[1:0],1'b0}),
        .O(dout[3:0]),
        .S({\mul_ln54_1_reg_4555[5]_i_3_n_0 ,\mul_ln54_1_reg_4555[5]_i_4_n_0 ,\mul_ln54_1_reg_4555[5]_i_5_n_0 ,\mul_ln54_1_reg_4555[5]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln54_1_reg_4555_reg[6]_i_1 
       (.CI(\mul_ln54_1_reg_4555_reg[5]_i_1_n_0 ),
        .CO(\NLW_mul_ln54_1_reg_4555_reg[6]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln54_1_reg_4555_reg[6]_i_1_O_UNCONNECTED [3:1],dout[4]}),
        .S({1'b0,1'b0,1'b0,\mul_ln54_1_reg_4555[6]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_4ns_5ns_7_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_30
   (dout,
    tmp_45_reg_4517_pp0_iter9_reg);
  output [4:0]dout;
  input [3:0]tmp_45_reg_4517_pp0_iter9_reg;

  wire [4:0]dout;
  wire \mul_ln61_10_reg_4575[5]_i_2_n_0 ;
  wire \mul_ln61_10_reg_4575[5]_i_3_n_0 ;
  wire \mul_ln61_10_reg_4575[5]_i_4_n_0 ;
  wire \mul_ln61_10_reg_4575[5]_i_5_n_0 ;
  wire \mul_ln61_10_reg_4575[5]_i_6_n_0 ;
  wire \mul_ln61_10_reg_4575[6]_i_2_n_0 ;
  wire \mul_ln61_10_reg_4575_reg[5]_i_1_n_0 ;
  wire \mul_ln61_10_reg_4575_reg[5]_i_1_n_1 ;
  wire \mul_ln61_10_reg_4575_reg[5]_i_1_n_2 ;
  wire \mul_ln61_10_reg_4575_reg[5]_i_1_n_3 ;
  wire [3:0]tmp_45_reg_4517_pp0_iter9_reg;
  wire [3:0]\NLW_mul_ln61_10_reg_4575_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln61_10_reg_4575_reg[6]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF38F)) 
    \mul_ln61_10_reg_4575[5]_i_2 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .I2(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .I3(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .O(\mul_ln61_10_reg_4575[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h08F0)) 
    \mul_ln61_10_reg_4575[5]_i_3 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .I2(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .I3(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .O(\mul_ln61_10_reg_4575[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD944)) 
    \mul_ln61_10_reg_4575[5]_i_4 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .I2(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .I3(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .O(\mul_ln61_10_reg_4575[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h699C)) 
    \mul_ln61_10_reg_4575[5]_i_5 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .I2(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .I3(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .O(\mul_ln61_10_reg_4575[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \mul_ln61_10_reg_4575[5]_i_6 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[1]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .I2(tmp_45_reg_4517_pp0_iter9_reg[0]),
        .O(\mul_ln61_10_reg_4575[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \mul_ln61_10_reg_4575[6]_i_2 
       (.I0(tmp_45_reg_4517_pp0_iter9_reg[2]),
        .I1(tmp_45_reg_4517_pp0_iter9_reg[3]),
        .O(\mul_ln61_10_reg_4575[6]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln61_10_reg_4575_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln61_10_reg_4575_reg[5]_i_1_n_0 ,\mul_ln61_10_reg_4575_reg[5]_i_1_n_1 ,\mul_ln61_10_reg_4575_reg[5]_i_1_n_2 ,\mul_ln61_10_reg_4575_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_ln61_10_reg_4575[5]_i_2_n_0 ,tmp_45_reg_4517_pp0_iter9_reg[1:0],1'b0}),
        .O(dout[3:0]),
        .S({\mul_ln61_10_reg_4575[5]_i_3_n_0 ,\mul_ln61_10_reg_4575[5]_i_4_n_0 ,\mul_ln61_10_reg_4575[5]_i_5_n_0 ,\mul_ln61_10_reg_4575[5]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln61_10_reg_4575_reg[6]_i_1 
       (.CI(\mul_ln61_10_reg_4575_reg[5]_i_1_n_0 ),
        .CO(\NLW_mul_ln61_10_reg_4575_reg[6]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln61_10_reg_4575_reg[6]_i_1_O_UNCONNECTED [3:1],dout[4]}),
        .S({1'b0,1'b0,1'b0,\mul_ln61_10_reg_4575[6]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_4ns_5ns_7_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_4ns_5ns_7_1_1_31
   (dout,
    Q);
  output [4:0]dout;
  input [3:0]Q;

  wire [3:0]Q;
  wire [4:0]dout;
  wire \mul_ln56_reg_4582[5]_i_2_n_0 ;
  wire \mul_ln56_reg_4582[5]_i_3_n_0 ;
  wire \mul_ln56_reg_4582[5]_i_4_n_0 ;
  wire \mul_ln56_reg_4582[5]_i_5_n_0 ;
  wire \mul_ln56_reg_4582[5]_i_6_n_0 ;
  wire \mul_ln56_reg_4582[6]_i_2_n_0 ;
  wire \mul_ln56_reg_4582_reg[5]_i_1_n_0 ;
  wire \mul_ln56_reg_4582_reg[5]_i_1_n_1 ;
  wire \mul_ln56_reg_4582_reg[5]_i_1_n_2 ;
  wire \mul_ln56_reg_4582_reg[5]_i_1_n_3 ;
  wire [3:0]\NLW_mul_ln56_reg_4582_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln56_reg_4582_reg[6]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF38F)) 
    \mul_ln56_reg_4582[5]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\mul_ln56_reg_4582[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h08F0)) 
    \mul_ln56_reg_4582[5]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\mul_ln56_reg_4582[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD944)) 
    \mul_ln56_reg_4582[5]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mul_ln56_reg_4582[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h699C)) 
    \mul_ln56_reg_4582[5]_i_5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\mul_ln56_reg_4582[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC6)) 
    \mul_ln56_reg_4582[5]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\mul_ln56_reg_4582[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \mul_ln56_reg_4582[6]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mul_ln56_reg_4582[6]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln56_reg_4582_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln56_reg_4582_reg[5]_i_1_n_0 ,\mul_ln56_reg_4582_reg[5]_i_1_n_1 ,\mul_ln56_reg_4582_reg[5]_i_1_n_2 ,\mul_ln56_reg_4582_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_ln56_reg_4582[5]_i_2_n_0 ,Q[1:0],1'b0}),
        .O(dout[3:0]),
        .S({\mul_ln56_reg_4582[5]_i_3_n_0 ,\mul_ln56_reg_4582[5]_i_4_n_0 ,\mul_ln56_reg_4582[5]_i_5_n_0 ,\mul_ln56_reg_4582[5]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 5x5}}" *) 
  CARRY4 \mul_ln56_reg_4582_reg[6]_i_1 
       (.CI(\mul_ln56_reg_4582_reg[5]_i_1_n_0 ),
        .CO(\NLW_mul_ln56_reg_4582_reg[6]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln56_reg_4582_reg[6]_i_1_O_UNCONNECTED [3:1],dout[4]}),
        .S({1'b0,1'b0,1'b0,\mul_ln56_reg_4582[6]_i_2_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1
   (dout,
    Q,
    S);
  output [3:0]dout;
  input [4:0]Q;
  input [0:0]S;

  wire [4:0]Q;
  wire [0:0]S;
  wire [3:0]dout;
  wire tmp_45_reg_4517__0__0_i_10_n_0;
  wire tmp_45_reg_4517__0__0_i_11_n_0;
  wire tmp_45_reg_4517__0__0_i_12_n_0;
  wire tmp_45_reg_4517__0__0_i_13_n_0;
  wire tmp_45_reg_4517__0__0_i_14_n_0;
  wire tmp_45_reg_4517__0__0_i_15_n_0;
  wire tmp_45_reg_4517__0__0_i_3_n_0;
  wire tmp_45_reg_4517__0__0_i_4_n_0;
  wire tmp_45_reg_4517__0__0_i_5_n_0;
  wire tmp_45_reg_4517__0__0_i_6_n_0;
  wire tmp_45_reg_4517__0__0_i_7_n_0;
  wire tmp_45_reg_4517__0__0_i_8_n_0;
  wire tmp_45_reg_4517__0__0_i_9_n_0;
  wire tmp_45_reg_4517_reg__0__0_i_1_n_0;
  wire tmp_45_reg_4517_reg__0__0_i_1_n_1;
  wire tmp_45_reg_4517_reg__0__0_i_1_n_2;
  wire tmp_45_reg_4517_reg__0__0_i_1_n_3;
  wire tmp_45_reg_4517_reg__0__0_i_2_n_0;
  wire tmp_45_reg_4517_reg__0__0_i_2_n_1;
  wire tmp_45_reg_4517_reg__0__0_i_2_n_2;
  wire tmp_45_reg_4517_reg__0__0_i_2_n_3;
  wire [0:0]NLW_tmp_45_reg_4517_reg__0__0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_45_reg_4517_reg__0__0_i_2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_45_reg_4517_reg__3_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_45_reg_4517_reg__3_i_1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6A95956A69A66A95)) 
    tmp_45_reg_4517__0__0_i_10
       (.I0(tmp_45_reg_4517__0__0_i_6_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(tmp_45_reg_4517__0__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_45_reg_4517__0__0_i_11
       (.I0(tmp_45_reg_4517__0__0_i_6_n_0),
        .O(tmp_45_reg_4517__0__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hA696A69A969A969A)) 
    tmp_45_reg_4517__0__0_i_12
       (.I0(tmp_45_reg_4517__0__0_i_6_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_45_reg_4517__0__0_i_12_n_0));
  LUT5 #(
    .INIT(32'h39699C9C)) 
    tmp_45_reg_4517__0__0_i_13
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_45_reg_4517__0__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h699C)) 
    tmp_45_reg_4517__0__0_i_14
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(tmp_45_reg_4517__0__0_i_14_n_0));
  LUT3 #(
    .INIT(8'hC6)) 
    tmp_45_reg_4517__0__0_i_15
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(tmp_45_reg_4517__0__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hB8B89890)) 
    tmp_45_reg_4517__0__0_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_45_reg_4517__0__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h01110040)) 
    tmp_45_reg_4517__0__0_i_4
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(tmp_45_reg_4517__0__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h01101414)) 
    tmp_45_reg_4517__0__0_i_5
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(tmp_45_reg_4517__0__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_45_reg_4517__0__0_i_6
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_45_reg_4517__0__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h5422BFFF)) 
    tmp_45_reg_4517__0__0_i_7
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(tmp_45_reg_4517__0__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h015AF00F)) 
    tmp_45_reg_4517__0__0_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(tmp_45_reg_4517__0__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h566AA555A69A6555)) 
    tmp_45_reg_4517__0__0_i_9
       (.I0(tmp_45_reg_4517__0__0_i_5_n_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(tmp_45_reg_4517__0__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_45_reg_4517_reg__0__0_i_1
       (.CI(tmp_45_reg_4517_reg__0__0_i_2_n_0),
        .CO({tmp_45_reg_4517_reg__0__0_i_1_n_0,tmp_45_reg_4517_reg__0__0_i_1_n_1,tmp_45_reg_4517_reg__0__0_i_1_n_2,tmp_45_reg_4517_reg__0__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_45_reg_4517__0__0_i_3_n_0,tmp_45_reg_4517__0__0_i_4_n_0,tmp_45_reg_4517__0__0_i_5_n_0,tmp_45_reg_4517__0__0_i_6_n_0}),
        .O({dout[2:0],NLW_tmp_45_reg_4517_reg__0__0_i_1_O_UNCONNECTED[0]}),
        .S({tmp_45_reg_4517__0__0_i_7_n_0,tmp_45_reg_4517__0__0_i_8_n_0,tmp_45_reg_4517__0__0_i_9_n_0,tmp_45_reg_4517__0__0_i_10_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_45_reg_4517_reg__0__0_i_2
       (.CI(1'b0),
        .CO({tmp_45_reg_4517_reg__0__0_i_2_n_0,tmp_45_reg_4517_reg__0__0_i_2_n_1,tmp_45_reg_4517_reg__0__0_i_2_n_2,tmp_45_reg_4517_reg__0__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_45_reg_4517__0__0_i_11_n_0,Q[1:0],1'b0}),
        .O(NLW_tmp_45_reg_4517_reg__0__0_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_45_reg_4517__0__0_i_12_n_0,tmp_45_reg_4517__0__0_i_13_n_0,tmp_45_reg_4517__0__0_i_14_n_0,tmp_45_reg_4517__0__0_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_45_reg_4517_reg__3_i_1
       (.CI(tmp_45_reg_4517_reg__0__0_i_1_n_0),
        .CO(NLW_tmp_45_reg_4517_reg__3_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_45_reg_4517_reg__3_i_1_O_UNCONNECTED[3:1],dout[3]}),
        .S({1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_5ns_7ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_32
   (dout,
    Q,
    S);
  output [3:0]dout;
  input [4:0]Q;
  input [0:0]S;

  wire [4:0]Q;
  wire [0:0]S;
  wire [3:0]dout;
  wire tmp_51_reg_4522__0__0_i_10_n_0;
  wire tmp_51_reg_4522__0__0_i_11_n_0;
  wire tmp_51_reg_4522__0__0_i_12_n_0;
  wire tmp_51_reg_4522__0__0_i_13_n_0;
  wire tmp_51_reg_4522__0__0_i_14_n_0;
  wire tmp_51_reg_4522__0__0_i_15_n_0;
  wire tmp_51_reg_4522__0__0_i_3_n_0;
  wire tmp_51_reg_4522__0__0_i_4_n_0;
  wire tmp_51_reg_4522__0__0_i_5_n_0;
  wire tmp_51_reg_4522__0__0_i_6_n_0;
  wire tmp_51_reg_4522__0__0_i_7_n_0;
  wire tmp_51_reg_4522__0__0_i_8_n_0;
  wire tmp_51_reg_4522__0__0_i_9_n_0;
  wire tmp_51_reg_4522_reg__0__0_i_1_n_0;
  wire tmp_51_reg_4522_reg__0__0_i_1_n_1;
  wire tmp_51_reg_4522_reg__0__0_i_1_n_2;
  wire tmp_51_reg_4522_reg__0__0_i_1_n_3;
  wire tmp_51_reg_4522_reg__0__0_i_2_n_0;
  wire tmp_51_reg_4522_reg__0__0_i_2_n_1;
  wire tmp_51_reg_4522_reg__0__0_i_2_n_2;
  wire tmp_51_reg_4522_reg__0__0_i_2_n_3;
  wire [0:0]NLW_tmp_51_reg_4522_reg__0__0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_51_reg_4522_reg__0__0_i_2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_51_reg_4522_reg__3_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_51_reg_4522_reg__3_i_1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6A95956A69A66A95)) 
    tmp_51_reg_4522__0__0_i_10
       (.I0(tmp_51_reg_4522__0__0_i_6_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(tmp_51_reg_4522__0__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_51_reg_4522__0__0_i_11
       (.I0(tmp_51_reg_4522__0__0_i_6_n_0),
        .O(tmp_51_reg_4522__0__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hA696A69A969A969A)) 
    tmp_51_reg_4522__0__0_i_12
       (.I0(tmp_51_reg_4522__0__0_i_6_n_0),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_51_reg_4522__0__0_i_12_n_0));
  LUT5 #(
    .INIT(32'h39699C9C)) 
    tmp_51_reg_4522__0__0_i_13
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_51_reg_4522__0__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h699C)) 
    tmp_51_reg_4522__0__0_i_14
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(tmp_51_reg_4522__0__0_i_14_n_0));
  LUT3 #(
    .INIT(8'hC6)) 
    tmp_51_reg_4522__0__0_i_15
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(tmp_51_reg_4522__0__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hB8B89890)) 
    tmp_51_reg_4522__0__0_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(tmp_51_reg_4522__0__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h01110040)) 
    tmp_51_reg_4522__0__0_i_4
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(tmp_51_reg_4522__0__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h01101414)) 
    tmp_51_reg_4522__0__0_i_5
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(tmp_51_reg_4522__0__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_51_reg_4522__0__0_i_6
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_51_reg_4522__0__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h5422BFFF)) 
    tmp_51_reg_4522__0__0_i_7
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(tmp_51_reg_4522__0__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h015AF00F)) 
    tmp_51_reg_4522__0__0_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(tmp_51_reg_4522__0__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h566AA555A69A6555)) 
    tmp_51_reg_4522__0__0_i_9
       (.I0(tmp_51_reg_4522__0__0_i_5_n_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(tmp_51_reg_4522__0__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_51_reg_4522_reg__0__0_i_1
       (.CI(tmp_51_reg_4522_reg__0__0_i_2_n_0),
        .CO({tmp_51_reg_4522_reg__0__0_i_1_n_0,tmp_51_reg_4522_reg__0__0_i_1_n_1,tmp_51_reg_4522_reg__0__0_i_1_n_2,tmp_51_reg_4522_reg__0__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_51_reg_4522__0__0_i_3_n_0,tmp_51_reg_4522__0__0_i_4_n_0,tmp_51_reg_4522__0__0_i_5_n_0,tmp_51_reg_4522__0__0_i_6_n_0}),
        .O({dout[2:0],NLW_tmp_51_reg_4522_reg__0__0_i_1_O_UNCONNECTED[0]}),
        .S({tmp_51_reg_4522__0__0_i_7_n_0,tmp_51_reg_4522__0__0_i_8_n_0,tmp_51_reg_4522__0__0_i_9_n_0,tmp_51_reg_4522__0__0_i_10_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_51_reg_4522_reg__0__0_i_2
       (.CI(1'b0),
        .CO({tmp_51_reg_4522_reg__0__0_i_2_n_0,tmp_51_reg_4522_reg__0__0_i_2_n_1,tmp_51_reg_4522_reg__0__0_i_2_n_2,tmp_51_reg_4522_reg__0__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_51_reg_4522__0__0_i_11_n_0,Q[1:0],1'b0}),
        .O(NLW_tmp_51_reg_4522_reg__0__0_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_51_reg_4522__0__0_i_12_n_0,tmp_51_reg_4522__0__0_i_13_n_0,tmp_51_reg_4522__0__0_i_14_n_0,tmp_51_reg_4522__0__0_i_15_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x6}}" *) 
  CARRY4 tmp_51_reg_4522_reg__3_i_1
       (.CI(tmp_51_reg_4522_reg__0__0_i_1_n_0),
        .CO(NLW_tmp_51_reg_4522_reg__3_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_51_reg_4522_reg__3_i_1_O_UNCONNECTED[3:1],dout[3]}),
        .S({1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_5ns_7ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_33
   (D,
    select_ln54_reg_4505_pp0_iter8_reg,
    S);
  output [3:0]D;
  input [4:0]select_ln54_reg_4505_pp0_iter8_reg;
  input [0:0]S;

  wire [3:0]D;
  wire [0:0]S;
  wire [4:0]select_ln54_reg_4505_pp0_iter8_reg;
  wire tmp_product__0_carry__0_i_1__5_n_0;
  wire tmp_product__0_carry__0_i_2__5_n_0;
  wire tmp_product__0_carry__0_i_3__5_n_0;
  wire tmp_product__0_carry__0_i_4__5_n_0;
  wire tmp_product__0_carry__0_i_5__5_n_0;
  wire tmp_product__0_carry__0_i_6__2_n_0;
  wire tmp_product__0_carry__0_i_7__2_n_0;
  wire tmp_product__0_carry__0_i_8__2_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__5_n_0;
  wire tmp_product__0_carry_i_2__5_n_0;
  wire tmp_product__0_carry_i_3__5_n_0;
  wire tmp_product__0_carry_i_4__5_n_0;
  wire tmp_product__0_carry_i_5__5_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__5_n_0,select_ln54_reg_4505_pp0_iter8_reg[1:0],1'b0}),
        .O(NLW_tmp_product__0_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__0_carry_i_2__5_n_0,tmp_product__0_carry_i_3__5_n_0,tmp_product__0_carry_i_4__5_n_0,tmp_product__0_carry_i_5__5_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__5_n_0,tmp_product__0_carry__0_i_2__5_n_0,tmp_product__0_carry__0_i_3__5_n_0,tmp_product__0_carry__0_i_4__5_n_0}),
        .O({D[2:0],NLW_tmp_product__0_carry__0_O_UNCONNECTED[0]}),
        .S({tmp_product__0_carry__0_i_5__5_n_0,tmp_product__0_carry__0_i_6__2_n_0,tmp_product__0_carry__0_i_7__2_n_0,tmp_product__0_carry__0_i_8__2_n_0}));
  LUT5 #(
    .INIT(32'hB8B89890)) 
    tmp_product__0_carry__0_i_1__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .O(tmp_product__0_carry__0_i_1__5_n_0));
  LUT5 #(
    .INIT(32'h01110040)) 
    tmp_product__0_carry__0_i_2__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .O(tmp_product__0_carry__0_i_2__5_n_0));
  LUT5 #(
    .INIT(32'h01101414)) 
    tmp_product__0_carry__0_i_3__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .O(tmp_product__0_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_4__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_4__5_n_0));
  LUT5 #(
    .INIT(32'h5422BFFF)) 
    tmp_product__0_carry__0_i_5__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .O(tmp_product__0_carry__0_i_5__5_n_0));
  LUT5 #(
    .INIT(32'h015AF00F)) 
    tmp_product__0_carry__0_i_6__2
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .O(tmp_product__0_carry__0_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h566AA555A69A6555)) 
    tmp_product__0_carry__0_i_7__2
       (.I0(tmp_product__0_carry__0_i_3__5_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .O(tmp_product__0_carry__0_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h6A95956A69A66A95)) 
    tmp_product__0_carry__0_i_8__2
       (.I0(tmp_product__0_carry__0_i_4__5_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .O(tmp_product__0_carry__0_i_8__2_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO(NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],D[3]}),
        .S({1'b0,1'b0,1'b0,S}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_carry_i_1__5
       (.I0(tmp_product__0_carry__0_i_4__5_n_0),
        .O(tmp_product__0_carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hA696A69A969A969A)) 
    tmp_product__0_carry_i_2__5
       (.I0(tmp_product__0_carry__0_i_4__5_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .O(tmp_product__0_carry_i_2__5_n_0));
  LUT5 #(
    .INIT(32'h39699C9C)) 
    tmp_product__0_carry_i_3__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .O(tmp_product__0_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h699C)) 
    tmp_product__0_carry_i_4__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_4__5_n_0));
  LUT3 #(
    .INIT(8'hC6)) 
    tmp_product__0_carry_i_5__5
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_5__5_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_5ns_7ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_34
   (D,
    select_ln54_reg_4505_pp0_iter8_reg,
    S);
  output [3:0]D;
  input [4:0]select_ln54_reg_4505_pp0_iter8_reg;
  input [0:0]S;

  wire [3:0]D;
  wire [0:0]S;
  wire [4:0]select_ln54_reg_4505_pp0_iter8_reg;
  wire tmp_product__0_carry__0_i_1__4_n_0;
  wire tmp_product__0_carry__0_i_2__4_n_0;
  wire tmp_product__0_carry__0_i_3__4_n_0;
  wire tmp_product__0_carry__0_i_4__4_n_0;
  wire tmp_product__0_carry__0_i_5__4_n_0;
  wire tmp_product__0_carry__0_i_6__1_n_0;
  wire tmp_product__0_carry__0_i_7__1_n_0;
  wire tmp_product__0_carry__0_i_8__1_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__4_n_0;
  wire tmp_product__0_carry_i_2__3_n_0;
  wire tmp_product__0_carry_i_3__3_n_0;
  wire tmp_product__0_carry_i_4__4_n_0;
  wire tmp_product__0_carry_i_5__4_n_0;
  wire tmp_product__0_carry_i_6__3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__4_n_0,tmp_product__0_carry_i_2__3_n_0,select_ln54_reg_4505_pp0_iter8_reg[0],1'b0}),
        .O(NLW_tmp_product__0_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__0_carry_i_3__3_n_0,tmp_product__0_carry_i_4__4_n_0,tmp_product__0_carry_i_5__4_n_0,tmp_product__0_carry_i_6__3_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__4_n_0,tmp_product__0_carry__0_i_2__4_n_0,tmp_product__0_carry__0_i_3__4_n_0,tmp_product__0_carry__0_i_4__4_n_0}),
        .O({D[2:0],NLW_tmp_product__0_carry__0_O_UNCONNECTED[0]}),
        .S({tmp_product__0_carry__0_i_5__4_n_0,tmp_product__0_carry__0_i_6__1_n_0,tmp_product__0_carry__0_i_7__1_n_0,tmp_product__0_carry__0_i_8__1_n_0}));
  LUT5 #(
    .INIT(32'h71E071C0)) 
    tmp_product__0_carry__0_i_1__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h00040016)) 
    tmp_product__0_carry__0_i_2__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h000D000B)) 
    tmp_product__0_carry__0_i_3__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_3__4_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_carry__0_i_4__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h8FE58FA7)) 
    tmp_product__0_carry__0_i_5__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry__0_i_5__4_n_0));
  LUT5 #(
    .INIT(32'hCC1C0C33)) 
    tmp_product__0_carry__0_i_6__1
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .O(tmp_product__0_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h556A56A55A9656A5)) 
    tmp_product__0_carry__0_i_7__1
       (.I0(tmp_product__0_carry__0_i_3__4_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .O(tmp_product__0_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h569A5965A699A69A)) 
    tmp_product__0_carry__0_i_8__1
       (.I0(tmp_product__0_carry__0_i_4__4_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .O(tmp_product__0_carry__0_i_8__1_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO(NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],D[3]}),
        .S({1'b0,1'b0,1'b0,S}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_carry_i_1__4
       (.I0(tmp_product__0_carry__0_i_4__4_n_0),
        .O(tmp_product__0_carry_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h59AA59A6)) 
    tmp_product__0_carry_i_2__3
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hAAA555AAAAA556AA)) 
    tmp_product__0_carry_i_3__3
       (.I0(tmp_product__0_carry__0_i_4__4_n_0),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I5(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h5A5A6569)) 
    tmp_product__0_carry_i_4__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[4]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .I4(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .O(tmp_product__0_carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hA65A)) 
    tmp_product__0_carry_i_5__4
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[3]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I3(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_5__4_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    tmp_product__0_carry_i_6__3
       (.I0(select_ln54_reg_4505_pp0_iter8_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter8_reg[2]),
        .I2(select_ln54_reg_4505_pp0_iter8_reg[0]),
        .O(tmp_product__0_carry_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_5ns_7ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_35
   (D,
    j_2_mid2_reg_4493_pp0_iter9_reg,
    S);
  output [3:0]D;
  input [4:0]j_2_mid2_reg_4493_pp0_iter9_reg;
  input [0:0]S;

  wire [3:0]D;
  wire [0:0]S;
  wire [4:0]j_2_mid2_reg_4493_pp0_iter9_reg;
  wire tmp_product__0_carry__0_i_1__3_n_0;
  wire tmp_product__0_carry__0_i_2__3_n_0;
  wire tmp_product__0_carry__0_i_3__3_n_0;
  wire tmp_product__0_carry__0_i_4__3_n_0;
  wire tmp_product__0_carry__0_i_5__3_n_0;
  wire tmp_product__0_carry__0_i_6__0_n_0;
  wire tmp_product__0_carry__0_i_7__0_n_0;
  wire tmp_product__0_carry__0_i_8__0_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__3_n_0;
  wire tmp_product__0_carry_i_2__4_n_0;
  wire tmp_product__0_carry_i_3__4_n_0;
  wire tmp_product__0_carry_i_4__3_n_0;
  wire tmp_product__0_carry_i_5__3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__3_n_0,j_2_mid2_reg_4493_pp0_iter9_reg[1:0],1'b0}),
        .O(NLW_tmp_product__0_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__0_carry_i_2__4_n_0,tmp_product__0_carry_i_3__4_n_0,tmp_product__0_carry_i_4__3_n_0,tmp_product__0_carry_i_5__3_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__3_n_0,tmp_product__0_carry__0_i_2__3_n_0,tmp_product__0_carry__0_i_3__3_n_0,tmp_product__0_carry__0_i_4__3_n_0}),
        .O({D[2:0],NLW_tmp_product__0_carry__0_O_UNCONNECTED[0]}),
        .S({tmp_product__0_carry__0_i_5__3_n_0,tmp_product__0_carry__0_i_6__0_n_0,tmp_product__0_carry__0_i_7__0_n_0,tmp_product__0_carry__0_i_8__0_n_0}));
  LUT5 #(
    .INIT(32'hB8B89890)) 
    tmp_product__0_carry__0_i_1__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .O(tmp_product__0_carry__0_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h01110040)) 
    tmp_product__0_carry__0_i_2__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .O(tmp_product__0_carry__0_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h01101414)) 
    tmp_product__0_carry__0_i_3__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .O(tmp_product__0_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_4__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h5422BFFF)) 
    tmp_product__0_carry__0_i_5__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .O(tmp_product__0_carry__0_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h015AF00F)) 
    tmp_product__0_carry__0_i_6__0
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .O(tmp_product__0_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h566AA555A69A6555)) 
    tmp_product__0_carry__0_i_7__0
       (.I0(tmp_product__0_carry__0_i_3__3_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .O(tmp_product__0_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h6A95956A69A66A95)) 
    tmp_product__0_carry__0_i_8__0
       (.I0(tmp_product__0_carry__0_i_4__3_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .O(tmp_product__0_carry__0_i_8__0_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO(NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],D[3]}),
        .S({1'b0,1'b0,1'b0,S}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_carry_i_1__3
       (.I0(tmp_product__0_carry__0_i_4__3_n_0),
        .O(tmp_product__0_carry_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hA696A69A969A969A)) 
    tmp_product__0_carry_i_2__4
       (.I0(tmp_product__0_carry__0_i_4__3_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .O(tmp_product__0_carry_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h39699C9C)) 
    tmp_product__0_carry_i_3__4
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .O(tmp_product__0_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h699C)) 
    tmp_product__0_carry_i_4__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_4__3_n_0));
  LUT3 #(
    .INIT(8'hC6)) 
    tmp_product__0_carry_i_5__3
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_5__3_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_5ns_7ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_5ns_7ns_11_1_1_36
   (D,
    j_2_mid2_reg_4493_pp0_iter9_reg,
    S);
  output [3:0]D;
  input [4:0]j_2_mid2_reg_4493_pp0_iter9_reg;
  input [0:0]S;

  wire [3:0]D;
  wire [0:0]S;
  wire [4:0]j_2_mid2_reg_4493_pp0_iter9_reg;
  wire tmp_product__0_carry__0_i_1__2_n_0;
  wire tmp_product__0_carry__0_i_2__2_n_0;
  wire tmp_product__0_carry__0_i_3__2_n_0;
  wire tmp_product__0_carry__0_i_4__2_n_0;
  wire tmp_product__0_carry__0_i_5__2_n_0;
  wire tmp_product__0_carry__0_i_6_n_0;
  wire tmp_product__0_carry__0_i_7_n_0;
  wire tmp_product__0_carry__0_i_8_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__2_n_0;
  wire tmp_product__0_carry_i_2__2_n_0;
  wire tmp_product__0_carry_i_3__2_n_0;
  wire tmp_product__0_carry_i_4__2_n_0;
  wire tmp_product__0_carry_i_5__2_n_0;
  wire tmp_product__0_carry_i_6__2_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:0]NLW_tmp_product__0_carry_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_carry__1_O_UNCONNECTED;

  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__2_n_0,tmp_product__0_carry_i_2__2_n_0,j_2_mid2_reg_4493_pp0_iter9_reg[0],1'b0}),
        .O(NLW_tmp_product__0_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__0_carry_i_3__2_n_0,tmp_product__0_carry_i_4__2_n_0,tmp_product__0_carry_i_5__2_n_0,tmp_product__0_carry_i_6__2_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__2_n_0,tmp_product__0_carry__0_i_2__2_n_0,tmp_product__0_carry__0_i_3__2_n_0,tmp_product__0_carry__0_i_4__2_n_0}),
        .O({D[2:0],NLW_tmp_product__0_carry__0_O_UNCONNECTED[0]}),
        .S({tmp_product__0_carry__0_i_5__2_n_0,tmp_product__0_carry__0_i_6_n_0,tmp_product__0_carry__0_i_7_n_0,tmp_product__0_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'h71E071C0)) 
    tmp_product__0_carry__0_i_1__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00040016)) 
    tmp_product__0_carry__0_i_2__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h000D000B)) 
    tmp_product__0_carry__0_i_3__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_carry__0_i_4__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h8FE58FA7)) 
    tmp_product__0_carry__0_i_5__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry__0_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hCC1C0C33)) 
    tmp_product__0_carry__0_i_6
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .O(tmp_product__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h556A56A55A9656A5)) 
    tmp_product__0_carry__0_i_7
       (.I0(tmp_product__0_carry__0_i_3__2_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .O(tmp_product__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h569A5965A699A69A)) 
    tmp_product__0_carry__0_i_8
       (.I0(tmp_product__0_carry__0_i_4__2_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .O(tmp_product__0_carry__0_i_8_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO(NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:1],D[3]}),
        .S({1'b0,1'b0,1'b0,S}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_carry_i_1__2
       (.I0(tmp_product__0_carry__0_i_4__2_n_0),
        .O(tmp_product__0_carry_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h59AA59A6)) 
    tmp_product__0_carry_i_2__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hAAA555AAAAA556AA)) 
    tmp_product__0_carry_i_3__2
       (.I0(tmp_product__0_carry__0_i_4__2_n_0),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I5(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h5A5A6569)) 
    tmp_product__0_carry_i_4__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[4]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .I4(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .O(tmp_product__0_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hA65A)) 
    tmp_product__0_carry_i_5__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[3]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I3(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_5__2_n_0));
  LUT3 #(
    .INIT(8'h63)) 
    tmp_product__0_carry_i_6__2
       (.I0(j_2_mid2_reg_4493_pp0_iter9_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter9_reg[2]),
        .I2(j_2_mid2_reg_4493_pp0_iter9_reg[0]),
        .O(tmp_product__0_carry_i_6__2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_6ns_8ns_13_1_1
   (a_reg,
    tmp_product_0,
    DI,
    tmp_product_1,
    S,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    ap_clk,
    D,
    CO,
    O);
  output [4:0]a_reg;
  output [1:0]tmp_product_0;
  output [0:0]DI;
  output [0:0]tmp_product_1;
  output [0:0]S;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input ap_clk;
  input [5:0]D;
  input [0:0]CO;
  input [0:0]O;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [4:0]a_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire [1:0]tmp_product_0;
  wire [0:0]tmp_product_1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[2]_i_2 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[2]_i_3 
       (.I0(a_reg[3]),
        .I1(a_reg[2]),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[6]_i_3 
       (.I0(CO),
        .I1(O),
        .O(tmp_product_1));
  LUT2 #(
    .INIT(4'h4)) 
    \m_reg[6]_i_8 
       (.I0(a_reg[3]),
        .I1(a_reg[4]),
        .O(tmp_product_0[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \m_reg[6]_i_9 
       (.I0(a_reg[2]),
        .I1(a_reg[3]),
        .I2(a_reg[4]),
        .O(tmp_product_0[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:15],tmp_product_n_91,tmp_product_n_92,a_reg,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1
   (C,
    S,
    DI,
    tmp_product__85_carry__0_i_5_0,
    tmp_product__85_carry__1_0,
    tmp_product__85_carry__1_1,
    tmp_35_reg_5047_pp0_iter14_reg,
    Q,
    P);
  output [14:0]C;
  output [0:0]S;
  input [1:0]DI;
  input [1:0]tmp_product__85_carry__0_i_5_0;
  input [0:0]tmp_product__85_carry__1_0;
  input [0:0]tmp_product__85_carry__1_1;
  input [7:0]tmp_35_reg_5047_pp0_iter14_reg;
  input [7:0]Q;
  input [0:0]P;

  wire [14:0]C;
  wire [1:0]DI;
  wire [0:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [7:0]tmp_35_reg_5047_pp0_iter14_reg;
  wire tmp_product__0_carry__0_i_10_n_0;
  wire tmp_product__0_carry__0_i_11_n_0;
  wire tmp_product__0_carry__0_i_12_n_0;
  wire tmp_product__0_carry__0_i_1_n_0;
  wire tmp_product__0_carry__0_i_2_n_0;
  wire tmp_product__0_carry__0_i_3_n_0;
  wire tmp_product__0_carry__0_i_4_n_0;
  wire tmp_product__0_carry__0_i_5_n_0;
  wire tmp_product__0_carry__0_i_6__3_n_0;
  wire tmp_product__0_carry__0_i_7__3_n_0;
  wire tmp_product__0_carry__0_i_8__3_n_0;
  wire tmp_product__0_carry__0_i_9_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1_n_0;
  wire tmp_product__0_carry__1_i_2_n_0;
  wire tmp_product__0_carry__1_i_3_n_0;
  wire tmp_product__0_carry__1_i_4_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1_n_0;
  wire tmp_product__0_carry_i_2_n_0;
  wire tmp_product__0_carry_i_3_n_0;
  wire tmp_product__0_carry_i_4_n_0;
  wire tmp_product__0_carry_i_5_n_0;
  wire tmp_product__0_carry_i_6_n_0;
  wire tmp_product__0_carry_i_7_n_0;
  wire tmp_product__0_carry_i_8_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__30_carry__0_i_10_n_0;
  wire tmp_product__30_carry__0_i_11_n_0;
  wire tmp_product__30_carry__0_i_12_n_0;
  wire tmp_product__30_carry__0_i_1_n_0;
  wire tmp_product__30_carry__0_i_2_n_0;
  wire tmp_product__30_carry__0_i_3_n_0;
  wire tmp_product__30_carry__0_i_4_n_0;
  wire tmp_product__30_carry__0_i_5_n_0;
  wire tmp_product__30_carry__0_i_6_n_0;
  wire tmp_product__30_carry__0_i_7_n_0;
  wire tmp_product__30_carry__0_i_8_n_0;
  wire tmp_product__30_carry__0_i_9_n_0;
  wire tmp_product__30_carry__0_n_0;
  wire tmp_product__30_carry__0_n_1;
  wire tmp_product__30_carry__0_n_2;
  wire tmp_product__30_carry__0_n_3;
  wire tmp_product__30_carry__0_n_4;
  wire tmp_product__30_carry__0_n_5;
  wire tmp_product__30_carry__0_n_6;
  wire tmp_product__30_carry__0_n_7;
  wire tmp_product__30_carry__1_n_1;
  wire tmp_product__30_carry__1_n_3;
  wire tmp_product__30_carry__1_n_6;
  wire tmp_product__30_carry__1_n_7;
  wire tmp_product__30_carry_i_1_n_0;
  wire tmp_product__30_carry_i_2_n_0;
  wire tmp_product__30_carry_i_3_n_0;
  wire tmp_product__30_carry_i_4_n_0;
  wire tmp_product__30_carry_i_5_n_0;
  wire tmp_product__30_carry_i_6_n_0;
  wire tmp_product__30_carry_i_7_n_0;
  wire tmp_product__30_carry_i_8_n_0;
  wire tmp_product__30_carry_n_0;
  wire tmp_product__30_carry_n_1;
  wire tmp_product__30_carry_n_2;
  wire tmp_product__30_carry_n_3;
  wire tmp_product__30_carry_n_4;
  wire tmp_product__30_carry_n_5;
  wire tmp_product__30_carry_n_6;
  wire tmp_product__30_carry_n_7;
  wire tmp_product__59_carry__0_i_1_n_0;
  wire tmp_product__59_carry__0_i_2_n_0;
  wire tmp_product__59_carry__0_i_3_n_0;
  wire tmp_product__59_carry__0_i_4_n_0;
  wire tmp_product__59_carry__0_i_5_n_0;
  wire tmp_product__59_carry__0_i_6_n_0;
  wire tmp_product__59_carry__0_i_7_n_0;
  wire tmp_product__59_carry__0_i_8_n_0;
  wire tmp_product__59_carry__0_n_0;
  wire tmp_product__59_carry__0_n_1;
  wire tmp_product__59_carry__0_n_2;
  wire tmp_product__59_carry__0_n_3;
  wire tmp_product__59_carry__0_n_4;
  wire tmp_product__59_carry__0_n_5;
  wire tmp_product__59_carry__0_n_6;
  wire tmp_product__59_carry__0_n_7;
  wire tmp_product__59_carry__1_n_3;
  wire tmp_product__59_carry__1_n_6;
  wire tmp_product__59_carry__1_n_7;
  wire tmp_product__59_carry_i_1_n_0;
  wire tmp_product__59_carry_i_2_n_0;
  wire tmp_product__59_carry_i_3_n_0;
  wire tmp_product__59_carry_i_4_n_0;
  wire tmp_product__59_carry_i_5_n_0;
  wire tmp_product__59_carry_i_6_n_0;
  wire tmp_product__59_carry_i_7_n_0;
  wire tmp_product__59_carry_n_0;
  wire tmp_product__59_carry_n_1;
  wire tmp_product__59_carry_n_2;
  wire tmp_product__59_carry_n_3;
  wire tmp_product__59_carry_n_4;
  wire tmp_product__59_carry_n_5;
  wire tmp_product__59_carry_n_6;
  wire tmp_product__59_carry_n_7;
  wire tmp_product__85_carry__0_i_1_n_0;
  wire tmp_product__85_carry__0_i_2_n_0;
  wire tmp_product__85_carry__0_i_3_n_0;
  wire tmp_product__85_carry__0_i_4_n_0;
  wire [1:0]tmp_product__85_carry__0_i_5_0;
  wire tmp_product__85_carry__0_i_5_n_0;
  wire tmp_product__85_carry__0_i_6_n_0;
  wire tmp_product__85_carry__0_i_7_n_0;
  wire tmp_product__85_carry__0_i_8_n_0;
  wire tmp_product__85_carry__0_n_0;
  wire tmp_product__85_carry__0_n_1;
  wire tmp_product__85_carry__0_n_2;
  wire tmp_product__85_carry__0_n_3;
  wire [0:0]tmp_product__85_carry__1_0;
  wire [0:0]tmp_product__85_carry__1_1;
  wire tmp_product__85_carry__1_i_1_n_0;
  wire tmp_product__85_carry__1_i_2_n_0;
  wire tmp_product__85_carry__1_i_3_n_0;
  wire tmp_product__85_carry__1_i_4_n_0;
  wire tmp_product__85_carry__1_i_5_n_0;
  wire tmp_product__85_carry__1_n_1;
  wire tmp_product__85_carry__1_n_2;
  wire tmp_product__85_carry__1_n_3;
  wire tmp_product__85_carry_i_1_n_0;
  wire tmp_product__85_carry_i_2_n_0;
  wire tmp_product__85_carry_i_3_n_0;
  wire tmp_product__85_carry_i_4_n_0;
  wire tmp_product__85_carry_i_5_n_0;
  wire tmp_product__85_carry_i_6_n_0;
  wire tmp_product__85_carry_i_7_n_0;
  wire tmp_product__85_carry_i_8_n_0;
  wire tmp_product__85_carry_n_0;
  wire tmp_product__85_carry_n_1;
  wire tmp_product__85_carry_n_2;
  wire tmp_product__85_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__30_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__59_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__59_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__85_carry__1_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'h96)) 
    p_carry_i_1
       (.I0(P),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__0_carry_n_4),
        .O(S));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1_n_0,tmp_product__0_carry_i_2_n_0,tmp_product__0_carry_i_3_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,C[2:0]}),
        .S({tmp_product__0_carry_i_4_n_0,tmp_product__0_carry_i_5_n_0,tmp_product__0_carry_i_6_n_0,tmp_product__0_carry_i_7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1_n_0,tmp_product__0_carry__0_i_2_n_0,tmp_product__0_carry__0_i_3_n_0,tmp_product__0_carry__0_i_4_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5_n_0,tmp_product__0_carry__0_i_6__3_n_0,tmp_product__0_carry__0_i_7__3_n_0,tmp_product__0_carry__0_i_8__3_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_10
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_11
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_12
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .O(tmp_product__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .O(tmp_product__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .O(tmp_product__0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_5
       (.I0(tmp_product__0_carry__0_i_1_n_0),
        .I1(Q[1]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I3(tmp_product__0_carry__0_i_9_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_6__3
       (.I0(tmp_product__0_carry__0_i_2_n_0),
        .I1(Q[1]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I3(tmp_product__0_carry__0_i_10_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_7__3
       (.I0(tmp_product__0_carry__0_i_3_n_0),
        .I1(Q[1]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I3(tmp_product__0_carry__0_i_11_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_8__3
       (.I0(tmp_product__0_carry__0_i_4_n_0),
        .I1(Q[1]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I3(tmp_product__0_carry__0_i_12_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_9
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_9_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3],tmp_product__0_carry__1_n_1,NLW_tmp_product__0_carry__1_CO_UNCONNECTED[1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__1_i_1_n_0,tmp_product__0_carry__1_i_2_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__0_carry__1_i_3_n_0,tmp_product__0_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__1_i_1
       (.I0(Q[1]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__0_carry__1_i_2
       (.I0(Q[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__0_carry__1_i_3
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__0_carry__1_i_4
       (.I0(Q[0]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I3(Q[2]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .I5(Q[1]),
        .O(tmp_product__0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1
       (.I0(Q[1]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2
       (.I0(Q[1]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[2]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3
       (.I0(Q[0]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .O(tmp_product__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__0_carry_i_4
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I1(tmp_product__0_carry_i_8_n_0),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[2]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(tmp_product__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6
       (.I0(Q[0]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_8_n_0));
  CARRY4 tmp_product__30_carry
       (.CI(1'b0),
        .CO({tmp_product__30_carry_n_0,tmp_product__30_carry_n_1,tmp_product__30_carry_n_2,tmp_product__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry_i_1_n_0,tmp_product__30_carry_i_2_n_0,tmp_product__30_carry_i_3_n_0,1'b0}),
        .O({tmp_product__30_carry_n_4,tmp_product__30_carry_n_5,tmp_product__30_carry_n_6,tmp_product__30_carry_n_7}),
        .S({tmp_product__30_carry_i_4_n_0,tmp_product__30_carry_i_5_n_0,tmp_product__30_carry_i_6_n_0,tmp_product__30_carry_i_7_n_0}));
  CARRY4 tmp_product__30_carry__0
       (.CI(tmp_product__30_carry_n_0),
        .CO({tmp_product__30_carry__0_n_0,tmp_product__30_carry__0_n_1,tmp_product__30_carry__0_n_2,tmp_product__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry__0_i_1_n_0,tmp_product__30_carry__0_i_2_n_0,tmp_product__30_carry__0_i_3_n_0,tmp_product__30_carry__0_i_4_n_0}),
        .O({tmp_product__30_carry__0_n_4,tmp_product__30_carry__0_n_5,tmp_product__30_carry__0_n_6,tmp_product__30_carry__0_n_7}),
        .S({tmp_product__30_carry__0_i_5_n_0,tmp_product__30_carry__0_i_6_n_0,tmp_product__30_carry__0_i_7_n_0,tmp_product__30_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_1
       (.I0(Q[5]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I4(Q[3]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .O(tmp_product__30_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_10
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_11
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_12
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_2
       (.I0(Q[5]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I4(Q[3]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .O(tmp_product__30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_3
       (.I0(Q[5]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I4(Q[3]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .O(tmp_product__30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_4
       (.I0(Q[5]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I4(Q[3]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .O(tmp_product__30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__30_carry__0_i_5
       (.I0(tmp_product__30_carry__0_i_1_n_0),
        .I1(Q[4]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I3(tmp_product__30_carry__0_i_9_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_6
       (.I0(tmp_product__30_carry__0_i_2_n_0),
        .I1(Q[4]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I3(tmp_product__30_carry__0_i_10_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_7
       (.I0(tmp_product__30_carry__0_i_3_n_0),
        .I1(Q[4]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I3(tmp_product__30_carry__0_i_11_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_8
       (.I0(tmp_product__30_carry__0_i_4_n_0),
        .I1(Q[4]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I3(tmp_product__30_carry__0_i_12_n_0),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_9
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_9_n_0));
  CARRY4 tmp_product__30_carry__1
       (.CI(tmp_product__30_carry__0_n_0),
        .CO({NLW_tmp_product__30_carry__1_CO_UNCONNECTED[3],tmp_product__30_carry__1_n_1,NLW_tmp_product__30_carry__1_CO_UNCONNECTED[1],tmp_product__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({NLW_tmp_product__30_carry__1_O_UNCONNECTED[3:2],tmp_product__30_carry__1_n_6,tmp_product__30_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__85_carry__0_i_5_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_1
       (.I0(Q[4]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[5]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I5(Q[3]),
        .O(tmp_product__30_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_2
       (.I0(Q[4]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[5]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .O(tmp_product__30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__30_carry_i_4
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I1(tmp_product__30_carry_i_8_n_0),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I5(Q[5]),
        .O(tmp_product__30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_5
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[5]),
        .I2(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(tmp_product__30_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_6
       (.I0(Q[3]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_7
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry_i_8
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_8_n_0));
  CARRY4 tmp_product__59_carry
       (.CI(1'b0),
        .CO({tmp_product__59_carry_n_0,tmp_product__59_carry_n_1,tmp_product__59_carry_n_2,tmp_product__59_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry_i_1_n_0,tmp_product__59_carry_i_2_n_0,tmp_product__59_carry_i_3_n_0,1'b0}),
        .O({tmp_product__59_carry_n_4,tmp_product__59_carry_n_5,tmp_product__59_carry_n_6,tmp_product__59_carry_n_7}),
        .S({tmp_product__59_carry_i_4_n_0,tmp_product__59_carry_i_5_n_0,tmp_product__59_carry_i_6_n_0,tmp_product__59_carry_i_7_n_0}));
  CARRY4 tmp_product__59_carry__0
       (.CI(tmp_product__59_carry_n_0),
        .CO({tmp_product__59_carry__0_n_0,tmp_product__59_carry__0_n_1,tmp_product__59_carry__0_n_2,tmp_product__59_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry__0_i_1_n_0,tmp_product__59_carry__0_i_2_n_0,tmp_product__59_carry__0_i_3_n_0,tmp_product__59_carry__0_i_4_n_0}),
        .O({tmp_product__59_carry__0_n_4,tmp_product__59_carry__0_n_5,tmp_product__59_carry__0_n_6,tmp_product__59_carry__0_n_7}),
        .S({tmp_product__59_carry__0_i_5_n_0,tmp_product__59_carry__0_i_6_n_0,tmp_product__59_carry__0_i_7_n_0,tmp_product__59_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_1
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .O(tmp_product__59_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_2
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .O(tmp_product__59_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_3
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .O(tmp_product__59_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_4
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .O(tmp_product__59_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    tmp_product__59_carry__0_i_5
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I2(Q[7]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[7]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_6
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I2(Q[7]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[6]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_7
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I2(Q[7]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[5]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_8
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I2(Q[7]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[4]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_8_n_0));
  CARRY4 tmp_product__59_carry__1
       (.CI(tmp_product__59_carry__0_n_0),
        .CO({NLW_tmp_product__59_carry__1_CO_UNCONNECTED[3:1],tmp_product__59_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__85_carry__1_0}),
        .O({NLW_tmp_product__59_carry__1_O_UNCONNECTED[3:2],tmp_product__59_carry__1_n_6,tmp_product__59_carry__1_n_7}),
        .S({1'b0,1'b0,1'b1,tmp_product__85_carry__1_1}));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_1
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_2
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_3
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h9F606060)) 
    tmp_product__59_carry_i_4
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .I2(Q[7]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[3]),
        .I4(Q[6]),
        .O(tmp_product__59_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__59_carry_i_5
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[2]),
        .O(tmp_product__59_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__59_carry_i_6
       (.I0(Q[7]),
        .I1(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I2(Q[6]),
        .I3(tmp_35_reg_5047_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_7
       (.I0(tmp_35_reg_5047_pp0_iter14_reg[0]),
        .I1(Q[6]),
        .O(tmp_product__59_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry
       (.CI(1'b0),
        .CO({tmp_product__85_carry_n_0,tmp_product__85_carry_n_1,tmp_product__85_carry_n_2,tmp_product__85_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry_i_1_n_0,tmp_product__85_carry_i_2_n_0,tmp_product__85_carry_i_3_n_0,tmp_product__85_carry_i_4_n_0}),
        .O(C[6:3]),
        .S({tmp_product__85_carry_i_5_n_0,tmp_product__85_carry_i_6_n_0,tmp_product__85_carry_i_7_n_0,tmp_product__85_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__0
       (.CI(tmp_product__85_carry_n_0),
        .CO({tmp_product__85_carry__0_n_0,tmp_product__85_carry__0_n_1,tmp_product__85_carry__0_n_2,tmp_product__85_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry__0_i_1_n_0,tmp_product__85_carry__0_i_2_n_0,tmp_product__85_carry__0_i_3_n_0,tmp_product__85_carry__0_i_4_n_0}),
        .O(C[10:7]),
        .S({tmp_product__85_carry__0_i_5_n_0,tmp_product__85_carry__0_i_6_n_0,tmp_product__85_carry__0_i_7_n_0,tmp_product__85_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_1
       (.I0(tmp_product__59_carry__0_n_7),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_2
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .O(tmp_product__85_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_3
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_4
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__85_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp_product__85_carry__0_i_5
       (.I0(tmp_product__0_carry__1_n_1),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__59_carry__0_n_6),
        .I4(tmp_product__30_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_6
       (.I0(tmp_product__85_carry__0_i_2_n_0),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_7
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .I3(tmp_product__85_carry__0_i_3_n_0),
        .O(tmp_product__85_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_8
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .I3(tmp_product__85_carry__0_i_4_n_0),
        .O(tmp_product__85_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__1
       (.CI(tmp_product__85_carry__0_n_0),
        .CO({NLW_tmp_product__85_carry__1_CO_UNCONNECTED[3],tmp_product__85_carry__1_n_1,tmp_product__85_carry__1_n_2,tmp_product__85_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__59_carry__1_n_7,tmp_product__85_carry__1_i_1_n_0,tmp_product__85_carry__1_i_2_n_0}),
        .O(C[14:11]),
        .S({tmp_product__59_carry__1_n_6,tmp_product__85_carry__1_i_3_n_0,tmp_product__85_carry__1_i_4_n_0,tmp_product__85_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_1
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .O(tmp_product__85_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_2
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .O(tmp_product__85_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product__85_carry__1_i_3
       (.I0(tmp_product__30_carry__1_n_1),
        .I1(tmp_product__59_carry__0_n_4),
        .I2(tmp_product__59_carry__1_n_7),
        .O(tmp_product__85_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_4
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .I2(tmp_product__59_carry__0_n_4),
        .I3(tmp_product__30_carry__1_n_1),
        .O(tmp_product__85_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_5
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .I2(tmp_product__59_carry__0_n_5),
        .I3(tmp_product__30_carry__1_n_6),
        .O(tmp_product__85_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry_i_1
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .O(tmp_product__85_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_2
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__85_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_3
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_4
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .O(tmp_product__85_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_5
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__85_carry_i_1_n_0),
        .O(tmp_product__85_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_6
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(tmp_product__85_carry_i_2_n_0),
        .O(tmp_product__85_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__85_carry_i_7
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry_i_8
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__30_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__85_carry_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_8s_8s_16_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_37
   (O,
    tmp_product__85_carry_i_8__0_0,
    tmp_product__85_carry__0_i_8__0_0,
    tmp_product__85_carry__1_i_5__0_0,
    S,
    DI,
    tmp_product__85_carry__0_i_5__0_0,
    tmp_product__85_carry__1_0,
    tmp_product__85_carry__1_1,
    tmp_31_reg_5042_pp0_iter14_reg,
    Q,
    P);
  output [2:0]O;
  output [3:0]tmp_product__85_carry_i_8__0_0;
  output [3:0]tmp_product__85_carry__0_i_8__0_0;
  output [3:0]tmp_product__85_carry__1_i_5__0_0;
  output [0:0]S;
  input [1:0]DI;
  input [1:0]tmp_product__85_carry__0_i_5__0_0;
  input [0:0]tmp_product__85_carry__1_0;
  input [0:0]tmp_product__85_carry__1_1;
  input [7:0]tmp_31_reg_5042_pp0_iter14_reg;
  input [7:0]Q;
  input [0:0]P;

  wire [1:0]DI;
  wire [2:0]O;
  wire [0:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [7:0]tmp_31_reg_5042_pp0_iter14_reg;
  wire tmp_product__0_carry__0_i_10__0_n_0;
  wire tmp_product__0_carry__0_i_11__0_n_0;
  wire tmp_product__0_carry__0_i_12__0_n_0;
  wire tmp_product__0_carry__0_i_1__0_n_0;
  wire tmp_product__0_carry__0_i_2__0_n_0;
  wire tmp_product__0_carry__0_i_3__0_n_0;
  wire tmp_product__0_carry__0_i_4__0_n_0;
  wire tmp_product__0_carry__0_i_5__0_n_0;
  wire tmp_product__0_carry__0_i_6__4_n_0;
  wire tmp_product__0_carry__0_i_7__4_n_0;
  wire tmp_product__0_carry__0_i_8__4_n_0;
  wire tmp_product__0_carry__0_i_9__0_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1__0_n_0;
  wire tmp_product__0_carry__1_i_2__0_n_0;
  wire tmp_product__0_carry__1_i_3__0_n_0;
  wire tmp_product__0_carry__1_i_4__0_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1__0_n_0;
  wire tmp_product__0_carry_i_2__0_n_0;
  wire tmp_product__0_carry_i_3__0_n_0;
  wire tmp_product__0_carry_i_4__0_n_0;
  wire tmp_product__0_carry_i_5__0_n_0;
  wire tmp_product__0_carry_i_6__0_n_0;
  wire tmp_product__0_carry_i_7__0_n_0;
  wire tmp_product__0_carry_i_8__0_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__30_carry__0_i_10__0_n_0;
  wire tmp_product__30_carry__0_i_11__0_n_0;
  wire tmp_product__30_carry__0_i_12__0_n_0;
  wire tmp_product__30_carry__0_i_1__0_n_0;
  wire tmp_product__30_carry__0_i_2__0_n_0;
  wire tmp_product__30_carry__0_i_3__0_n_0;
  wire tmp_product__30_carry__0_i_4__0_n_0;
  wire tmp_product__30_carry__0_i_5__0_n_0;
  wire tmp_product__30_carry__0_i_6__0_n_0;
  wire tmp_product__30_carry__0_i_7__0_n_0;
  wire tmp_product__30_carry__0_i_8__0_n_0;
  wire tmp_product__30_carry__0_i_9__0_n_0;
  wire tmp_product__30_carry__0_n_0;
  wire tmp_product__30_carry__0_n_1;
  wire tmp_product__30_carry__0_n_2;
  wire tmp_product__30_carry__0_n_3;
  wire tmp_product__30_carry__0_n_4;
  wire tmp_product__30_carry__0_n_5;
  wire tmp_product__30_carry__0_n_6;
  wire tmp_product__30_carry__0_n_7;
  wire tmp_product__30_carry__1_n_1;
  wire tmp_product__30_carry__1_n_3;
  wire tmp_product__30_carry__1_n_6;
  wire tmp_product__30_carry__1_n_7;
  wire tmp_product__30_carry_i_1__0_n_0;
  wire tmp_product__30_carry_i_2__0_n_0;
  wire tmp_product__30_carry_i_3__0_n_0;
  wire tmp_product__30_carry_i_4__0_n_0;
  wire tmp_product__30_carry_i_5__0_n_0;
  wire tmp_product__30_carry_i_6__0_n_0;
  wire tmp_product__30_carry_i_7__0_n_0;
  wire tmp_product__30_carry_i_8__0_n_0;
  wire tmp_product__30_carry_n_0;
  wire tmp_product__30_carry_n_1;
  wire tmp_product__30_carry_n_2;
  wire tmp_product__30_carry_n_3;
  wire tmp_product__30_carry_n_4;
  wire tmp_product__30_carry_n_5;
  wire tmp_product__30_carry_n_6;
  wire tmp_product__30_carry_n_7;
  wire tmp_product__59_carry__0_i_1__0_n_0;
  wire tmp_product__59_carry__0_i_2__0_n_0;
  wire tmp_product__59_carry__0_i_3__0_n_0;
  wire tmp_product__59_carry__0_i_4__0_n_0;
  wire tmp_product__59_carry__0_i_5__0_n_0;
  wire tmp_product__59_carry__0_i_6__0_n_0;
  wire tmp_product__59_carry__0_i_7__0_n_0;
  wire tmp_product__59_carry__0_i_8__0_n_0;
  wire tmp_product__59_carry__0_n_0;
  wire tmp_product__59_carry__0_n_1;
  wire tmp_product__59_carry__0_n_2;
  wire tmp_product__59_carry__0_n_3;
  wire tmp_product__59_carry__0_n_4;
  wire tmp_product__59_carry__0_n_5;
  wire tmp_product__59_carry__0_n_6;
  wire tmp_product__59_carry__0_n_7;
  wire tmp_product__59_carry__1_n_3;
  wire tmp_product__59_carry__1_n_6;
  wire tmp_product__59_carry__1_n_7;
  wire tmp_product__59_carry_i_1__0_n_0;
  wire tmp_product__59_carry_i_2__0_n_0;
  wire tmp_product__59_carry_i_3__0_n_0;
  wire tmp_product__59_carry_i_4__0_n_0;
  wire tmp_product__59_carry_i_5__0_n_0;
  wire tmp_product__59_carry_i_6__0_n_0;
  wire tmp_product__59_carry_i_7__0_n_0;
  wire tmp_product__59_carry_n_0;
  wire tmp_product__59_carry_n_1;
  wire tmp_product__59_carry_n_2;
  wire tmp_product__59_carry_n_3;
  wire tmp_product__59_carry_n_4;
  wire tmp_product__59_carry_n_5;
  wire tmp_product__59_carry_n_6;
  wire tmp_product__59_carry_n_7;
  wire tmp_product__85_carry__0_i_1__0_n_0;
  wire tmp_product__85_carry__0_i_2__0_n_0;
  wire tmp_product__85_carry__0_i_3__0_n_0;
  wire tmp_product__85_carry__0_i_4__0_n_0;
  wire [1:0]tmp_product__85_carry__0_i_5__0_0;
  wire tmp_product__85_carry__0_i_5__0_n_0;
  wire tmp_product__85_carry__0_i_6__0_n_0;
  wire tmp_product__85_carry__0_i_7__0_n_0;
  wire [3:0]tmp_product__85_carry__0_i_8__0_0;
  wire tmp_product__85_carry__0_i_8__0_n_0;
  wire tmp_product__85_carry__0_n_0;
  wire tmp_product__85_carry__0_n_1;
  wire tmp_product__85_carry__0_n_2;
  wire tmp_product__85_carry__0_n_3;
  wire [0:0]tmp_product__85_carry__1_0;
  wire [0:0]tmp_product__85_carry__1_1;
  wire tmp_product__85_carry__1_i_1__0_n_0;
  wire tmp_product__85_carry__1_i_2__0_n_0;
  wire tmp_product__85_carry__1_i_3__0_n_0;
  wire tmp_product__85_carry__1_i_4__0_n_0;
  wire [3:0]tmp_product__85_carry__1_i_5__0_0;
  wire tmp_product__85_carry__1_i_5__0_n_0;
  wire tmp_product__85_carry__1_n_1;
  wire tmp_product__85_carry__1_n_2;
  wire tmp_product__85_carry__1_n_3;
  wire tmp_product__85_carry_i_1__0_n_0;
  wire tmp_product__85_carry_i_2__0_n_0;
  wire tmp_product__85_carry_i_3__0_n_0;
  wire tmp_product__85_carry_i_4__0_n_0;
  wire tmp_product__85_carry_i_5__0_n_0;
  wire tmp_product__85_carry_i_6__0_n_0;
  wire tmp_product__85_carry_i_7__0_n_0;
  wire [3:0]tmp_product__85_carry_i_8__0_0;
  wire tmp_product__85_carry_i_8__0_n_0;
  wire tmp_product__85_carry_n_0;
  wire tmp_product__85_carry_n_1;
  wire tmp_product__85_carry_n_2;
  wire tmp_product__85_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__30_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__59_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__59_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__85_carry__1_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'h96)) 
    p_carry_i_1__0
       (.I0(P),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__0_carry_n_4),
        .O(S));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__0_n_0,tmp_product__0_carry_i_2__0_n_0,tmp_product__0_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,O}),
        .S({tmp_product__0_carry_i_4__0_n_0,tmp_product__0_carry_i_5__0_n_0,tmp_product__0_carry_i_6__0_n_0,tmp_product__0_carry_i_7__0_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__0_n_0,tmp_product__0_carry__0_i_2__0_n_0,tmp_product__0_carry__0_i_3__0_n_0,tmp_product__0_carry__0_i_4__0_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__0_n_0,tmp_product__0_carry__0_i_6__4_n_0,tmp_product__0_carry__0_i_7__4_n_0,tmp_product__0_carry__0_i_8__4_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_10__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_11__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_12__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .O(tmp_product__0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .O(tmp_product__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .O(tmp_product__0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_5__0
       (.I0(tmp_product__0_carry__0_i_1__0_n_0),
        .I1(Q[1]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I3(tmp_product__0_carry__0_i_9__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_6__4
       (.I0(tmp_product__0_carry__0_i_2__0_n_0),
        .I1(Q[1]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I3(tmp_product__0_carry__0_i_10__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_7__4
       (.I0(tmp_product__0_carry__0_i_3__0_n_0),
        .I1(Q[1]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I3(tmp_product__0_carry__0_i_11__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_7__4_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_8__4
       (.I0(tmp_product__0_carry__0_i_4__0_n_0),
        .I1(Q[1]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I3(tmp_product__0_carry__0_i_12__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_8__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_9__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_9__0_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3],tmp_product__0_carry__1_n_1,NLW_tmp_product__0_carry__1_CO_UNCONNECTED[1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__1_i_1__0_n_0,tmp_product__0_carry__1_i_2__0_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__0_carry__1_i_3__0_n_0,tmp_product__0_carry__1_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__1_i_1__0
       (.I0(Q[1]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__0_carry__1_i_2__0
       (.I0(Q[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__0_carry__1_i_3__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__0_carry__1_i_4__0
       (.I0(Q[0]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I3(Q[2]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .I5(Q[1]),
        .O(tmp_product__0_carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__0
       (.I0(Q[1]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__0
       (.I0(Q[1]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[2]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__0
       (.I0(Q[0]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .O(tmp_product__0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__0_carry_i_4__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I1(tmp_product__0_carry_i_8__0_n_0),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[2]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(tmp_product__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__0
       (.I0(Q[0]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_8__0_n_0));
  CARRY4 tmp_product__30_carry
       (.CI(1'b0),
        .CO({tmp_product__30_carry_n_0,tmp_product__30_carry_n_1,tmp_product__30_carry_n_2,tmp_product__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry_i_1__0_n_0,tmp_product__30_carry_i_2__0_n_0,tmp_product__30_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__30_carry_n_4,tmp_product__30_carry_n_5,tmp_product__30_carry_n_6,tmp_product__30_carry_n_7}),
        .S({tmp_product__30_carry_i_4__0_n_0,tmp_product__30_carry_i_5__0_n_0,tmp_product__30_carry_i_6__0_n_0,tmp_product__30_carry_i_7__0_n_0}));
  CARRY4 tmp_product__30_carry__0
       (.CI(tmp_product__30_carry_n_0),
        .CO({tmp_product__30_carry__0_n_0,tmp_product__30_carry__0_n_1,tmp_product__30_carry__0_n_2,tmp_product__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry__0_i_1__0_n_0,tmp_product__30_carry__0_i_2__0_n_0,tmp_product__30_carry__0_i_3__0_n_0,tmp_product__30_carry__0_i_4__0_n_0}),
        .O({tmp_product__30_carry__0_n_4,tmp_product__30_carry__0_n_5,tmp_product__30_carry__0_n_6,tmp_product__30_carry__0_n_7}),
        .S({tmp_product__30_carry__0_i_5__0_n_0,tmp_product__30_carry__0_i_6__0_n_0,tmp_product__30_carry__0_i_7__0_n_0,tmp_product__30_carry__0_i_8__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_10__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_11__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_12__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_1__0
       (.I0(Q[5]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I4(Q[3]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .O(tmp_product__30_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I4(Q[3]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .O(tmp_product__30_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I4(Q[3]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .O(tmp_product__30_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_4__0
       (.I0(Q[5]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I4(Q[3]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .O(tmp_product__30_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__30_carry__0_i_5__0
       (.I0(tmp_product__30_carry__0_i_1__0_n_0),
        .I1(Q[4]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I3(tmp_product__30_carry__0_i_9__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_6__0
       (.I0(tmp_product__30_carry__0_i_2__0_n_0),
        .I1(Q[4]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I3(tmp_product__30_carry__0_i_10__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_7__0
       (.I0(tmp_product__30_carry__0_i_3__0_n_0),
        .I1(Q[4]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I3(tmp_product__30_carry__0_i_11__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_8__0
       (.I0(tmp_product__30_carry__0_i_4__0_n_0),
        .I1(Q[4]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I3(tmp_product__30_carry__0_i_12__0_n_0),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_9__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_9__0_n_0));
  CARRY4 tmp_product__30_carry__1
       (.CI(tmp_product__30_carry__0_n_0),
        .CO({NLW_tmp_product__30_carry__1_CO_UNCONNECTED[3],tmp_product__30_carry__1_n_1,NLW_tmp_product__30_carry__1_CO_UNCONNECTED[1],tmp_product__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({NLW_tmp_product__30_carry__1_O_UNCONNECTED[3:2],tmp_product__30_carry__1_n_6,tmp_product__30_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__85_carry__0_i_5__0_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_1__0
       (.I0(Q[4]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[5]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I5(Q[3]),
        .O(tmp_product__30_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_2__0
       (.I0(Q[4]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[5]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_3__0
       (.I0(Q[3]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .O(tmp_product__30_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__30_carry_i_4__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I1(tmp_product__30_carry_i_8__0_n_0),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I5(Q[5]),
        .O(tmp_product__30_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_5__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[5]),
        .I2(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(tmp_product__30_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_6__0
       (.I0(Q[3]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_7__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry_i_8__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_8__0_n_0));
  CARRY4 tmp_product__59_carry
       (.CI(1'b0),
        .CO({tmp_product__59_carry_n_0,tmp_product__59_carry_n_1,tmp_product__59_carry_n_2,tmp_product__59_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry_i_1__0_n_0,tmp_product__59_carry_i_2__0_n_0,tmp_product__59_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__59_carry_n_4,tmp_product__59_carry_n_5,tmp_product__59_carry_n_6,tmp_product__59_carry_n_7}),
        .S({tmp_product__59_carry_i_4__0_n_0,tmp_product__59_carry_i_5__0_n_0,tmp_product__59_carry_i_6__0_n_0,tmp_product__59_carry_i_7__0_n_0}));
  CARRY4 tmp_product__59_carry__0
       (.CI(tmp_product__59_carry_n_0),
        .CO({tmp_product__59_carry__0_n_0,tmp_product__59_carry__0_n_1,tmp_product__59_carry__0_n_2,tmp_product__59_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry__0_i_1__0_n_0,tmp_product__59_carry__0_i_2__0_n_0,tmp_product__59_carry__0_i_3__0_n_0,tmp_product__59_carry__0_i_4__0_n_0}),
        .O({tmp_product__59_carry__0_n_4,tmp_product__59_carry__0_n_5,tmp_product__59_carry__0_n_6,tmp_product__59_carry__0_n_7}),
        .S({tmp_product__59_carry__0_i_5__0_n_0,tmp_product__59_carry__0_i_6__0_n_0,tmp_product__59_carry__0_i_7__0_n_0,tmp_product__59_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .O(tmp_product__59_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_2__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .O(tmp_product__59_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_3__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .O(tmp_product__59_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_4__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .O(tmp_product__59_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    tmp_product__59_carry__0_i_5__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I2(Q[7]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[7]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_6__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I2(Q[7]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[6]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_7__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I2(Q[7]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[5]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_8__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I2(Q[7]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[4]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_8__0_n_0));
  CARRY4 tmp_product__59_carry__1
       (.CI(tmp_product__59_carry__0_n_0),
        .CO({NLW_tmp_product__59_carry__1_CO_UNCONNECTED[3:1],tmp_product__59_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__85_carry__1_0}),
        .O({NLW_tmp_product__59_carry__1_O_UNCONNECTED[3:2],tmp_product__59_carry__1_n_6,tmp_product__59_carry__1_n_7}),
        .S({1'b0,1'b0,1'b1,tmp_product__85_carry__1_1}));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_1__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_2__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_3__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h9F606060)) 
    tmp_product__59_carry_i_4__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .I2(Q[7]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[3]),
        .I4(Q[6]),
        .O(tmp_product__59_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__59_carry_i_5__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[2]),
        .O(tmp_product__59_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__59_carry_i_6__0
       (.I0(Q[7]),
        .I1(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I2(Q[6]),
        .I3(tmp_31_reg_5042_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_7__0
       (.I0(tmp_31_reg_5042_pp0_iter14_reg[0]),
        .I1(Q[6]),
        .O(tmp_product__59_carry_i_7__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry
       (.CI(1'b0),
        .CO({tmp_product__85_carry_n_0,tmp_product__85_carry_n_1,tmp_product__85_carry_n_2,tmp_product__85_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry_i_1__0_n_0,tmp_product__85_carry_i_2__0_n_0,tmp_product__85_carry_i_3__0_n_0,tmp_product__85_carry_i_4__0_n_0}),
        .O(tmp_product__85_carry_i_8__0_0),
        .S({tmp_product__85_carry_i_5__0_n_0,tmp_product__85_carry_i_6__0_n_0,tmp_product__85_carry_i_7__0_n_0,tmp_product__85_carry_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__0
       (.CI(tmp_product__85_carry_n_0),
        .CO({tmp_product__85_carry__0_n_0,tmp_product__85_carry__0_n_1,tmp_product__85_carry__0_n_2,tmp_product__85_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry__0_i_1__0_n_0,tmp_product__85_carry__0_i_2__0_n_0,tmp_product__85_carry__0_i_3__0_n_0,tmp_product__85_carry__0_i_4__0_n_0}),
        .O(tmp_product__85_carry__0_i_8__0_0),
        .S({tmp_product__85_carry__0_i_5__0_n_0,tmp_product__85_carry__0_i_6__0_n_0,tmp_product__85_carry__0_i_7__0_n_0,tmp_product__85_carry__0_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_1__0
       (.I0(tmp_product__59_carry__0_n_7),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_2__0
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .O(tmp_product__85_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_3__0
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_4__0
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__85_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp_product__85_carry__0_i_5__0
       (.I0(tmp_product__0_carry__1_n_1),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__59_carry__0_n_6),
        .I4(tmp_product__30_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_6__0
       (.I0(tmp_product__85_carry__0_i_2__0_n_0),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_7__0
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .I3(tmp_product__85_carry__0_i_3__0_n_0),
        .O(tmp_product__85_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_8__0
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .I3(tmp_product__85_carry__0_i_4__0_n_0),
        .O(tmp_product__85_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__1
       (.CI(tmp_product__85_carry__0_n_0),
        .CO({NLW_tmp_product__85_carry__1_CO_UNCONNECTED[3],tmp_product__85_carry__1_n_1,tmp_product__85_carry__1_n_2,tmp_product__85_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__59_carry__1_n_7,tmp_product__85_carry__1_i_1__0_n_0,tmp_product__85_carry__1_i_2__0_n_0}),
        .O(tmp_product__85_carry__1_i_5__0_0),
        .S({tmp_product__59_carry__1_n_6,tmp_product__85_carry__1_i_3__0_n_0,tmp_product__85_carry__1_i_4__0_n_0,tmp_product__85_carry__1_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_1__0
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .O(tmp_product__85_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_2__0
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .O(tmp_product__85_carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product__85_carry__1_i_3__0
       (.I0(tmp_product__30_carry__1_n_1),
        .I1(tmp_product__59_carry__0_n_4),
        .I2(tmp_product__59_carry__1_n_7),
        .O(tmp_product__85_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_4__0
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .I2(tmp_product__59_carry__0_n_4),
        .I3(tmp_product__30_carry__1_n_1),
        .O(tmp_product__85_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_5__0
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .I2(tmp_product__59_carry__0_n_5),
        .I3(tmp_product__30_carry__1_n_6),
        .O(tmp_product__85_carry__1_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry_i_1__0
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .O(tmp_product__85_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_2__0
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__85_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_3__0
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_4__0
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .O(tmp_product__85_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_5__0
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__85_carry_i_1__0_n_0),
        .O(tmp_product__85_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_6__0
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(tmp_product__85_carry_i_2__0_n_0),
        .O(tmp_product__85_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__85_carry_i_7__0
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry_i_8__0
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__30_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__85_carry_i_8__0_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_mul_8s_8s_16_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_mul_8s_8s_16_1_1_38
   (O,
    tmp_product__85_carry_i_8__1_0,
    tmp_product__85_carry__0_i_8__1_0,
    tmp_product__85_carry__1_i_5__1_0,
    S,
    DI,
    tmp_product__85_carry__0_i_5__1_0,
    tmp_product__85_carry__1_0,
    tmp_product__85_carry__1_1,
    tmp_11_reg_5017_pp0_iter14_reg,
    Q,
    P);
  output [2:0]O;
  output [3:0]tmp_product__85_carry_i_8__1_0;
  output [3:0]tmp_product__85_carry__0_i_8__1_0;
  output [3:0]tmp_product__85_carry__1_i_5__1_0;
  output [0:0]S;
  input [1:0]DI;
  input [1:0]tmp_product__85_carry__0_i_5__1_0;
  input [0:0]tmp_product__85_carry__1_0;
  input [0:0]tmp_product__85_carry__1_1;
  input [7:0]tmp_11_reg_5017_pp0_iter14_reg;
  input [7:0]Q;
  input [0:0]P;

  wire [1:0]DI;
  wire [2:0]O;
  wire [0:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [7:0]tmp_11_reg_5017_pp0_iter14_reg;
  wire tmp_product__0_carry__0_i_10__1_n_0;
  wire tmp_product__0_carry__0_i_11__1_n_0;
  wire tmp_product__0_carry__0_i_12__1_n_0;
  wire tmp_product__0_carry__0_i_1__1_n_0;
  wire tmp_product__0_carry__0_i_2__1_n_0;
  wire tmp_product__0_carry__0_i_3__1_n_0;
  wire tmp_product__0_carry__0_i_4__1_n_0;
  wire tmp_product__0_carry__0_i_5__1_n_0;
  wire tmp_product__0_carry__0_i_6__5_n_0;
  wire tmp_product__0_carry__0_i_7__5_n_0;
  wire tmp_product__0_carry__0_i_8__5_n_0;
  wire tmp_product__0_carry__0_i_9__1_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1__1_n_0;
  wire tmp_product__0_carry__1_i_2__1_n_0;
  wire tmp_product__0_carry__1_i_3__1_n_0;
  wire tmp_product__0_carry__1_i_4__1_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry_i_1__1_n_0;
  wire tmp_product__0_carry_i_2__1_n_0;
  wire tmp_product__0_carry_i_3__1_n_0;
  wire tmp_product__0_carry_i_4__1_n_0;
  wire tmp_product__0_carry_i_5__1_n_0;
  wire tmp_product__0_carry_i_6__1_n_0;
  wire tmp_product__0_carry_i_7__1_n_0;
  wire tmp_product__0_carry_i_8__1_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__30_carry__0_i_10__1_n_0;
  wire tmp_product__30_carry__0_i_11__1_n_0;
  wire tmp_product__30_carry__0_i_12__1_n_0;
  wire tmp_product__30_carry__0_i_1__1_n_0;
  wire tmp_product__30_carry__0_i_2__1_n_0;
  wire tmp_product__30_carry__0_i_3__1_n_0;
  wire tmp_product__30_carry__0_i_4__1_n_0;
  wire tmp_product__30_carry__0_i_5__1_n_0;
  wire tmp_product__30_carry__0_i_6__1_n_0;
  wire tmp_product__30_carry__0_i_7__1_n_0;
  wire tmp_product__30_carry__0_i_8__1_n_0;
  wire tmp_product__30_carry__0_i_9__1_n_0;
  wire tmp_product__30_carry__0_n_0;
  wire tmp_product__30_carry__0_n_1;
  wire tmp_product__30_carry__0_n_2;
  wire tmp_product__30_carry__0_n_3;
  wire tmp_product__30_carry__0_n_4;
  wire tmp_product__30_carry__0_n_5;
  wire tmp_product__30_carry__0_n_6;
  wire tmp_product__30_carry__0_n_7;
  wire tmp_product__30_carry__1_n_1;
  wire tmp_product__30_carry__1_n_3;
  wire tmp_product__30_carry__1_n_6;
  wire tmp_product__30_carry__1_n_7;
  wire tmp_product__30_carry_i_1__1_n_0;
  wire tmp_product__30_carry_i_2__1_n_0;
  wire tmp_product__30_carry_i_3__1_n_0;
  wire tmp_product__30_carry_i_4__1_n_0;
  wire tmp_product__30_carry_i_5__1_n_0;
  wire tmp_product__30_carry_i_6__1_n_0;
  wire tmp_product__30_carry_i_7__1_n_0;
  wire tmp_product__30_carry_i_8__1_n_0;
  wire tmp_product__30_carry_n_0;
  wire tmp_product__30_carry_n_1;
  wire tmp_product__30_carry_n_2;
  wire tmp_product__30_carry_n_3;
  wire tmp_product__30_carry_n_4;
  wire tmp_product__30_carry_n_5;
  wire tmp_product__30_carry_n_6;
  wire tmp_product__30_carry_n_7;
  wire tmp_product__59_carry__0_i_1__1_n_0;
  wire tmp_product__59_carry__0_i_2__1_n_0;
  wire tmp_product__59_carry__0_i_3__1_n_0;
  wire tmp_product__59_carry__0_i_4__1_n_0;
  wire tmp_product__59_carry__0_i_5__1_n_0;
  wire tmp_product__59_carry__0_i_6__1_n_0;
  wire tmp_product__59_carry__0_i_7__1_n_0;
  wire tmp_product__59_carry__0_i_8__1_n_0;
  wire tmp_product__59_carry__0_n_0;
  wire tmp_product__59_carry__0_n_1;
  wire tmp_product__59_carry__0_n_2;
  wire tmp_product__59_carry__0_n_3;
  wire tmp_product__59_carry__0_n_4;
  wire tmp_product__59_carry__0_n_5;
  wire tmp_product__59_carry__0_n_6;
  wire tmp_product__59_carry__0_n_7;
  wire tmp_product__59_carry__1_n_3;
  wire tmp_product__59_carry__1_n_6;
  wire tmp_product__59_carry__1_n_7;
  wire tmp_product__59_carry_i_1__1_n_0;
  wire tmp_product__59_carry_i_2__1_n_0;
  wire tmp_product__59_carry_i_3__1_n_0;
  wire tmp_product__59_carry_i_4__1_n_0;
  wire tmp_product__59_carry_i_5__1_n_0;
  wire tmp_product__59_carry_i_6__1_n_0;
  wire tmp_product__59_carry_i_7__1_n_0;
  wire tmp_product__59_carry_n_0;
  wire tmp_product__59_carry_n_1;
  wire tmp_product__59_carry_n_2;
  wire tmp_product__59_carry_n_3;
  wire tmp_product__59_carry_n_4;
  wire tmp_product__59_carry_n_5;
  wire tmp_product__59_carry_n_6;
  wire tmp_product__59_carry_n_7;
  wire tmp_product__85_carry__0_i_1__1_n_0;
  wire tmp_product__85_carry__0_i_2__1_n_0;
  wire tmp_product__85_carry__0_i_3__1_n_0;
  wire tmp_product__85_carry__0_i_4__1_n_0;
  wire [1:0]tmp_product__85_carry__0_i_5__1_0;
  wire tmp_product__85_carry__0_i_5__1_n_0;
  wire tmp_product__85_carry__0_i_6__1_n_0;
  wire tmp_product__85_carry__0_i_7__1_n_0;
  wire [3:0]tmp_product__85_carry__0_i_8__1_0;
  wire tmp_product__85_carry__0_i_8__1_n_0;
  wire tmp_product__85_carry__0_n_0;
  wire tmp_product__85_carry__0_n_1;
  wire tmp_product__85_carry__0_n_2;
  wire tmp_product__85_carry__0_n_3;
  wire [0:0]tmp_product__85_carry__1_0;
  wire [0:0]tmp_product__85_carry__1_1;
  wire tmp_product__85_carry__1_i_1__1_n_0;
  wire tmp_product__85_carry__1_i_2__1_n_0;
  wire tmp_product__85_carry__1_i_3__1_n_0;
  wire tmp_product__85_carry__1_i_4__1_n_0;
  wire [3:0]tmp_product__85_carry__1_i_5__1_0;
  wire tmp_product__85_carry__1_i_5__1_n_0;
  wire tmp_product__85_carry__1_n_1;
  wire tmp_product__85_carry__1_n_2;
  wire tmp_product__85_carry__1_n_3;
  wire tmp_product__85_carry_i_1__1_n_0;
  wire tmp_product__85_carry_i_2__1_n_0;
  wire tmp_product__85_carry_i_3__1_n_0;
  wire tmp_product__85_carry_i_4__1_n_0;
  wire tmp_product__85_carry_i_5__1_n_0;
  wire tmp_product__85_carry_i_6__1_n_0;
  wire tmp_product__85_carry_i_7__1_n_0;
  wire [3:0]tmp_product__85_carry_i_8__1_0;
  wire tmp_product__85_carry_i_8__1_n_0;
  wire tmp_product__85_carry_n_0;
  wire tmp_product__85_carry_n_1;
  wire tmp_product__85_carry_n_2;
  wire tmp_product__85_carry_n_3;
  wire [3:1]NLW_tmp_product__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__30_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__59_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__59_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__85_carry__1_CO_UNCONNECTED;

  LUT3 #(
    .INIT(8'h96)) 
    p_carry_i_1__1
       (.I0(P),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__0_carry_n_4),
        .O(S));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__1_n_0,tmp_product__0_carry_i_2__1_n_0,tmp_product__0_carry_i_3__1_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,O}),
        .S({tmp_product__0_carry_i_4__1_n_0,tmp_product__0_carry_i_5__1_n_0,tmp_product__0_carry_i_6__1_n_0,tmp_product__0_carry_i_7__1_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry__0_i_1__1_n_0,tmp_product__0_carry__0_i_2__1_n_0,tmp_product__0_carry__0_i_3__1_n_0,tmp_product__0_carry__0_i_4__1_n_0}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_5__1_n_0,tmp_product__0_carry__0_i_6__5_n_0,tmp_product__0_carry__0_i_7__5_n_0,tmp_product__0_carry__0_i_8__5_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_10__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_11__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_12__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .O(tmp_product__0_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .O(tmp_product__0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .O(tmp_product__0_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__0_carry__0_i_5__1
       (.I0(tmp_product__0_carry__0_i_1__1_n_0),
        .I1(Q[1]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I3(tmp_product__0_carry__0_i_9__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_6__5
       (.I0(tmp_product__0_carry__0_i_2__1_n_0),
        .I1(Q[1]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I3(tmp_product__0_carry__0_i_10__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_7__5
       (.I0(tmp_product__0_carry__0_i_3__1_n_0),
        .I1(Q[1]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I3(tmp_product__0_carry__0_i_11__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_7__5_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__0_carry__0_i_8__5
       (.I0(tmp_product__0_carry__0_i_4__1_n_0),
        .I1(Q[1]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I3(tmp_product__0_carry__0_i_12__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I5(Q[0]),
        .O(tmp_product__0_carry__0_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry__0_i_9__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_9__1_n_0));
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_tmp_product__0_carry__1_CO_UNCONNECTED[3],tmp_product__0_carry__1_n_1,NLW_tmp_product__0_carry__1_CO_UNCONNECTED[1],tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__0_carry__1_i_1__1_n_0,tmp_product__0_carry__1_i_2__1_n_0}),
        .O({NLW_tmp_product__0_carry__1_O_UNCONNECTED[3:2],tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__0_carry__1_i_3__1_n_0,tmp_product__0_carry__1_i_4__1_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__1_i_1__1
       (.I0(Q[1]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .O(tmp_product__0_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    tmp_product__0_carry__1_i_2__1
       (.I0(Q[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    tmp_product__0_carry__1_i_3__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .O(tmp_product__0_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    tmp_product__0_carry__1_i_4__1
       (.I0(Q[0]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I3(Q[2]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .I5(Q[1]),
        .O(tmp_product__0_carry__1_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__1
       (.I0(Q[1]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I5(Q[0]),
        .O(tmp_product__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__1
       (.I0(Q[1]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[2]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__1
       (.I0(Q[0]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .O(tmp_product__0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__0_carry_i_4__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I1(tmp_product__0_carry_i_8__1_n_0),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[2]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(tmp_product__0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__1
       (.I0(Q[0]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[1]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .O(tmp_product__0_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__0_carry_i_8__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_8__1_n_0));
  CARRY4 tmp_product__30_carry
       (.CI(1'b0),
        .CO({tmp_product__30_carry_n_0,tmp_product__30_carry_n_1,tmp_product__30_carry_n_2,tmp_product__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry_i_1__1_n_0,tmp_product__30_carry_i_2__1_n_0,tmp_product__30_carry_i_3__1_n_0,1'b0}),
        .O({tmp_product__30_carry_n_4,tmp_product__30_carry_n_5,tmp_product__30_carry_n_6,tmp_product__30_carry_n_7}),
        .S({tmp_product__30_carry_i_4__1_n_0,tmp_product__30_carry_i_5__1_n_0,tmp_product__30_carry_i_6__1_n_0,tmp_product__30_carry_i_7__1_n_0}));
  CARRY4 tmp_product__30_carry__0
       (.CI(tmp_product__30_carry_n_0),
        .CO({tmp_product__30_carry__0_n_0,tmp_product__30_carry__0_n_1,tmp_product__30_carry__0_n_2,tmp_product__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__30_carry__0_i_1__1_n_0,tmp_product__30_carry__0_i_2__1_n_0,tmp_product__30_carry__0_i_3__1_n_0,tmp_product__30_carry__0_i_4__1_n_0}),
        .O({tmp_product__30_carry__0_n_4,tmp_product__30_carry__0_n_5,tmp_product__30_carry__0_n_6,tmp_product__30_carry__0_n_7}),
        .S({tmp_product__30_carry__0_i_5__1_n_0,tmp_product__30_carry__0_i_6__1_n_0,tmp_product__30_carry__0_i_7__1_n_0,tmp_product__30_carry__0_i_8__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_10__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_11__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_12__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_1__1
       (.I0(Q[5]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I4(Q[3]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .O(tmp_product__30_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_2__1
       (.I0(Q[5]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I4(Q[3]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .O(tmp_product__30_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I4(Q[3]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .O(tmp_product__30_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__30_carry__0_i_4__1
       (.I0(Q[5]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I4(Q[3]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .O(tmp_product__30_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    tmp_product__30_carry__0_i_5__1
       (.I0(tmp_product__30_carry__0_i_1__1_n_0),
        .I1(Q[4]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I3(tmp_product__30_carry__0_i_9__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_6__1
       (.I0(tmp_product__30_carry__0_i_2__1_n_0),
        .I1(Q[4]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I3(tmp_product__30_carry__0_i_10__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_7__1
       (.I0(tmp_product__30_carry__0_i_3__1_n_0),
        .I1(Q[4]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I3(tmp_product__30_carry__0_i_11__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    tmp_product__30_carry__0_i_8__1
       (.I0(tmp_product__30_carry__0_i_4__1_n_0),
        .I1(Q[4]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I3(tmp_product__30_carry__0_i_12__1_n_0),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I5(Q[3]),
        .O(tmp_product__30_carry__0_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry__0_i_9__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I1(Q[5]),
        .O(tmp_product__30_carry__0_i_9__1_n_0));
  CARRY4 tmp_product__30_carry__1
       (.CI(tmp_product__30_carry__0_n_0),
        .CO({NLW_tmp_product__30_carry__1_CO_UNCONNECTED[3],tmp_product__30_carry__1_n_1,NLW_tmp_product__30_carry__1_CO_UNCONNECTED[1],tmp_product__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({NLW_tmp_product__30_carry__1_O_UNCONNECTED[3:2],tmp_product__30_carry__1_n_6,tmp_product__30_carry__1_n_7}),
        .S({1'b0,1'b1,tmp_product__85_carry__0_i_5__1_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_1__1
       (.I0(Q[4]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[5]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I5(Q[3]),
        .O(tmp_product__30_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_2__1
       (.I0(Q[4]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[5]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_3__1
       (.I0(Q[3]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .O(tmp_product__30_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    tmp_product__30_carry_i_4__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I1(tmp_product__30_carry_i_8__1_n_0),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I5(Q[5]),
        .O(tmp_product__30_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__30_carry_i_5__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[5]),
        .I2(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(tmp_product__30_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__30_carry_i_6__1
       (.I0(Q[3]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[4]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .O(tmp_product__30_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__30_carry_i_7__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__30_carry_i_8__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I1(Q[3]),
        .O(tmp_product__30_carry_i_8__1_n_0));
  CARRY4 tmp_product__59_carry
       (.CI(1'b0),
        .CO({tmp_product__59_carry_n_0,tmp_product__59_carry_n_1,tmp_product__59_carry_n_2,tmp_product__59_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry_i_1__1_n_0,tmp_product__59_carry_i_2__1_n_0,tmp_product__59_carry_i_3__1_n_0,1'b0}),
        .O({tmp_product__59_carry_n_4,tmp_product__59_carry_n_5,tmp_product__59_carry_n_6,tmp_product__59_carry_n_7}),
        .S({tmp_product__59_carry_i_4__1_n_0,tmp_product__59_carry_i_5__1_n_0,tmp_product__59_carry_i_6__1_n_0,tmp_product__59_carry_i_7__1_n_0}));
  CARRY4 tmp_product__59_carry__0
       (.CI(tmp_product__59_carry_n_0),
        .CO({tmp_product__59_carry__0_n_0,tmp_product__59_carry__0_n_1,tmp_product__59_carry__0_n_2,tmp_product__59_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__59_carry__0_i_1__1_n_0,tmp_product__59_carry__0_i_2__1_n_0,tmp_product__59_carry__0_i_3__1_n_0,tmp_product__59_carry__0_i_4__1_n_0}),
        .O({tmp_product__59_carry__0_n_4,tmp_product__59_carry__0_n_5,tmp_product__59_carry__0_n_6,tmp_product__59_carry__0_n_7}),
        .S({tmp_product__59_carry__0_i_5__1_n_0,tmp_product__59_carry__0_i_6__1_n_0,tmp_product__59_carry__0_i_7__1_n_0,tmp_product__59_carry__0_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .O(tmp_product__59_carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_2__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .O(tmp_product__59_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_3__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .O(tmp_product__59_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__59_carry__0_i_4__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .O(tmp_product__59_carry__0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    tmp_product__59_carry__0_i_5__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I2(Q[7]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[7]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_6__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I2(Q[7]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[6]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_7__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I2(Q[7]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[5]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__59_carry__0_i_8__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I2(Q[7]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[4]),
        .I4(Q[6]),
        .O(tmp_product__59_carry__0_i_8__1_n_0));
  CARRY4 tmp_product__59_carry__1
       (.CI(tmp_product__59_carry__0_n_0),
        .CO({NLW_tmp_product__59_carry__1_CO_UNCONNECTED[3:1],tmp_product__59_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__85_carry__1_0}),
        .O({NLW_tmp_product__59_carry__1_O_UNCONNECTED[3:2],tmp_product__59_carry__1_n_6,tmp_product__59_carry__1_n_7}),
        .S({1'b0,1'b0,1'b1,tmp_product__85_carry__1_1}));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_1__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_2__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    tmp_product__59_carry_i_3__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[7]),
        .O(tmp_product__59_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h9F606060)) 
    tmp_product__59_carry_i_4__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .I2(Q[7]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[3]),
        .I4(Q[6]),
        .O(tmp_product__59_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__59_carry_i_5__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[2]),
        .O(tmp_product__59_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__59_carry_i_6__1
       (.I0(Q[7]),
        .I1(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I2(Q[6]),
        .I3(tmp_11_reg_5017_pp0_iter14_reg[1]),
        .O(tmp_product__59_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__59_carry_i_7__1
       (.I0(tmp_11_reg_5017_pp0_iter14_reg[0]),
        .I1(Q[6]),
        .O(tmp_product__59_carry_i_7__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry
       (.CI(1'b0),
        .CO({tmp_product__85_carry_n_0,tmp_product__85_carry_n_1,tmp_product__85_carry_n_2,tmp_product__85_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry_i_1__1_n_0,tmp_product__85_carry_i_2__1_n_0,tmp_product__85_carry_i_3__1_n_0,tmp_product__85_carry_i_4__1_n_0}),
        .O(tmp_product__85_carry_i_8__1_0),
        .S({tmp_product__85_carry_i_5__1_n_0,tmp_product__85_carry_i_6__1_n_0,tmp_product__85_carry_i_7__1_n_0,tmp_product__85_carry_i_8__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__0
       (.CI(tmp_product__85_carry_n_0),
        .CO({tmp_product__85_carry__0_n_0,tmp_product__85_carry__0_n_1,tmp_product__85_carry__0_n_2,tmp_product__85_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__85_carry__0_i_1__1_n_0,tmp_product__85_carry__0_i_2__1_n_0,tmp_product__85_carry__0_i_3__1_n_0,tmp_product__85_carry__0_i_4__1_n_0}),
        .O(tmp_product__85_carry__0_i_8__1_0),
        .S({tmp_product__85_carry__0_i_5__1_n_0,tmp_product__85_carry__0_i_6__1_n_0,tmp_product__85_carry__0_i_7__1_n_0,tmp_product__85_carry__0_i_8__1_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_1__1
       (.I0(tmp_product__59_carry__0_n_7),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_2__1
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .O(tmp_product__85_carry__0_i_2__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_3__1
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_3__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry__0_i_4__1
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__85_carry__0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp_product__85_carry__0_i_5__1
       (.I0(tmp_product__0_carry__1_n_1),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__59_carry__0_n_6),
        .I4(tmp_product__30_carry__1_n_7),
        .O(tmp_product__85_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_6__1
       (.I0(tmp_product__85_carry__0_i_2__1_n_0),
        .I1(tmp_product__30_carry__0_n_4),
        .I2(tmp_product__59_carry__0_n_7),
        .I3(tmp_product__0_carry__1_n_1),
        .O(tmp_product__85_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_7__1
       (.I0(tmp_product__59_carry_n_4),
        .I1(tmp_product__30_carry__0_n_5),
        .I2(tmp_product__0_carry__1_n_6),
        .I3(tmp_product__85_carry__0_i_3__1_n_0),
        .O(tmp_product__85_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry__0_i_8__1
       (.I0(tmp_product__59_carry_n_5),
        .I1(tmp_product__30_carry__0_n_6),
        .I2(tmp_product__0_carry__1_n_7),
        .I3(tmp_product__85_carry__0_i_4__1_n_0),
        .O(tmp_product__85_carry__0_i_8__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__85_carry__1
       (.CI(tmp_product__85_carry__0_n_0),
        .CO({NLW_tmp_product__85_carry__1_CO_UNCONNECTED[3],tmp_product__85_carry__1_n_1,tmp_product__85_carry__1_n_2,tmp_product__85_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__59_carry__1_n_7,tmp_product__85_carry__1_i_1__1_n_0,tmp_product__85_carry__1_i_2__1_n_0}),
        .O(tmp_product__85_carry__1_i_5__1_0),
        .S({tmp_product__59_carry__1_n_6,tmp_product__85_carry__1_i_3__1_n_0,tmp_product__85_carry__1_i_4__1_n_0,tmp_product__85_carry__1_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_1__1
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .O(tmp_product__85_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry__1_i_2__1
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .O(tmp_product__85_carry__1_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    tmp_product__85_carry__1_i_3__1
       (.I0(tmp_product__30_carry__1_n_1),
        .I1(tmp_product__59_carry__0_n_4),
        .I2(tmp_product__59_carry__1_n_7),
        .O(tmp_product__85_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_4__1
       (.I0(tmp_product__30_carry__1_n_6),
        .I1(tmp_product__59_carry__0_n_5),
        .I2(tmp_product__59_carry__0_n_4),
        .I3(tmp_product__30_carry__1_n_1),
        .O(tmp_product__85_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry__1_i_5__1
       (.I0(tmp_product__30_carry__1_n_7),
        .I1(tmp_product__59_carry__0_n_6),
        .I2(tmp_product__59_carry__0_n_5),
        .I3(tmp_product__30_carry__1_n_6),
        .O(tmp_product__85_carry__1_i_5__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__85_carry_i_1__1
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .O(tmp_product__85_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_2__1
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__85_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_3__1
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__85_carry_i_4__1
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .O(tmp_product__85_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_5__1
       (.I0(tmp_product__59_carry_n_6),
        .I1(tmp_product__30_carry__0_n_7),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__85_carry_i_1__1_n_0),
        .O(tmp_product__85_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__85_carry_i_6__1
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__30_carry_n_4),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(tmp_product__85_carry_i_2__1_n_0),
        .O(tmp_product__85_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__85_carry_i_7__1
       (.I0(tmp_product__30_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .I2(tmp_product__0_carry__0_n_7),
        .I3(tmp_product__30_carry_n_6),
        .O(tmp_product__85_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__85_carry_i_8__1
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__30_carry_n_7),
        .I2(tmp_product__30_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__85_carry_i_8__1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1
   (ap_clk_0,
    ap_clk_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    select_ln54_reg_4505_pp0_iter4_reg,
    select_ln54_reg_4505_pp0_iter5_reg,
    select_ln54_reg_4505_pp0_iter6_reg,
    D);
  output ap_clk_0;
  output ap_clk_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [1:0]select_ln54_reg_4505_pp0_iter4_reg;
  input [0:0]select_ln54_reg_4505_pp0_iter5_reg;
  input [0:0]select_ln54_reg_4505_pp0_iter6_reg;
  input [0:0]D;

  wire [0:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0;
  wire depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1;
  wire [1:0]select_ln54_reg_4505_pp0_iter4_reg;
  wire [0:0]select_ln54_reg_4505_pp0_iter5_reg;
  wire [0:0]select_ln54_reg_4505_pp0_iter6_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40 depthwise_conv_urem_5ns_3ns_2_9_1_divider_u
       (.D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[3].remd_tmp_reg[4][2]_0 (depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1),
        .\loop[3].remd_tmp_reg[4][3]_0 (depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0),
        .select_ln54_reg_4505_pp0_iter4_reg(select_ln54_reg_4505_pp0_iter4_reg),
        .select_ln54_reg_4505_pp0_iter5_reg(select_ln54_reg_4505_pp0_iter5_reg),
        .select_ln54_reg_4505_pp0_iter6_reg(select_ln54_reg_4505_pp0_iter6_reg));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U47/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1),
        .Q(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_urem_5ns_3ns_2_9_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_39
   (ap_clk_0,
    ap_clk_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    j_2_mid2_reg_4493_pp0_iter4_reg,
    j_2_mid2_reg_4493_pp0_iter5_reg,
    j_2_mid2_reg_4493_pp0_iter6_reg,
    j_2_mid2_reg_4493_pp0_iter7_reg);
  output ap_clk_0;
  output ap_clk_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [1:0]j_2_mid2_reg_4493_pp0_iter4_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter5_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter6_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter7_reg;

  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0;
  wire depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1;
  wire [1:0]j_2_mid2_reg_4493_pp0_iter4_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter5_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter6_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter7_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider depthwise_conv_urem_5ns_3ns_2_9_1_divider_u
       (.ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .j_2_mid2_reg_4493_pp0_iter4_reg(j_2_mid2_reg_4493_pp0_iter4_reg),
        .j_2_mid2_reg_4493_pp0_iter5_reg(j_2_mid2_reg_4493_pp0_iter5_reg),
        .j_2_mid2_reg_4493_pp0_iter6_reg(j_2_mid2_reg_4493_pp0_iter6_reg),
        .j_2_mid2_reg_4493_pp0_iter7_reg(j_2_mid2_reg_4493_pp0_iter7_reg),
        .\loop[3].remd_tmp_reg[4][2]_0 (depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1),
        .\loop[3].remd_tmp_reg[4][3]_0 (depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_0),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_compute_VITIS_LOOP_54_5_VITIS_LOOP_55_6_fu_1557/urem_5ns_3ns_2_9_1_U49/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_5ns_3ns_2_9_1_divider_u_n_1),
        .Q(ap_clk_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider
   (\loop[3].remd_tmp_reg[4][3]_0 ,
    \loop[3].remd_tmp_reg[4][2]_0 ,
    j_2_mid2_reg_4493_pp0_iter4_reg,
    j_2_mid2_reg_4493_pp0_iter5_reg,
    j_2_mid2_reg_4493_pp0_iter6_reg,
    j_2_mid2_reg_4493_pp0_iter7_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output \loop[3].remd_tmp_reg[4][3]_0 ;
  output \loop[3].remd_tmp_reg[4][2]_0 ;
  input [1:0]j_2_mid2_reg_4493_pp0_iter4_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter5_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter6_reg;
  input [0:0]j_2_mid2_reg_4493_pp0_iter7_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]j_2_mid2_reg_4493_pp0_iter4_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter5_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter6_reg;
  wire [0:0]j_2_mid2_reg_4493_pp0_iter7_reg;
  wire \loop[1].remd_tmp[2][0]_i_1__2_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1__1_n_0 ;
  wire \loop[1].remd_tmp_reg_n_0_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][1] ;
  wire \loop[2].remd_tmp[3][0]_i_1__2_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1__0_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1__0_n_0 ;
  wire \loop[2].remd_tmp_reg_n_0_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1__2_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1__0_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1__0_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1__0_n_0 ;
  wire \loop[3].remd_tmp_reg[4][2]_0 ;
  wire \loop[3].remd_tmp_reg[4][3]_0 ;
  wire \loop[3].remd_tmp_reg_n_0_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][3] ;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1__2 
       (.I0(j_2_mid2_reg_4493_pp0_iter4_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter4_reg[0]),
        .O(\loop[1].remd_tmp[2][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_1__1 
       (.I0(j_2_mid2_reg_4493_pp0_iter4_reg[1]),
        .I1(j_2_mid2_reg_4493_pp0_iter4_reg[0]),
        .O(\loop[1].remd_tmp[2][1]_i_1__1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].remd_tmp[2][0]_i_1__2_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].remd_tmp[2][1]_i_1__1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1__2 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I2(j_2_mid2_reg_4493_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(j_2_mid2_reg_4493_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(j_2_mid2_reg_4493_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][2]_i_1__0_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__2_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1__0_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1__0_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1__2 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I3(j_2_mid2_reg_4493_pp0_iter6_reg),
        .O(\loop[3].remd_tmp[4][0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1__0 
       (.I0(j_2_mid2_reg_4493_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1__0 
       (.I0(j_2_mid2_reg_4493_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1__0 
       (.I0(j_2_mid2_reg_4493_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][3]_i_1__0_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__2_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1__0_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1__0_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1__0_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \remd_reg[0]_srl2_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I4(j_2_mid2_reg_4493_pp0_iter7_reg),
        .O(\loop[3].remd_tmp_reg[4][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \remd_reg[1]_srl2_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(j_2_mid2_reg_4493_pp0_iter7_reg),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[3].remd_tmp_reg[4][2]_0 ));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_urem_5ns_3ns_2_9_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_5ns_3ns_2_9_1_divider_40
   (\loop[3].remd_tmp_reg[4][3]_0 ,
    \loop[3].remd_tmp_reg[4][2]_0 ,
    select_ln54_reg_4505_pp0_iter4_reg,
    select_ln54_reg_4505_pp0_iter5_reg,
    select_ln54_reg_4505_pp0_iter6_reg,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output \loop[3].remd_tmp_reg[4][3]_0 ;
  output \loop[3].remd_tmp_reg[4][2]_0 ;
  input [1:0]select_ln54_reg_4505_pp0_iter4_reg;
  input [0:0]select_ln54_reg_4505_pp0_iter5_reg;
  input [0:0]select_ln54_reg_4505_pp0_iter6_reg;
  input [0:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire [0:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \loop[1].remd_tmp[2][0]_i_1__1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_2__0_n_0 ;
  wire \loop[1].remd_tmp_reg_n_0_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][1] ;
  wire \loop[2].remd_tmp[3][0]_i_1__1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp_reg_n_0_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1__1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp_reg[4][2]_0 ;
  wire \loop[3].remd_tmp_reg[4][3]_0 ;
  wire \loop[3].remd_tmp_reg_n_0_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][3] ;
  wire [1:0]select_ln54_reg_4505_pp0_iter4_reg;
  wire [0:0]select_ln54_reg_4505_pp0_iter5_reg;
  wire [0:0]select_ln54_reg_4505_pp0_iter6_reg;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1__1 
       (.I0(select_ln54_reg_4505_pp0_iter4_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter4_reg[0]),
        .O(\loop[1].remd_tmp[2][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_2__0 
       (.I0(select_ln54_reg_4505_pp0_iter4_reg[1]),
        .I1(select_ln54_reg_4505_pp0_iter4_reg[0]),
        .O(\loop[1].remd_tmp[2][1]_i_2__0_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].remd_tmp[2][0]_i_1__1_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[1].remd_tmp[2][1]_i_2__0_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1__1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I2(select_ln54_reg_4505_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(select_ln54_reg_4505_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(select_ln54_reg_4505_pp0_iter5_reg),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I3(select_ln54_reg_4505_pp0_iter6_reg),
        .O(\loop[3].remd_tmp[4][0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(select_ln54_reg_4505_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(select_ln54_reg_4505_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(select_ln54_reg_4505_pp0_iter6_reg),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \remd_reg[0]_srl2_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I4(D),
        .O(\loop[3].remd_tmp_reg[4][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \remd_reg[1]_srl2_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(D),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[3].remd_tmp_reg[4][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1
   (ap_clk_0,
    ap_clk_1,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    Q,
    ap_clk);
  output ap_clk_0;
  output ap_clk_1;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [5:0]Q;
  input ap_clk;

  wire [5:0]Q;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0;
  wire depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25 depthwise_conv_urem_6ns_3ns_2_10_1_divider_u
       (.Q(Q),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\loop[4].remd_tmp_reg[5][3]_0 (depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0),
        .\loop[4].remd_tmp_reg[5][4]_0 (depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_1),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_0),
        .Q(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_urem_6ns_3ns_2_10_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_24
   (ap_block_pp0_stage0_subdone_grp0_done_reg,
    D,
    WEA,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[10]_3 ,
    \ap_CS_fsm_reg[10]_4 ,
    \ap_CS_fsm_reg[10]_5 ,
    \ap_CS_fsm_reg[10]_6 ,
    ap_clk,
    \loop[4].dividend_tmp_reg[5][5]__0 ,
    Q,
    ap_enable_reg_pp0_iter12,
    urem_ln31_reg_631,
    grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0,
    tmp_product,
    icmp_ln30_reg_582,
    and_ln29_reg_588);
  output ap_block_pp0_stage0_subdone_grp0_done_reg;
  output [5:0]D;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[10]_1 ;
  output [0:0]\ap_CS_fsm_reg[10]_2 ;
  output [0:0]\ap_CS_fsm_reg[10]_3 ;
  output [0:0]\ap_CS_fsm_reg[10]_4 ;
  output [0:0]\ap_CS_fsm_reg[10]_5 ;
  output [0:0]\ap_CS_fsm_reg[10]_6 ;
  input ap_clk;
  input \loop[4].dividend_tmp_reg[5][5]__0 ;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter12;
  input [1:0]urem_ln31_reg_631;
  input grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0;
  input [5:0]tmp_product;
  input icmp_ln30_reg_582;
  input and_ln29_reg_588;

  wire [5:0]D;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire and_ln29_reg_588;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[10]_1 ;
  wire [0:0]\ap_CS_fsm_reg[10]_2 ;
  wire [0:0]\ap_CS_fsm_reg[10]_3 ;
  wire [0:0]\ap_CS_fsm_reg[10]_4 ;
  wire [0:0]\ap_CS_fsm_reg[10]_5 ;
  wire [0:0]\ap_CS_fsm_reg[10]_6 ;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7;
  wire depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8;
  wire grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0;
  wire [1:0]grp_fu_450_p2;
  wire icmp_ln30_reg_582;
  wire \loop[4].dividend_tmp_reg[5][5]__0 ;
  wire [5:0]tmp_product;
  wire [1:0]urem_ln31_reg_631;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider depthwise_conv_urem_6ns_3ns_2_10_1_divider_u
       (.D(D),
        .E(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .Q({depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7,depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8}),
        .and_ln29_reg_588(and_ln29_reg_588),
        .ap_clk(ap_clk),
        .icmp_ln30_reg_582(icmp_ln30_reg_582),
        .\loop[4].dividend_tmp_reg[5][5]__0_0 (\loop[4].dividend_tmp_reg[5][5]__0 ),
        .tmp_product(tmp_product));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_13__7
       (.I0(Q),
        .I1(grp_fu_450_p2[1]),
        .I2(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0),
        .I3(urem_ln31_reg_631[1]),
        .I4(grp_fu_450_p2[0]),
        .I5(urem_ln31_reg_631[0]),
        .O(\ap_CS_fsm_reg[10]_3 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_9
       (.I0(Q),
        .I1(\loop[4].dividend_tmp_reg[5][5]__0 ),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(grp_fu_450_p2[1]),
        .I4(grp_fu_450_p2[0]),
        .I5(urem_ln31_reg_631[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_9__0
       (.I0(Q),
        .I1(\loop[4].dividend_tmp_reg[5][5]__0 ),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(grp_fu_450_p2[1]),
        .I4(urem_ln31_reg_631[1]),
        .I5(grp_fu_450_p2[0]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_9__1
       (.I0(Q),
        .I1(grp_fu_450_p2[1]),
        .I2(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0),
        .I3(urem_ln31_reg_631[1]),
        .I4(grp_fu_450_p2[0]),
        .I5(urem_ln31_reg_631[0]),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_9__2
       (.I0(Q),
        .I1(grp_fu_450_p2[1]),
        .I2(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0),
        .I3(urem_ln31_reg_631[1]),
        .I4(grp_fu_450_p2[0]),
        .I5(urem_ln31_reg_631[0]),
        .O(\ap_CS_fsm_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_9__3
       (.I0(Q),
        .I1(grp_fu_450_p2[1]),
        .I2(grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518_in_buf_3_ce0),
        .I3(urem_ln31_reg_631[1]),
        .I4(urem_ln31_reg_631[0]),
        .I5(grp_fu_450_p2[0]),
        .O(\ap_CS_fsm_reg[10]_2 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_9__4
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(\loop[4].dividend_tmp_reg[5][5]__0 ),
        .I3(urem_ln31_reg_631[1]),
        .I4(urem_ln31_reg_631[0]),
        .I5(grp_fu_450_p2[1]),
        .O(\ap_CS_fsm_reg[10]_4 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_9__5
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(\loop[4].dividend_tmp_reg[5][5]__0 ),
        .I3(urem_ln31_reg_631[1]),
        .I4(urem_ln31_reg_631[0]),
        .I5(grp_fu_450_p2[1]),
        .O(\ap_CS_fsm_reg[10]_5 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_reg_i_9__6
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(\loop[4].dividend_tmp_reg[5][5]__0 ),
        .I3(grp_fu_450_p2[1]),
        .I4(urem_ln31_reg_631[1]),
        .O(\ap_CS_fsm_reg[10]_6 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_8),
        .Q(grp_fu_450_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(depthwise_conv_urem_6ns_3ns_2_10_1_divider_u_n_7),
        .Q(grp_fu_450_p2[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider
   (E,
    D,
    Q,
    ap_clk,
    \loop[4].dividend_tmp_reg[5][5]__0_0 ,
    tmp_product,
    icmp_ln30_reg_582,
    and_ln29_reg_588);
  output [0:0]E;
  output [5:0]D;
  output [1:0]Q;
  input ap_clk;
  input \loop[4].dividend_tmp_reg[5][5]__0_0 ;
  input [5:0]tmp_product;
  input icmp_ln30_reg_582;
  input and_ln29_reg_588;

  wire [5:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire and_ln29_reg_588;
  wire ap_clk;
  wire \dividend_tmp_reg[0][4]_srl3_n_0 ;
  wire \dividend_tmp_reg[0][5]_srl3_n_0 ;
  wire icmp_ln30_reg_582;
  wire \loop[0].dividend_tmp_reg[1][4]_srl4_n_0 ;
  wire \loop[0].dividend_tmp_reg[1][5]__0_n_0 ;
  wire \loop[0].remd_tmp_reg[1][0]__0_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][4]_srl5_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][5]__0_n_0 ;
  wire \loop[1].remd_tmp[2][0]_i_1__0_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1__0_n_0 ;
  wire \loop[1].remd_tmp_reg_n_0_[2][0] ;
  wire \loop[1].remd_tmp_reg_n_0_[2][1] ;
  wire \loop[2].dividend_tmp_reg[3][4]_srl6_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][5]__0_n_0 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp_reg_n_0_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_0_[3][2] ;
  wire \loop[3].dividend_tmp_reg[4][4]_srl7_n_0 ;
  wire \loop[3].dividend_tmp_reg[4][5]__0_n_0 ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp_reg_n_0_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_0_[4][3] ;
  wire \loop[4].dividend_tmp_reg[5][5]__0_0 ;
  wire \loop[4].dividend_tmp_reg[5][5]__0_n_0 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp_reg_n_0_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_0_[5][4] ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire [5:0]tmp_product;
  wire tmp_product_i_7_n_0;

  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][4]_srl3 " *) 
  SRL16E \dividend_tmp_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(\dividend_tmp_reg[0][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][5]_srl3 " *) 
  SRL16E \dividend_tmp_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(\dividend_tmp_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl4 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[0].dividend_tmp_reg[1][4]_srl4_n_0 ));
  FDRE \loop[0].dividend_tmp_reg[1][5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend_tmp_reg[0][4]_srl3_n_0 ),
        .Q(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend_tmp_reg[0][5]_srl3_n_0 ),
        .Q(\loop[0].remd_tmp_reg[1][0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl5 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[1].dividend_tmp_reg[2][4]_srl5_n_0 ));
  FDRE \loop[1].dividend_tmp_reg[2][5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].dividend_tmp_reg[1][4]_srl4_n_0 ),
        .Q(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1__0 
       (.I0(\loop[0].remd_tmp_reg[1][0]__0_n_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][5]__0_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_1__0 
       (.I0(\loop[0].remd_tmp_reg[1][0]__0_n_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][1]_i_1__0_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][0]_i_1__0_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][1]_i_1__0_n_0 ),
        .Q(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl6 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[2].dividend_tmp_reg[3][4]_srl6_n_0 ));
  FDRE \loop[2].dividend_tmp_reg[3][5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].dividend_tmp_reg[2][4]_srl5_n_0 ),
        .Q(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg_n_0_[2][1] ),
        .I1(\loop[1].remd_tmp_reg_n_0_[2][0] ),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U4/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl7 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[3].dividend_tmp_reg[4][4]_srl7_n_0 ));
  FDRE \loop[3].dividend_tmp_reg[4][5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].dividend_tmp_reg[3][4]_srl6_n_0 ),
        .Q(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I3(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg_n_0_[3][0] ),
        .I2(\loop[2].remd_tmp_reg_n_0_[3][1] ),
        .I3(\loop[2].remd_tmp_reg_n_0_[3][2] ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].dividend_tmp_reg[4][4]_srl7_n_0 ),
        .Q(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I3(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I4(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC333C222)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hA999A888)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_0_[4][2] ),
        .I1(\loop[3].remd_tmp_reg_n_0_[4][1] ),
        .I2(\loop[3].remd_tmp_reg_n_0_[4][0] ),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg_n_0_[4][3] ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000001FFFFFEFE)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .I1(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .I3(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .I4(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .I5(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C38)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_0_[5][3] ),
        .I1(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg_n_0_[5][0] ),
        .I3(\loop[4].remd_tmp_reg_n_0_[5][1] ),
        .I4(\loop[4].remd_tmp_reg_n_0_[5][2] ),
        .I5(\loop[4].remd_tmp_reg_n_0_[5][4] ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_product_i_1
       (.I0(tmp_product_i_7_n_0),
        .I1(tmp_product[4]),
        .I2(icmp_ln30_reg_582),
        .I3(tmp_product[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    tmp_product_i_2
       (.I0(tmp_product_i_7_n_0),
        .I1(icmp_ln30_reg_582),
        .I2(tmp_product[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    tmp_product_i_3
       (.I0(tmp_product[1]),
        .I1(tmp_product[0]),
        .I2(and_ln29_reg_588),
        .I3(tmp_product[2]),
        .I4(icmp_ln30_reg_582),
        .I5(tmp_product[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    tmp_product_i_4
       (.I0(and_ln29_reg_588),
        .I1(tmp_product[0]),
        .I2(tmp_product[1]),
        .I3(icmp_ln30_reg_582),
        .I4(tmp_product[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h0708)) 
    tmp_product_i_5
       (.I0(tmp_product[0]),
        .I1(and_ln29_reg_588),
        .I2(icmp_ln30_reg_582),
        .I3(tmp_product[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    tmp_product_i_6
       (.I0(icmp_ln30_reg_582),
        .I1(tmp_product[0]),
        .I2(and_ln29_reg_588),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    tmp_product_i_7
       (.I0(tmp_product[3]),
        .I1(tmp_product[1]),
        .I2(tmp_product[0]),
        .I3(icmp_ln30_reg_582),
        .I4(and_ln29_reg_588),
        .I5(tmp_product[2]),
        .O(tmp_product_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_urem_6ns_3ns_2_10_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_urem_6ns_3ns_2_10_1_divider_25
   (\loop[4].remd_tmp_reg[5][3]_0 ,
    \loop[4].remd_tmp_reg[5][4]_0 ,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    Q,
    ap_clk);
  output \loop[4].remd_tmp_reg[5][3]_0 ;
  output \loop[4].remd_tmp_reg[5][4]_0 ;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [5:0]Q;
  input ap_clk;

  wire [5:0]Q;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_clk;
  wire \dividend_tmp_reg[0][4]_srl2_n_0 ;
  wire \dividend_tmp_reg[0][5]_srl2_n_0 ;
  wire \loop[0].dividend_tmp_reg[1][4]_srl3_n_0 ;
  wire \loop[0].dividend_tmp_reg[1][5]__0_n_0 ;
  wire [0:0]\loop[0].remd_tmp_reg[1]_0 ;
  wire \loop[1].dividend_tmp_reg[2][4]_srl4_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][5]__0_n_0 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_2_n_0 ;
  wire [1:0]\loop[1].remd_tmp_reg[2]_1 ;
  wire \loop[2].dividend_tmp_reg[3][4]_srl5_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][5]__0_n_0 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire [2:0]\loop[2].remd_tmp_reg[3]_2 ;
  wire \loop[3].dividend_tmp_reg[4][4]_srl6_n_0 ;
  wire \loop[3].dividend_tmp_reg[4][5]__0_n_0 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire [3:0]\loop[3].remd_tmp_reg[4]_3 ;
  wire \loop[4].dividend_tmp_reg[5][5]__0_n_0 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp_reg[5][3]_0 ;
  wire \loop[4].remd_tmp_reg[5][4]_0 ;
  wire [4:0]\loop[4].remd_tmp_reg[5]_4 ;

  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][4]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(\dividend_tmp_reg[0][4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][5]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(\dividend_tmp_reg[0][5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(\loop[0].dividend_tmp_reg[1][4]_srl3_n_0 ));
  FDRE \loop[0].dividend_tmp_reg[1][5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\dividend_tmp_reg[0][4]_srl2_n_0 ),
        .Q(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\dividend_tmp_reg[0][5]_srl2_n_0 ),
        .Q(\loop[0].remd_tmp_reg[1]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(\loop[1].dividend_tmp_reg[2][4]_srl4_n_0 ));
  FDRE \loop[1].dividend_tmp_reg[2][5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[0].dividend_tmp_reg[1][4]_srl3_n_0 ),
        .Q(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][5]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][1]_i_2_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[1].remd_tmp[2][1]_i_2_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_1 [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(\loop[2].dividend_tmp_reg[3][4]_srl5_n_0 ));
  FDRE \loop[2].dividend_tmp_reg[3][5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[1].dividend_tmp_reg[2][4]_srl4_n_0 ),
        .Q(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I2(\loop[1].dividend_tmp_reg[2][5]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_depthwise_conv_Pipeline_load_input_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_1518/urem_6ns_3ns_2_10_1_U2/depthwise_conv_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[3].dividend_tmp_reg[4][4]_srl6_n_0 ));
  FDRE \loop[3].dividend_tmp_reg[4][5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[2].dividend_tmp_reg[3][4]_srl5_n_0 ),
        .Q(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_2 [2]),
        .I1(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I3(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][5]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [3]),
        .R(1'b0));
  FDRE \loop[4].dividend_tmp_reg[5][5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[3].dividend_tmp_reg[4][4]_srl6_n_0 ),
        .Q(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [3]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I3(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I4(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC333C222)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hA999A888)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][5]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000001FFFFFEFE)) 
    \remd_reg[0]_srl2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [4]),
        .I1(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I2(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I5(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .O(\loop[4].remd_tmp_reg[5][4]_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C38)) 
    \remd_reg[1]_srl2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][5]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[4].remd_tmp_reg[5][3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_15_d0,
    p_0_in__9,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_15_d0;
  input p_0_in__9;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__9;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [7:0]w_buf_15_d0;
  wire [2:0]w_buf_address0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__9));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_10
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__12,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__12;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__12;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__12));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_11
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__13,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__13;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__13;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__13));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_12
   (w_buf_10_address1_local,
    \ap_CS_fsm_reg[23] ,
    q1,
    q0,
    Q,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__14,
    w_buf_address0,
    \q1_reg[0]_0 ,
    \q0_reg[7]_0 );
  output [2:0]w_buf_10_address1_local;
  output \ap_CS_fsm_reg[23] ;
  output [7:0]q1;
  output [7:0]q0;
  input [2:0]Q;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__14;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[23] ;
  wire ap_clk;
  wire p_0_in__14;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  LUT2 #(
    .INIT(4'hE)) 
    \q0[7]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[23] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_15_0_0_i_6
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(w_buf_10_address1_local[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_7
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(w_buf_10_address1_local[1]));
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_0_15_0_0_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(w_buf_10_address1_local[2]));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q[2]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__14));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_13
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__0,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__0;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__0;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_14
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__1,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__1;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__1;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_15
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__2,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__2;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__2;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_16
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__3,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__3;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__3;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_17
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__4,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__4;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__4;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_18
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__5,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__5;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__5;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_19
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__6,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__6;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__6;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_20
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__7,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__7;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__7;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_21
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in__8,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in__8;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__8;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__8));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_22
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_d0,
    p_0_in,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_d0;
  input p_0_in;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [2:0]w_buf_address0;
  wire [7:0]w_buf_d0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_8
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_15_d0,
    p_0_in__10,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_15_d0;
  input p_0_in__10;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__10;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [7:0]w_buf_15_d0;
  wire [2:0]w_buf_address0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__10));
endmodule

(* ORIG_REF_NAME = "depthwise_conv_w_buf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv_w_buf_RAM_AUTO_1R1W_9
   (q1,
    q0,
    E,
    ap_clk,
    w_buf_15_d0,
    p_0_in__11,
    w_buf_address0,
    \q1_reg[0]_0 ,
    w_buf_10_address1_local,
    Q,
    \q0_reg[7]_0 );
  output [7:0]q1;
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]w_buf_15_d0;
  input p_0_in__11;
  input [2:0]w_buf_address0;
  input [0:0]\q1_reg[0]_0 ;
  input [2:0]w_buf_10_address1_local;
  input [0:0]Q;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0_in__11;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire [0:0]\q1_reg[0]_0 ;
  wire [2:0]w_buf_10_address1_local;
  wire [7:0]w_buf_15_d0;
  wire [2:0]w_buf_address0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[0]),
        .DPO(q10[0]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[1]),
        .DPO(q10[1]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[2]),
        .DPO(q10[2]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[3]),
        .DPO(q10[3]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[4]),
        .DPO(q10[4]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[5]),
        .DPO(q10[5]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[6]),
        .DPO(q10[6]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "depthwise_conv/w_buf_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(w_buf_address0[0]),
        .A1(w_buf_address0[1]),
        .A2(w_buf_address0[2]),
        .A3(\q1_reg[0]_0 ),
        .A4(1'b0),
        .D(w_buf_15_d0[7]),
        .DPO(q10[7]),
        .DPRA0(w_buf_10_address1_local[0]),
        .DPRA1(w_buf_10_address1_local[1]),
        .DPRA2(w_buf_10_address1_local[2]),
        .DPRA3(Q),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__11));
endmodule

(* CHECK_LICENSE_TYPE = "mobilenet_bd_depthwise_conv_0_0,depthwise_conv,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "depthwise_conv,Vivado 2025.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARVALID,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_RDATA,
    s_axi_control_r_RREADY,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_WDATA,
    s_axi_control_r_WREADY,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [5:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "33'b000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "33'b000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "33'b000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "33'b000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "33'b000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "33'b000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "33'b000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "33'b000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "33'b000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "33'b000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "33'b000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "33'b000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "33'b000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "33'b000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "33'b000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "33'b000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "33'b000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "33'b000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "33'b000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "33'b000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "33'b000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "33'b000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "33'b000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "33'b000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "33'b001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "33'b010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "33'b100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "33'b000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "33'b000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "33'b000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "33'b000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "33'b000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "33'b000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:10],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR({s_axi_control_r_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
