Release 10.1 Map K.31 (lin)
Xilinx Map Application Log File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -detail -ol high -cm speed
-register_duplication -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off
nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46 $
Mapped Date    : Mon Jul 22 14:17:44 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:aa34af) REAL time: 1 mins 35 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 1 mins 35 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 1 mins 35 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 2 mins 2 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 2 mins 2 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 2 mins 3 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 2 mins 5 secs 

Phase 8.4
........................................
........................
.........
Phase 8.4 (Checksum:a4da77) REAL time: 3 mins 22 secs 

Phase 9.28
Phase 9.28 (Checksum:55d4a77) REAL time: 3 mins 27 secs 

Phase 10.8
........................................
...................
........................
.....
.....................................
...............
...............
...............
.................
Phase 10.8 (Checksum:6e031e2) REAL time: 6 mins 2 secs 

Phase 11.29
Phase 11.29 (Checksum:68e7775) REAL time: 6 mins 2 secs 

Phase 12.5
Phase 12.5 (Checksum:7270df4) REAL time: 6 mins 4 secs 

Phase 13.18
Phase 13.18 (Checksum:7bfa473) REAL time: 9 mins 45 secs 

Phase 14.5
Phase 14.5 (Checksum:8583af2) REAL time: 9 mins 46 secs 

Phase 15.27
Phase 15.27 (Checksum:8f0d171) REAL time: 9 mins 58 secs 

Phase 16.24
Phase 16.24 (Checksum:98967f0) REAL time: 10 mins 6 secs 

REAL time consumed by placer: 10 mins 9 secs 
CPU  time consumed by placer: 10 mins 9 secs 
Invoking physical synthesis ...

Physical synthesis completed.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings: 2383
Logic Utilization:
  Number of Slice Flip Flops:        14,842 out of  47,232   31%
  Number of 4 input LUTs:            22,849 out of  47,232   48%
Logic Distribution:
  Number of occupied Slices:         15,020 out of  23,616   63%
    Number of Slices containing only related logic:  15,020 out of  15,020 100%
    Number of Slices containing unrelated logic:          0 out of  15,020   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      23,858 out of  47,232   50%
    Number used as logic:            19,666
    Number used as a route-thru:      1,009
    Number used for Dual Port RAMs:   1,934
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          512
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:     577
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                    125 out of     232   53%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  894 MB
Total REAL time to MAP completion:  13 mins 58 secs 
Total CPU time to MAP completion:   13 mins 57 secs 

Mapping completed.
See MAP report file "nf2_top.mrp" for details.
