

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 instances converted, 13 sequential instances remain driven by gated/generated clocks

========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element     Drive Element Type           Fanout     Sample Instance                        
---------------------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK                 clock definition on port     39         WOLF_CONTROLLER_inst_0.current_state[0]
=====================================================================================================================
=========================================================================================== Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       system_clock_inst_0.s_time_0[7]     DFN0E1C1               13         WOLF_CONTROLLER_inst_0.sec_since_eject[12]     No generated or derived clock directive on output of sequential instance
===============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

