Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 17 18:34:07 2021
| Host         : DESKTOP-PAI1L7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.904        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.904        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftDirection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.822ns (21.690%)  route 2.968ns (78.310%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 r  pitState[0]_i_1/O
                         net (fo=6, routed)           0.573     7.842    pitState[0]_i_1_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I1_O)        0.118     7.960 r  leftDirection[0]_i_1/O
                         net (fo=2, routed)           0.985     8.945    leftDirection[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  leftDirection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  leftDirection_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)       -0.233    14.849    leftDirection_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftDirection_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.822ns (22.540%)  route 2.825ns (77.460%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 r  pitState[0]_i_1/O
                         net (fo=6, routed)           0.573     7.842    pitState[0]_i_1_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I1_O)        0.118     7.960 r  leftDirection[0]_i_1/O
                         net (fo=2, routed)           0.842     8.802    leftDirection[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  leftDirection_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  leftDirection_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.233    14.852    leftDirection_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftSpeed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.856ns (24.540%)  route 2.632ns (75.460%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 r  pitState[0]_i_1/O
                         net (fo=6, routed)           0.869     8.138    pitState[0]_i_1_n_0
    SLICE_X65Y37         LUT5 (Prop_lut5_I1_O)        0.152     8.290 r  leftSpeed[14]_i_1/O
                         net (fo=1, routed)           0.354     8.644    leftSpeed[14]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  leftSpeed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515    14.856    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  leftSpeed_reg[14]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)       -0.247    14.851    leftSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightDirection_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.701%)  route 2.819ns (77.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 f  pitState[0]_i_1/O
                         net (fo=6, routed)           0.577     7.846    pitState[0]_i_1_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I1_O)        0.124     7.970 r  rightDirection[0]_i_1/O
                         net (fo=2, routed)           0.833     8.803    rightDirection[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  rightDirection_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  rightDirection_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)       -0.045    15.037    rightDirection_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.704ns (22.179%)  route 2.470ns (77.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.935     6.538    counter_reg[14]
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.662 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.106    counter[0]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.230 r  counter[0]_i_1/O
                         net (fo=18, routed)          1.091     8.321    clear
    SLICE_X63Y31         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.704ns (22.179%)  route 2.470ns (77.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.935     6.538    counter_reg[14]
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.662 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.106    counter[0]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.230 r  counter[0]_i_1/O
                         net (fo=18, routed)          1.091     8.321    clear
    SLICE_X63Y31         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.429    14.660    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.823ns (25.055%)  route 2.462ns (74.945%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 r  pitState[0]_i_1/O
                         net (fo=6, routed)           0.577     7.846    pitState[0]_i_1_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I1_O)        0.119     7.965 r  newState[0]_i_1/O
                         net (fo=1, routed)           0.475     8.440    newState[0]_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  newState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.855    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  newState_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)       -0.275    14.819    newState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 regularState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightDirection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.828ns (23.627%)  route 2.676ns (76.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  regularState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  regularState_reg[0]/Q
                         net (fo=3, routed)           0.873     6.485    LED_OBUF[11]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.609 r  regularState[0]_i_1/O
                         net (fo=5, routed)           0.537     7.145    regularState[0]_i_1_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.269 f  pitState[0]_i_1/O
                         net (fo=6, routed)           0.577     7.846    pitState[0]_i_1_n_0
    SLICE_X65Y36         LUT5 (Prop_lut5_I1_O)        0.124     7.970 r  rightDirection[0]_i_1/O
                         net (fo=2, routed)           0.690     8.660    rightDirection[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  rightDirection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  rightDirection_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.045    15.040    rightDirection_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.935     6.538    counter_reg[14]
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.662 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.106    counter[0]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.230 r  counter[0]_i_1/O
                         net (fo=18, routed)          0.953     8.183    clear
    SLICE_X63Y30         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.704ns (23.191%)  route 2.332ns (76.809%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.935     6.538    counter_reg[14]
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.662 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.106    counter[0]_i_3_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.230 r  counter[0]_i_1/O
                         net (fo=18, routed)          0.953     8.183    clear
    SLICE_X63Y30         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.683    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    counter_reg_n_0_[3]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.825    counter_reg[0]_i_2_n_4
    SLICE_X63Y27         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    counter_reg_n_0_[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.830    counter_reg[0]_i_2_n_5
    SLICE_X63Y27         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[4]/Q
                         net (fo=5, routed)           0.117     1.726    counter_reg[4]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    counter_reg[4]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.117     1.729    counter_reg[16]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    counter_reg[16]_i_1_n_7
    SLICE_X63Y31         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg[14]/Q
                         net (fo=6, routed)           0.122     1.733    counter_reg[14]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    counter_reg[12]_i_1_n_5
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.129     1.738    counter_reg[7]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    counter_reg[4]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg[15]/Q
                         net (fo=6, routed)           0.130     1.741    counter_reg[15]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    counter_reg[12]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_reg[11]/Q
                         net (fo=6, routed)           0.130     1.740    counter_reg[11]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.133     1.742    counter_reg[6]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    counter_reg[4]_i_1_n_5
    SLICE_X63Y28         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg[12]/Q
                         net (fo=5, routed)           0.129     1.741    counter_reg[12]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    counter_reg[12]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   breakOut_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   breakOut_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   breakOut_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   breakOut_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   onState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y38   breakOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   breakOut_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   breakOut_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   breakOut_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   leftDirection_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   leftDirection_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   rightDirection_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   rightDirection_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   breakOut_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   breakOut_reg[1]/C



