// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config17_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer16_out_dout,
        layer16_out_empty_n,
        layer16_out_read,
        layer16_out_num_data_valid,
        layer16_out_fifo_cap,
        layer17_out_TDATA,
        layer17_out_TVALID,
        layer17_out_TREADY
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] layer16_out_dout;
input   layer16_out_empty_n;
output   layer16_out_read;
input  [1:0] layer16_out_num_data_valid;
input  [1:0] layer16_out_fifo_cap;
output  [7:0] layer17_out_TDATA;
output   layer17_out_TVALID;
input   layer17_out_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer16_out_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    layer16_out_blk_n;
reg    layer17_out_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    ap_block_state1;
wire   [3:0] tmp_fu_43_p4;
wire    regslice_both_layer17_out_U_apdone_blk;
reg    ap_block_state2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire   [7:0] layer17_out_TDATA_int_regslice;
reg    layer17_out_TVALID_int_regslice;
wire    layer17_out_TREADY_int_regslice;
wire    regslice_both_layer17_out_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

myproject_regslice_both #(
    .DataWidth( 8 ))
regslice_both_layer17_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer17_out_TDATA_int_regslice),
    .vld_in(layer17_out_TVALID_int_regslice),
    .ack_in(layer17_out_TREADY_int_regslice),
    .data_out(layer17_out_TDATA),
    .vld_out(regslice_both_layer17_out_U_vld_out),
    .ack_out(layer17_out_TREADY),
    .apdone_blk(regslice_both_layer17_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer16_out_blk_n = layer16_out_empty_n;
    end else begin
        layer16_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        layer16_out_read = 1'b1;
    end else begin
        layer16_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        layer17_out_TDATA_blk_n = layer17_out_TREADY_int_regslice;
    end else begin
        layer17_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        layer17_out_TVALID_int_regslice = 1'b1;
    end else begin
        layer17_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((layer17_out_TREADY_int_regslice == 1'b0) | (ap_start == 1'b0) | (layer16_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((layer17_out_TREADY_int_regslice == 1'b0) | (regslice_both_layer17_out_U_apdone_blk == 1'b1));
end

assign layer17_out_TDATA_int_regslice = tmp_fu_43_p4;

assign layer17_out_TVALID = regslice_both_layer17_out_U_vld_out;

assign tmp_fu_43_p4 = {{layer16_out_dout[9:6]}};

endmodule //myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config17_s
