Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:59:23 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : system
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ifetch/sync_pcs_up/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (60.043%)  route 0.045ns (39.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.895ns (routing 0.313ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.354ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.895     1.493    ifetch/sync_pcs_up/clk_IBUF_BUFG
    SLICE_X60Y90                                                      r  ifetch/sync_pcs_up/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_FDRE_C_Q)         0.052     1.545 r  ifetch/sync_pcs_up/q_reg/Q
                         net (fo=32, estimated)       0.029     1.574    ifetch/sync_pcs_up/out_of_sync
    SLICE_X60Y90                                                      r  ifetch/sync_pcs_up/q_i_1__1/I2
    SLICE_X60Y90         LUT3 (Prop_LUT3_I2_O)        0.015     1.589 r  ifetch/sync_pcs_up/q_i_1__1/O
                         net (fo=1, routed)           0.016     1.605    ifetch/sync_pcs_up/n_0_q_i_1__1
    SLICE_X60Y90         FDRE                                         r  ifetch/sync_pcs_up/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.036     1.792    ifetch/sync_pcs_up/clk_IBUF_BUFG
    SLICE_X60Y90                                                      r  ifetch/sync_pcs_up/q_reg/C
                         clock pessimism             -0.299     1.493    
    SLICE_X60Y90         FDRE (Hold_FDRE_C_D)         0.056     1.549    ifetch/sync_pcs_up/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ctrl_hi_reg_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.104ns (68.381%)  route 0.048ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.884ns (routing 0.313ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.354ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.884     1.482    data_mem/staller/clk_IBUF_BUFG
    SLICE_X59Y91                                                      r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_FDRE_C_Q)         0.051     1.533 r  data_mem/staller/T_reg/Q
                         net (fo=3, estimated)        0.032     1.565    pipereg5/T
    SLICE_X59Y91                                                      r  pipereg5/ctrl_hi_reg_en_i_1/I2
    SLICE_X59Y91         LUT5 (Prop_LUT5_I2_O)        0.053     1.618 r  pipereg5/ctrl_hi_reg_en_i_1/O
                         net (fo=1, routed)           0.016     1.634    n_13_pipereg5
    SLICE_X59Y91         FDRE                                         r  ctrl_hi_reg_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.025     1.781    clk_IBUF_BUFG
    SLICE_X59Y91                                                      r  ctrl_hi_reg_en_reg/C
                         clock pessimism             -0.275     1.506    
    SLICE_X59Y91         FDRE (Hold_FDRE_C_D)         0.056     1.562    ctrl_hi_reg_en_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pipereg11/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.899%)  route 0.104ns (56.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.895ns (routing 0.313ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.354ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.895     1.493    pipereg11/clk_IBUF_BUFG
    SLICE_X60Y90                                                      r  pipereg11/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_FDRE_C_Q)         0.051     1.544 r  pipereg11/q_reg[2]/Q
                         net (fo=22, estimated)       0.088     1.632    pipereg11/Q[1]
    SLICE_X60Y89                                                      r  pipereg11/ctrl_mux6to1_ifetch_load_sel[2]_i_2/I0
    SLICE_X60Y89         LUT2 (Prop_LUT2_I0_O)        0.030     1.662 r  pipereg11/ctrl_mux6to1_ifetch_load_sel[2]_i_2/O
                         net (fo=1, routed)           0.016     1.678    n_29_pipereg11
    SLICE_X60Y89         FDRE                                         r  ctrl_mux6to1_ifetch_load_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.035     1.791    clk_IBUF_BUFG
    SLICE_X60Y89                                                      r  ctrl_mux6to1_ifetch_load_sel_reg[2]/C
                         clock pessimism             -0.244     1.547    
    SLICE_X60Y89         FDRE (Hold_FDRE_C_D)         0.056     1.603    ctrl_mux6to1_ifetch_load_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_reg_bram_0_i_125/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pipereg14/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.105ns (52.850%)  route 0.094ns (47.150%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.899ns (routing 0.313ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.354ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.899     1.497    clk_IBUF_BUFG
    SLICE_X61Y105                                                     r  mem_reg_bram_0_i_125/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_FDRE_C_Q)         0.052     1.549 r  mem_reg_bram_0_i_125/Q
                         net (fo=64, estimated)       0.068     1.617    data_mem/dmem_replace/I40
    SLICE_X60Y105                                                     r  data_mem/dmem_replace/mem_reg_bram_0_i_56__0/I3
    SLICE_X60Y105        LUT5 (Prop_LUT5_I3_O)        0.030     1.647 r  data_mem/dmem_replace/mem_reg_bram_0_i_56__0/O
                         net (fo=1, routed)           0.000     1.647    data_mem/dmem_replace/n_0_mem_reg_bram_0_i_56__0
    SLICE_X60Y105                                                     r  data_mem/dmem_replace/mem_reg_bram_0_i_12__0/I0
    SLICE_X60Y105        MUXF7 (Prop_MUXF7_I0_O)      0.023     1.670 r  data_mem/dmem_replace/mem_reg_bram_0_i_12__0/O
                         net (fo=2, routed)           0.026     1.696    pipereg14/I113[10]
    SLICE_X60Y105        FDRE                                         r  pipereg14/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.036     1.792    pipereg14/clk_IBUF_BUFG
    SLICE_X60Y105                                                     r  pipereg14/q_reg[25]/C
                         clock pessimism             -0.244     1.548    
    SLICE_X60Y105        FDRE (Hold_FDRE_C_D)         0.056     1.604    pipereg14/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pipereg3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.051ns (28.410%)  route 0.129ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.903ns (routing 0.313ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.354ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.903     1.501    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X62Y90                                                      r  ifetch/pc_reg/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_FDRE_C_Q)         0.051     1.552 r  ifetch/pc_reg/q_reg[13]/Q
                         net (fo=7, estimated)        0.129     1.681    pipereg3/D[13]
    SLICE_X63Y91         FDRE                                         r  pipereg3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.041     1.797    pipereg3/clk_IBUF_BUFG
    SLICE_X63Y91                                                      r  pipereg3/q_reg[15]/C
                         clock pessimism             -0.269     1.528    
    SLICE_X63Y91         FDRE (Hold_FDRE_C_D)         0.055     1.583    pipereg3/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pipereg3/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.051ns (27.113%)  route 0.137ns (72.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.902ns (routing 0.313ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.354ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.902     1.500    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X62Y92                                                      r  ifetch/pc_reg/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_FDRE_C_Q)         0.051     1.551 r  ifetch/pc_reg/q_reg[29]/Q
                         net (fo=6, estimated)        0.137     1.688    pipereg3/D[29]
    SLICE_X62Y95         FDRE                                         r  pipereg3/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.042     1.798    pipereg3/clk_IBUF_BUFG
    SLICE_X62Y95                                                      r  pipereg3/q_reg[31]/C
                         clock pessimism             -0.269     1.529    
    SLICE_X62Y95         FDRE (Hold_FDRE_C_D)         0.056     1.585    pipereg3/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pipereg3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.052ns (27.608%)  route 0.136ns (72.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.903ns (routing 0.313ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.354ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.903     1.501    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X62Y90                                                      r  ifetch/pc_reg/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_FDRE_C_Q)         0.052     1.553 r  ifetch/pc_reg/q_reg[10]/Q
                         net (fo=5, estimated)        0.136     1.689    pipereg3/D[10]
    SLICE_X62Y93         FDRE                                         r  pipereg3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.042     1.798    pipereg3/clk_IBUF_BUFG
    SLICE_X62Y93                                                      r  pipereg3/q_reg[12]/C
                         clock pessimism             -0.269     1.529    
    SLICE_X62Y93         FDRE (Hold_FDRE_C_D)         0.055     1.584    pipereg3/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pipereg3/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.051ns (26.875%)  route 0.139ns (73.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.902ns (routing 0.313ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.354ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.902     1.500    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X62Y90                                                      r  ifetch/pc_reg/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_FDRE_C_Q)         0.051     1.551 r  ifetch/pc_reg/q_reg[9]/Q
                         net (fo=7, estimated)        0.139     1.690    pipereg3/D[9]
    SLICE_X63Y91         FDRE                                         r  pipereg3/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.041     1.797    pipereg3/clk_IBUF_BUFG
    SLICE_X63Y91                                                      r  pipereg3/q_reg[11]/C
                         clock pessimism             -0.269     1.528    
    SLICE_X63Y91         FDRE (Hold_FDRE_C_D)         0.056     1.584    pipereg3/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mem_reg_bram_0_i_125/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg_bram_0_i_145/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.052ns (33.118%)  route 0.105ns (66.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.899ns (routing 0.313ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.354ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.899     1.497    clk_IBUF_BUFG
    SLICE_X61Y105                                                     r  mem_reg_bram_0_i_125/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_FDRE_C_Q)         0.052     1.549 r  mem_reg_bram_0_i_125/Q
                         net (fo=64, estimated)       0.105     1.654    n_0_mem_reg_bram_0_i_125
    SLICE_X60Y105        FDRE                                         r  mem_reg_bram_0_i_145/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.033     1.789    clk_IBUF_BUFG
    SLICE_X60Y105                                                     r  mem_reg_bram_0_i_145/C
                         clock pessimism             -0.244     1.545    
    SLICE_X60Y105        FDRE (Hold_FDRE_C_CE)        0.000     1.545    mem_reg_bram_0_i_145
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ifetch/sync_pcs_up/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ifetch/pc_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.116ns (52.269%)  route 0.106ns (47.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      0.895ns (routing 0.313ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.354ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      0.895     1.493    ifetch/sync_pcs_up/clk_IBUF_BUFG
    SLICE_X60Y90                                                      r  ifetch/sync_pcs_up/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_FDRE_C_Q)         0.052     1.545 f  ifetch/sync_pcs_up/q_reg/Q
                         net (fo=32, estimated)       0.094     1.639    pipereg14/out_of_sync
    SLICE_X60Y89                                                      f  pipereg14/q[7]_i_1/I1
    SLICE_X60Y89         LUT5 (Prop_LUT5_I1_O)        0.064     1.703 r  pipereg14/q[7]_i_1/O
                         net (fo=1, routed)           0.012     1.715    ifetch/pc_reg/D[7]
    SLICE_X60Y89         FDRE                                         r  ifetch/pc_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, estimated)      1.032     1.788    ifetch/pc_reg/clk_IBUF_BUFG
    SLICE_X60Y89                                                      r  ifetch/pc_reg/q_reg[7]/C
                         clock pessimism             -0.244     1.544    
    SLICE_X60Y89         FDRE (Hold_FDRE_C_D)         0.056     1.600    ifetch/pc_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.115    




