-- all messages logged in file hdlparser.log
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
E:/ld/ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'E:/ld/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
E:/ld/ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'E:/ld/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.vhd' (VHDL-1481)
-- Analyzing VHDL file 'E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd' (VHDL-1481)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(5): INFO: analyzing entity 'freq_divider' (VHDL-1012)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(15): INFO: analyzing architecture 'behaviour' (VHDL-1010)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(37): ERROR: syntax error near 'BEGIN' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(40): ERROR: variable outside of subprogram or process must be 'shared' (VHDL-1294)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(42): ERROR: syntax error near 'if' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(42): ERROR: syntax error near 'then' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(46): ERROR: syntax error near 'else' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(47): ERROR: 'wrap' is not declared (VHDL-1241)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(47): ERROR: actual  of formal wrapped must be a variable (VHDL-1319)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(48): ERROR: 'wrap' is not declared (VHDL-1241)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(48): ERROR: 'wrap' is not declared (VHDL-1241)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(48): ERROR: actual  of formal wrapped must be a variable (VHDL-1319)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(49): ERROR: syntax error near 'if' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(49): ERROR: syntax error near 'then' (VHDL-1261)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(52): ERROR: 'pulse_out' is not declared (VHDL-1241)
E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd(53): ERROR: syntax error near 'if' (VHDL-1261)
-- VHDL file 'E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd' ignored due to errors (VHDL-1482)
INFO: exit parsing due to analyzing error.
