INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/eleven_bit_BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eleven_bit_BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aaron_mendoza1/Documents/GitHub/Lab08/Lab08_project/codedirectory/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
