16:14:27 INFO  : Registering command handlers for SDK TCF services
16:14:28 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:14:30 INFO  : XSCT server has started successfully.
16:14:30 INFO  : Successfully done setting XSCT server connection channel  
16:14:30 INFO  : Successfully done setting SDK workspace  
16:14:30 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:44:56 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:45:58 INFO  : 'fpga -state' command is executed.
16:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:45:58 INFO  : 'jtag frequency' command is executed.
16:45:58 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:58 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : 'stop' command is executed.
16:45:58 INFO  : 'ps7_init' command is executed.
16:45:58 INFO  : 'ps7_post_config' command is executed.
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:58 INFO  : Memory regions updated for context APU
16:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:58 INFO  : 'con' command is executed.
16:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:45:58 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:01:27 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:48 INFO  : Disconnected from the channel tcfchan#1.
17:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:01:49 INFO  : 'fpga -state' command is executed.
17:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:01:49 INFO  : 'jtag frequency' command is executed.
17:01:49 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:49 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:50 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : 'stop' command is executed.
17:01:50 INFO  : 'ps7_init' command is executed.
17:01:50 INFO  : 'ps7_post_config' command is executed.
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:50 INFO  : Memory regions updated for context APU
17:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:50 INFO  : 'con' command is executed.
17:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:01:50 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:43 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:49 INFO  : Disconnected from the channel tcfchan#2.
17:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:50 INFO  : 'fpga -state' command is executed.
17:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:02:50 INFO  : 'jtag frequency' command is executed.
17:02:50 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:50 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:51 INFO  : Context for 'APU' is selected.
17:02:52 INFO  : 'stop' command is executed.
17:02:53 INFO  : 'ps7_init' command is executed.
17:02:53 INFO  : 'ps7_post_config' command is executed.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:56 ERROR : Memory write error at 0x100000. AP transaction timeout
17:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:03:31 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:03:52 INFO  : 'fpga -state' command is executed.
17:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:03:52 INFO  : 'jtag frequency' command is executed.
17:03:52 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : 'stop' command is executed.
17:03:53 INFO  : 'ps7_init' command is executed.
17:03:53 INFO  : 'ps7_post_config' command is executed.
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:53 INFO  : Memory regions updated for context APU
17:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : 'con' command is executed.
17:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:03:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:04:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:06 INFO  : Disconnected from the channel tcfchan#3.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:05:07 INFO  : 'fpga -state' command is executed.
17:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:05:07 INFO  : 'jtag frequency' command is executed.
17:05:07 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:07 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:08 INFO  : Context for 'APU' is selected.
17:05:08 INFO  : 'stop' command is executed.
17:05:09 INFO  : 'ps7_init' command is executed.
17:05:09 INFO  : 'ps7_post_config' command is executed.
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:09 INFO  : Memory regions updated for context APU
17:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:09 INFO  : 'con' command is executed.
17:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:05:09 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:06:36 INFO  : Disconnected from the channel tcfchan#4.
17:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:06:37 INFO  : 'fpga -state' command is executed.
17:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:06:37 INFO  : 'jtag frequency' command is executed.
17:06:37 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:37 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:38 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : 'stop' command is executed.
17:06:39 INFO  : 'ps7_init' command is executed.
17:06:39 INFO  : 'ps7_post_config' command is executed.
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:39 INFO  : Memory regions updated for context APU
17:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:39 INFO  : 'con' command is executed.
17:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:06:39 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:57 INFO  : Disconnected from the channel tcfchan#5.
17:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:58 INFO  : 'fpga -state' command is executed.
17:07:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:07:59 INFO  : 'jtag frequency' command is executed.
17:07:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:59 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:00 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : 'stop' command is executed.
17:08:00 INFO  : 'ps7_init' command is executed.
17:08:00 INFO  : 'ps7_post_config' command is executed.
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:00 INFO  : Memory regions updated for context APU
17:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:00 INFO  : 'con' command is executed.
17:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:08:00 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:10:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:21 INFO  : Disconnected from the channel tcfchan#6.
17:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:10:22 INFO  : 'fpga -state' command is executed.
17:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:10:22 INFO  : 'jtag frequency' command is executed.
17:10:22 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:22 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:24 INFO  : Context for 'APU' is selected.
17:10:24 INFO  : 'stop' command is executed.
17:10:24 INFO  : 'ps7_init' command is executed.
17:10:24 INFO  : 'ps7_post_config' command is executed.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:24 INFO  : Memory regions updated for context APU
17:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:24 INFO  : 'con' command is executed.
17:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:10:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:13:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:58 INFO  : Disconnected from the channel tcfchan#7.
17:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:13:59 INFO  : 'fpga -state' command is executed.
17:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:13:59 INFO  : 'jtag frequency' command is executed.
17:13:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:59 INFO  : Context for 'APU' is selected.
17:14:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:00 INFO  : Context for 'APU' is selected.
17:14:00 INFO  : 'stop' command is executed.
17:14:00 INFO  : 'ps7_init' command is executed.
17:14:00 INFO  : 'ps7_post_config' command is executed.
17:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:01 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:01 INFO  : Memory regions updated for context APU
17:14:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:01 INFO  : 'con' command is executed.
17:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:14:01 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:16:41 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:16:48 INFO  : Disconnected from the channel tcfchan#8.
17:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:16:49 INFO  : 'fpga -state' command is executed.
17:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:16:49 INFO  : 'jtag frequency' command is executed.
17:16:49 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:49 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:50 INFO  : Context for 'APU' is selected.
17:16:50 INFO  : 'stop' command is executed.
17:16:52 INFO  : 'ps7_init' command is executed.
17:16:52 INFO  : 'ps7_post_config' command is executed.
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 ERROR : Memory write error at 0x100000. AP transaction timeout
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:17:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:17:23 INFO  : 'fpga -state' command is executed.
17:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:17:24 INFO  : 'jtag frequency' command is executed.
17:17:24 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : 'stop' command is executed.
17:17:24 INFO  : 'ps7_init' command is executed.
17:17:24 INFO  : 'ps7_post_config' command is executed.
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:24 INFO  : Memory regions updated for context APU
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : 'con' command is executed.
17:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:17:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:18:34 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:51 INFO  : Disconnected from the channel tcfchan#9.
17:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:18:52 INFO  : 'fpga -state' command is executed.
17:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:18:52 INFO  : 'jtag frequency' command is executed.
17:18:52 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:52 INFO  : Context for 'APU' is selected.
17:18:53 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:53 INFO  : Context for 'APU' is selected.
17:18:54 INFO  : 'stop' command is executed.
17:18:55 INFO  : 'ps7_init' command is executed.
17:18:55 INFO  : 'ps7_post_config' command is executed.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:57 ERROR : Memory write error at 0x100000. AP transaction timeout
17:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:19:18 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:19:23 INFO  : 'fpga -state' command is executed.
17:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:19:23 INFO  : 'jtag frequency' command is executed.
17:19:23 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:23 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : 'stop' command is executed.
17:19:23 INFO  : 'ps7_init' command is executed.
17:19:23 INFO  : 'ps7_post_config' command is executed.
17:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:24 INFO  : Memory regions updated for context APU
17:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:24 INFO  : 'con' command is executed.
17:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:19:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:20:28 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:51 INFO  : Disconnected from the channel tcfchan#10.
17:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:20:52 INFO  : 'fpga -state' command is executed.
17:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:20:53 INFO  : 'jtag frequency' command is executed.
17:20:53 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:53 INFO  : Context for 'APU' is selected.
17:20:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:54 INFO  : Context for 'APU' is selected.
17:20:54 INFO  : 'stop' command is executed.
17:20:54 INFO  : 'ps7_init' command is executed.
17:20:54 INFO  : 'ps7_post_config' command is executed.
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:54 INFO  : Memory regions updated for context APU
17:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:54 INFO  : 'con' command is executed.
17:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:20:54 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:22:20 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:32 INFO  : Disconnected from the channel tcfchan#11.
17:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:22:33 INFO  : 'fpga -state' command is executed.
17:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:22:33 INFO  : 'jtag frequency' command is executed.
17:22:33 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:33 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:34 INFO  : Context for 'APU' is selected.
17:22:34 INFO  : 'stop' command is executed.
17:22:34 INFO  : 'ps7_init' command is executed.
17:22:34 INFO  : 'ps7_post_config' command is executed.
17:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:35 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:35 INFO  : Memory regions updated for context APU
17:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:35 INFO  : 'con' command is executed.
17:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:22:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:23:40 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:50 INFO  : Disconnected from the channel tcfchan#12.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:23:51 INFO  : 'fpga -state' command is executed.
17:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:23:51 INFO  : 'jtag frequency' command is executed.
17:23:51 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:51 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:52 INFO  : Context for 'APU' is selected.
17:23:52 INFO  : 'stop' command is executed.
17:23:53 INFO  : 'ps7_init' command is executed.
17:23:53 INFO  : 'ps7_post_config' command is executed.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:53 INFO  : Memory regions updated for context APU
17:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:53 INFO  : 'con' command is executed.
17:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:23:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:25:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:25:58 INFO  : Disconnected from the channel tcfchan#13.
17:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:25:59 INFO  : 'fpga -state' command is executed.
17:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:25:59 INFO  : 'jtag frequency' command is executed.
17:25:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:59 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : 'stop' command is executed.
17:26:01 INFO  : 'ps7_init' command is executed.
17:26:01 INFO  : 'ps7_post_config' command is executed.
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:01 INFO  : Memory regions updated for context APU
17:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:01 INFO  : 'con' command is executed.
17:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:26:01 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:08 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:19 INFO  : Disconnected from the channel tcfchan#14.
17:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:20 INFO  : 'fpga -state' command is executed.
17:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:28:20 INFO  : 'jtag frequency' command is executed.
17:28:20 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:20 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:22 INFO  : Context for 'APU' is selected.
17:28:22 INFO  : 'stop' command is executed.
17:28:22 INFO  : 'ps7_init' command is executed.
17:28:22 INFO  : 'ps7_post_config' command is executed.
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:22 INFO  : Memory regions updated for context APU
17:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:22 INFO  : 'con' command is executed.
17:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:28:22 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:30:35 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:43 INFO  : Disconnected from the channel tcfchan#15.
17:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:30:44 INFO  : 'fpga -state' command is executed.
17:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:30:44 INFO  : 'jtag frequency' command is executed.
17:30:44 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:44 INFO  : Context for 'APU' is selected.
17:30:46 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:46 INFO  : Context for 'APU' is selected.
17:30:46 INFO  : 'stop' command is executed.
17:30:46 INFO  : 'ps7_init' command is executed.
17:30:46 INFO  : 'ps7_post_config' command is executed.
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:46 INFO  : Memory regions updated for context APU
17:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:46 INFO  : 'con' command is executed.
17:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:30:46 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:31:51 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:02 INFO  : Disconnected from the channel tcfchan#16.
17:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:03 INFO  : 'fpga -state' command is executed.
17:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:03 INFO  : 'jtag frequency' command is executed.
17:32:03 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:04 INFO  : Context for 'APU' is selected.
17:32:05 INFO  : 'stop' command is executed.
17:32:06 INFO  : 'ps7_init' command is executed.
17:32:06 INFO  : 'ps7_post_config' command is executed.
17:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:08 ERROR : Memory write error at 0x100000. AP transaction timeout
17:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

17:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:33 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:42 INFO  : 'fpga -state' command is executed.
17:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:42 INFO  : 'jtag frequency' command is executed.
17:32:42 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:42 INFO  : Context for 'APU' is selected.
17:32:42 INFO  : 'stop' command is executed.
17:32:43 INFO  : 'ps7_init' command is executed.
17:32:43 INFO  : 'ps7_post_config' command is executed.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:43 INFO  : Memory regions updated for context APU
17:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:43 INFO  : 'con' command is executed.
17:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:32:43 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
19:47:58 INFO  : Disconnected from the channel tcfchan#17.
12:53:09 INFO  : Registering command handlers for SDK TCF services
12:53:09 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
12:53:11 INFO  : XSCT server has started successfully.
12:53:11 INFO  : Successfully done setting XSCT server connection channel  
12:53:12 INFO  : Successfully done setting SDK workspace  
12:53:12 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
12:53:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:17:09 INFO  : Registering command handlers for SDK TCF services
23:17:10 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
23:17:12 INFO  : XSCT server has started successfully.
23:17:12 INFO  : Successfully done setting XSCT server connection channel  
23:17:12 INFO  : Successfully done setting SDK workspace  
23:17:12 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
23:17:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:49:55 INFO  : Registering command handlers for SDK TCF services
14:49:56 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
14:49:58 INFO  : XSCT server has started successfully.
14:49:59 INFO  : Successfully done setting XSCT server connection channel  
14:49:59 INFO  : Successfully done setting SDK workspace  
14:49:59 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
14:49:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:50:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557726574000,  Project:1555997915000
14:50:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
14:50:01 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:50:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:04 INFO  : 
14:50:05 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
14:50:05 INFO  : Clearing existing target manager status.
14:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:53:34 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:53:43 INFO  : 'fpga -state' command is executed.
14:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:53:43 INFO  : 'jtag frequency' command is executed.
14:53:43 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:43 INFO  : Context for 'APU' is selected.
14:53:43 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:43 INFO  : Context for 'APU' is selected.
14:53:43 INFO  : 'stop' command is executed.
14:53:44 INFO  : 'ps7_init' command is executed.
14:53:44 INFO  : 'ps7_post_config' command is executed.
14:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:44 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:44 INFO  : Memory regions updated for context APU
14:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:44 INFO  : 'con' command is executed.
14:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

14:53:44 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
14:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:58:26 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:58:30 INFO  : Disconnected from the channel tcfchan#1.
14:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:58:31 INFO  : 'fpga -state' command is executed.
14:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:58:31 INFO  : 'jtag frequency' command is executed.
14:58:31 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:31 INFO  : Context for 'APU' is selected.
14:58:33 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:33 INFO  : Context for 'APU' is selected.
14:58:33 INFO  : 'stop' command is executed.
14:58:34 INFO  : 'ps7_init' command is executed.
14:58:34 INFO  : 'ps7_post_config' command is executed.
14:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:37 ERROR : Memory write error at 0x100000. AP transaction timeout
14:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

14:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:58:52 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:59:09 INFO  : 'fpga -state' command is executed.
14:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:59:09 INFO  : 'jtag frequency' command is executed.
14:59:09 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:09 INFO  : Context for 'APU' is selected.
14:59:09 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:09 INFO  : Context for 'APU' is selected.
14:59:09 INFO  : 'stop' command is executed.
14:59:09 INFO  : 'ps7_init' command is executed.
14:59:09 INFO  : 'ps7_post_config' command is executed.
14:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:09 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:09 INFO  : Memory regions updated for context APU
14:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:10 INFO  : 'con' command is executed.
14:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

14:59:10 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:01:14 INFO  : Disconnected from the channel tcfchan#2.
15:08:01 INFO  : Registering command handlers for SDK TCF services
15:08:01 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
15:08:03 INFO  : XSCT server has started successfully.
15:08:03 INFO  : Successfully done setting XSCT server connection channel  
15:08:03 INFO  : Successfully done setting SDK workspace  
15:08:03 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
15:08:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:08:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557727592000,  Project:1557726574000
15:08:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
15:08:05 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:08:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:08:08 INFO  : 
15:08:09 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
15:08:16 INFO  : Clearing existing target manager status.
15:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:08:42 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:08:54 INFO  : 'fpga -state' command is executed.
15:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:08:54 INFO  : 'jtag frequency' command is executed.
15:08:54 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:54 INFO  : Context for 'APU' is selected.
15:08:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:54 INFO  : Context for 'APU' is selected.
15:08:54 INFO  : 'stop' command is executed.
15:08:54 INFO  : 'ps7_init' command is executed.
15:08:54 INFO  : 'ps7_post_config' command is executed.
15:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:55 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:55 INFO  : Memory regions updated for context APU
15:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:55 INFO  : 'con' command is executed.
15:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:08:55 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:17:45 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:17:50 INFO  : Disconnected from the channel tcfchan#1.
15:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:17:51 INFO  : 'fpga -state' command is executed.
15:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:17:51 INFO  : 'jtag frequency' command is executed.
15:17:51 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:51 INFO  : Context for 'APU' is selected.
15:17:52 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:52 INFO  : Context for 'APU' is selected.
15:17:52 INFO  : 'stop' command is executed.
15:17:52 INFO  : 'ps7_init' command is executed.
15:17:52 INFO  : 'ps7_post_config' command is executed.
15:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:53 INFO  : Memory regions updated for context APU
15:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:53 INFO  : 'con' command is executed.
15:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:17:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:24:14 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:29 INFO  : Disconnected from the channel tcfchan#2.
15:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:24:30 INFO  : 'fpga -state' command is executed.
15:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:24:30 INFO  : 'jtag frequency' command is executed.
15:24:30 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:30 INFO  : Context for 'APU' is selected.
15:24:30 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:30 INFO  : Context for 'APU' is selected.
15:24:31 INFO  : 'stop' command is executed.
15:24:32 INFO  : 'ps7_init' command is executed.
15:24:32 INFO  : 'ps7_post_config' command is executed.
15:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:35 ERROR : Memory write error at 0x100000. AP transaction timeout
15:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

15:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:24:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:24:54 INFO  : 'fpga -state' command is executed.
15:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:24:54 INFO  : 'jtag frequency' command is executed.
15:24:54 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : 'stop' command is executed.
15:24:55 INFO  : 'ps7_init' command is executed.
15:24:55 INFO  : 'ps7_post_config' command is executed.
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:55 INFO  : Memory regions updated for context APU
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : 'con' command is executed.
15:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:24:55 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:26:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:23 INFO  : Disconnected from the channel tcfchan#3.
15:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:26:24 INFO  : 'fpga -state' command is executed.
15:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:26:24 INFO  : 'jtag frequency' command is executed.
15:26:24 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:24 INFO  : Context for 'APU' is selected.
15:26:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:24 INFO  : Context for 'APU' is selected.
15:26:25 INFO  : 'stop' command is executed.
15:26:26 INFO  : 'ps7_init' command is executed.
15:26:26 INFO  : 'ps7_post_config' command is executed.
15:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:28 ERROR : Memory write error at 0x100000. AP transaction timeout
15:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

15:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:26:41 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:26:44 INFO  : 'fpga -state' command is executed.
15:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:26:44 INFO  : 'jtag frequency' command is executed.
15:26:44 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:44 INFO  : Context for 'APU' is selected.
15:26:44 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:45 INFO  : Context for 'APU' is selected.
15:26:45 INFO  : 'stop' command is executed.
15:26:45 INFO  : 'ps7_init' command is executed.
15:26:45 INFO  : 'ps7_post_config' command is executed.
15:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:45 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:45 INFO  : Memory regions updated for context APU
15:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:45 INFO  : 'con' command is executed.
15:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:26:45 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:29:06 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:13 INFO  : Disconnected from the channel tcfchan#4.
15:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:29:15 INFO  : 'fpga -state' command is executed.
15:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:29:15 INFO  : 'jtag frequency' command is executed.
15:29:15 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:15 INFO  : Context for 'APU' is selected.
15:29:15 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:15 INFO  : Context for 'APU' is selected.
15:29:15 INFO  : 'stop' command is executed.
15:29:16 INFO  : 'ps7_init' command is executed.
15:29:16 INFO  : 'ps7_post_config' command is executed.
15:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:18 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

15:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:29:54 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:30:04 INFO  : 'fpga -state' command is executed.
15:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:30:04 INFO  : 'jtag frequency' command is executed.
15:30:04 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:04 INFO  : Context for 'APU' is selected.
15:30:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:04 INFO  : Context for 'APU' is selected.
15:30:04 INFO  : 'stop' command is executed.
15:30:04 INFO  : 'ps7_init' command is executed.
15:30:04 INFO  : 'ps7_post_config' command is executed.
15:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:04 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:04 INFO  : Memory regions updated for context APU
15:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:05 INFO  : 'con' command is executed.
15:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:30:05 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:32:34 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:43 INFO  : Disconnected from the channel tcfchan#5.
15:32:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:32:44 INFO  : 'fpga -state' command is executed.
15:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:32:44 INFO  : 'jtag frequency' command is executed.
15:32:44 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:44 INFO  : Context for 'APU' is selected.
15:32:44 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:44 INFO  : Context for 'APU' is selected.
15:32:44 INFO  : 'stop' command is executed.
15:32:44 INFO  : 'ps7_init' command is executed.
15:32:44 INFO  : 'ps7_post_config' command is executed.
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:45 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:45 INFO  : Memory regions updated for context APU
15:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:45 INFO  : 'con' command is executed.
15:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:32:45 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:34:34 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:39 INFO  : Disconnected from the channel tcfchan#6.
15:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:34:40 INFO  : 'fpga -state' command is executed.
15:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:34:40 INFO  : 'jtag frequency' command is executed.
15:34:40 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:40 INFO  : Context for 'APU' is selected.
15:34:40 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:40 INFO  : Context for 'APU' is selected.
15:34:40 INFO  : 'stop' command is executed.
15:34:40 INFO  : 'ps7_init' command is executed.
15:34:40 INFO  : 'ps7_post_config' command is executed.
15:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:40 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:40 INFO  : Memory regions updated for context APU
15:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:40 INFO  : 'con' command is executed.
15:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:34:40 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:43:33 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:40 INFO  : Disconnected from the channel tcfchan#7.
15:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:43:41 INFO  : 'fpga -state' command is executed.
15:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:43:41 INFO  : 'jtag frequency' command is executed.
15:43:41 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:41 INFO  : Context for 'APU' is selected.
15:43:41 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:41 INFO  : Context for 'APU' is selected.
15:43:41 INFO  : 'stop' command is executed.
15:43:41 INFO  : 'ps7_init' command is executed.
15:43:41 INFO  : 'ps7_post_config' command is executed.
15:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:42 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:42 INFO  : Memory regions updated for context APU
15:43:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:42 INFO  : 'con' command is executed.
15:43:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:43:42 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:33 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' is cancelled.
15:46:33 INFO  : Issued abort command to xsdb.
15:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:46:38 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:44 INFO  : Disconnected from the channel tcfchan#8.
15:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:46:46 INFO  : 'fpga -state' command is executed.
15:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:46:46 INFO  : 'jtag frequency' command is executed.
15:46:46 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:46 INFO  : Context for 'APU' is selected.
15:46:46 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:46:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:46 INFO  : Context for 'APU' is selected.
15:46:46 INFO  : 'stop' command is executed.
15:46:46 INFO  : 'ps7_init' command is executed.
15:46:46 INFO  : 'ps7_post_config' command is executed.
15:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:46 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:46 INFO  : Memory regions updated for context APU
15:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:46 INFO  : 'con' command is executed.
15:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:46:46 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:51:23 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:28 INFO  : Disconnected from the channel tcfchan#9.
15:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:51:30 INFO  : 'fpga -state' command is executed.
15:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:51:30 INFO  : 'jtag frequency' command is executed.
15:51:30 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:30 INFO  : Context for 'APU' is selected.
15:51:30 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:30 INFO  : Context for 'APU' is selected.
15:51:30 INFO  : 'stop' command is executed.
15:51:30 INFO  : 'ps7_init' command is executed.
15:51:30 INFO  : 'ps7_post_config' command is executed.
15:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:31 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:31 INFO  : Memory regions updated for context APU
15:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:31 INFO  : 'con' command is executed.
15:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:51:31 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:52:18 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:23 INFO  : Disconnected from the channel tcfchan#10.
15:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:52:24 INFO  : 'fpga -state' command is executed.
15:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
15:52:24 INFO  : 'jtag frequency' command is executed.
15:52:24 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:24 INFO  : Context for 'APU' is selected.
15:52:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:24 INFO  : Context for 'APU' is selected.
15:52:24 INFO  : 'stop' command is executed.
15:52:25 INFO  : 'ps7_init' command is executed.
15:52:25 INFO  : 'ps7_post_config' command is executed.
15:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:25 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:25 INFO  : Memory regions updated for context APU
15:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:25 INFO  : 'con' command is executed.
15:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

15:52:25 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
15:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
15:53:16 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:11:57 INFO  : Disconnected from the channel tcfchan#11.
16:15:22 INFO  : Registering command handlers for SDK TCF services
16:15:23 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:15:25 INFO  : XSCT server has started successfully.
16:15:25 INFO  : Successfully done setting XSCT server connection channel  
16:15:25 INFO  : Successfully done setting SDK workspace  
16:15:25 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:15:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:15:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557731700000,  Project:1557727592000
16:15:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:15:27 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:15:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:15:30 INFO  : 
16:15:31 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
16:15:34 INFO  : Clearing existing target manager status.
16:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:16:09 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:16:13 INFO  : 'fpga -state' command is executed.
16:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:16:13 INFO  : 'jtag frequency' command is executed.
16:16:13 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:13 INFO  : Context for 'APU' is selected.
16:16:13 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:13 INFO  : Context for 'APU' is selected.
16:16:13 INFO  : 'stop' command is executed.
16:16:13 INFO  : 'ps7_init' command is executed.
16:16:13 INFO  : 'ps7_post_config' command is executed.
16:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:14 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:14 INFO  : Memory regions updated for context APU
16:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:14 INFO  : 'con' command is executed.
16:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:16:14 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:18:01 INFO  : Disconnected from the channel tcfchan#1.
16:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:18:02 INFO  : 'fpga -state' command is executed.
16:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:18:02 INFO  : 'jtag frequency' command is executed.
16:18:02 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:02 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:03 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : 'stop' command is executed.
16:18:04 INFO  : 'ps7_init' command is executed.
16:18:04 INFO  : 'ps7_post_config' command is executed.
16:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:04 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:04 INFO  : Memory regions updated for context APU
16:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:04 INFO  : 'con' command is executed.
16:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:18:04 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:20:48 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:09 INFO  : Disconnected from the channel tcfchan#2.
16:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:21:10 INFO  : 'fpga -state' command is executed.
16:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:21:10 INFO  : 'jtag frequency' command is executed.
16:21:10 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:10 INFO  : Context for 'APU' is selected.
16:21:10 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:10 INFO  : Context for 'APU' is selected.
16:21:10 INFO  : 'stop' command is executed.
16:21:10 INFO  : 'ps7_init' command is executed.
16:21:10 INFO  : 'ps7_post_config' command is executed.
16:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:10 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:10 INFO  : Memory regions updated for context APU
16:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:10 INFO  : 'con' command is executed.
16:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:21:10 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:27:43 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:58 INFO  : Disconnected from the channel tcfchan#3.
16:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:27:59 INFO  : 'fpga -state' command is executed.
16:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:27:59 INFO  : 'jtag frequency' command is executed.
16:27:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:59 INFO  : Context for 'APU' is selected.
16:27:59 INFO  : 'stop' command is executed.
16:27:59 INFO  : 'ps7_init' command is executed.
16:27:59 INFO  : 'ps7_post_config' command is executed.
16:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:00 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:00 INFO  : Memory regions updated for context APU
16:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:00 INFO  : 'con' command is executed.
16:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:28:00 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:54:55 INFO  : Disconnected from the channel tcfchan#4.
17:30:29 INFO  : Registering command handlers for SDK TCF services
17:30:30 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
17:30:32 INFO  : XSCT server has started successfully.
17:30:32 INFO  : Successfully done setting XSCT server connection channel  
17:30:33 INFO  : Successfully done setting SDK workspace  
17:30:33 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
17:30:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:52 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:59 INFO  : 'fpga -state' command is executed.
17:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:59 INFO  : 'jtag frequency' command is executed.
17:32:59 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:59 INFO  : Context for 'APU' is selected.
17:32:59 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:59 INFO  : Context for 'APU' is selected.
17:32:59 INFO  : 'stop' command is executed.
17:33:00 INFO  : 'ps7_init' command is executed.
17:33:00 INFO  : 'ps7_post_config' command is executed.
17:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:00 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:00 INFO  : Memory regions updated for context APU
17:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:00 INFO  : 'con' command is executed.
17:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:33:00 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:35:23 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:32 INFO  : Disconnected from the channel tcfchan#1.
17:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:35:33 INFO  : 'fpga -state' command is executed.
17:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:35:33 INFO  : 'jtag frequency' command is executed.
17:35:33 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:33 INFO  : Context for 'APU' is selected.
17:35:34 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:34 INFO  : Context for 'APU' is selected.
17:35:34 INFO  : 'stop' command is executed.
17:35:34 INFO  : 'ps7_init' command is executed.
17:35:35 INFO  : 'ps7_post_config' command is executed.
17:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:35 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:35 INFO  : Memory regions updated for context APU
17:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:35 INFO  : 'con' command is executed.
17:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:35:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:42:27 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:32 INFO  : Disconnected from the channel tcfchan#2.
17:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:42:33 INFO  : 'fpga -state' command is executed.
17:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:42:34 INFO  : 'jtag frequency' command is executed.
17:42:34 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:34 INFO  : Context for 'APU' is selected.
17:42:35 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:35 INFO  : Context for 'APU' is selected.
17:42:35 INFO  : 'stop' command is executed.
17:42:35 INFO  : 'ps7_init' command is executed.
17:42:35 INFO  : 'ps7_post_config' command is executed.
17:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:35 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:35 INFO  : Memory regions updated for context APU
17:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:35 INFO  : 'con' command is executed.
17:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:42:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:43:20 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:25 INFO  : Disconnected from the channel tcfchan#3.
17:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:43:26 INFO  : 'fpga -state' command is executed.
17:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:43:26 INFO  : 'jtag frequency' command is executed.
17:43:26 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:26 INFO  : Context for 'APU' is selected.
17:43:27 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:27 INFO  : Context for 'APU' is selected.
17:43:27 INFO  : 'stop' command is executed.
17:43:28 INFO  : 'ps7_init' command is executed.
17:43:28 INFO  : 'ps7_post_config' command is executed.
17:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:28 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:28 INFO  : Memory regions updated for context APU
17:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:28 INFO  : 'con' command is executed.
17:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:43:28 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:44:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:21 INFO  : Disconnected from the channel tcfchan#4.
17:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:44:22 INFO  : 'fpga -state' command is executed.
17:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:44:22 INFO  : 'jtag frequency' command is executed.
17:44:22 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:22 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:23 INFO  : Context for 'APU' is selected.
17:44:23 INFO  : 'stop' command is executed.
17:44:23 INFO  : 'ps7_init' command is executed.
17:44:23 INFO  : 'ps7_post_config' command is executed.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:23 INFO  : Memory regions updated for context APU
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : 'con' command is executed.
17:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:44:23 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
19:27:05 INFO  : Disconnected from the channel tcfchan#5.
16:32:01 INFO  : Registering command handlers for SDK TCF services
16:32:02 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:32:04 INFO  : XSCT server has started successfully.
16:32:04 INFO  : Successfully done setting XSCT server connection channel  
16:32:05 INFO  : Successfully done setting SDK workspace  
16:32:05 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:32:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:32:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557819080000,  Project:1557731700000
16:32:07 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:32:07 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:32:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:32:10 INFO  : 
16:32:11 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
16:32:14 INFO  : Clearing existing target manager status.
16:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:32:32 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:32:42 INFO  : 'fpga -state' command is executed.
16:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:32:42 INFO  : 'jtag frequency' command is executed.
16:32:42 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : 'stop' command is executed.
16:32:43 INFO  : 'ps7_init' command is executed.
16:32:43 INFO  : 'ps7_post_config' command is executed.
16:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:43 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:43 INFO  : Memory regions updated for context APU
16:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:43 INFO  : 'con' command is executed.
16:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:32:43 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:38:47 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:38:52 INFO  : Disconnected from the channel tcfchan#1.
16:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:38:53 INFO  : 'fpga -state' command is executed.
16:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:38:53 INFO  : 'jtag frequency' command is executed.
16:38:53 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:53 INFO  : Context for 'APU' is selected.
16:38:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:54 INFO  : Context for 'APU' is selected.
16:38:54 INFO  : 'stop' command is executed.
16:38:55 INFO  : 'ps7_init' command is executed.
16:38:55 INFO  : 'ps7_post_config' command is executed.
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:55 INFO  : Memory regions updated for context APU
16:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:55 INFO  : 'con' command is executed.
16:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:38:55 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:42:33 INFO  : Disconnected from the channel tcfchan#2.
16:51:44 INFO  : Registering command handlers for SDK TCF services
16:51:45 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:51:47 INFO  : XSCT server has started successfully.
16:51:47 INFO  : Successfully done setting XSCT server connection channel  
16:51:47 INFO  : Successfully done setting SDK workspace  
16:51:47 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:51:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:51:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557820282000,  Project:1557819080000
16:51:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:51:49 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:51:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:51:52 INFO  : 
16:51:53 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
16:51:53 INFO  : Clearing existing target manager status.
16:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:52:32 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:52:37 INFO  : 'fpga -state' command is executed.
16:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:52:38 INFO  : 'jtag frequency' command is executed.
16:52:38 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:38 INFO  : Context for 'APU' is selected.
16:52:38 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:38 INFO  : Context for 'APU' is selected.
16:52:38 INFO  : 'stop' command is executed.
16:52:40 INFO  : 'ps7_init' command is executed.
16:52:40 INFO  : 'ps7_post_config' command is executed.
16:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:42 ERROR : Memory write error at 0x100000. AP transaction timeout
16:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

16:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:52:51 INFO  : 'fpga -state' command is executed.
16:52:54 INFO  : Memory regions updated for context APU
16:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:52:58 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:53:04 INFO  : 'fpga -state' command is executed.
16:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:53:04 INFO  : 'jtag frequency' command is executed.
16:53:04 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:04 INFO  : Context for 'APU' is selected.
16:53:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:04 INFO  : Context for 'APU' is selected.
16:53:04 INFO  : 'stop' command is executed.
16:53:05 INFO  : 'ps7_init' command is executed.
16:53:05 INFO  : 'ps7_post_config' command is executed.
16:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:05 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:05 INFO  : Memory regions updated for context APU
16:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:05 INFO  : 'con' command is executed.
16:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:53:05 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:57:04 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:11 INFO  : Disconnected from the channel tcfchan#1.
16:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:57:13 INFO  : 'fpga -state' command is executed.
16:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:57:13 INFO  : 'jtag frequency' command is executed.
16:57:13 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:13 INFO  : Context for 'APU' is selected.
16:57:14 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:14 INFO  : Context for 'APU' is selected.
16:57:14 INFO  : 'stop' command is executed.
16:57:14 INFO  : 'ps7_init' command is executed.
16:57:14 INFO  : 'ps7_post_config' command is executed.
16:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:14 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:14 INFO  : Memory regions updated for context APU
16:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:14 INFO  : 'con' command is executed.
16:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:57:14 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:58:42 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:51 INFO  : Disconnected from the channel tcfchan#2.
16:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:58:52 INFO  : 'fpga -state' command is executed.
16:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:58:53 INFO  : 'jtag frequency' command is executed.
16:58:53 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:53 INFO  : Context for 'APU' is selected.
16:58:53 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:53 INFO  : Context for 'APU' is selected.
16:58:53 INFO  : 'stop' command is executed.
16:58:53 INFO  : 'ps7_init' command is executed.
16:58:53 INFO  : 'ps7_post_config' command is executed.
16:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:53 INFO  : Memory regions updated for context APU
16:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:53 INFO  : 'con' command is executed.
16:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:58:53 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:17 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:32 INFO  : Disconnected from the channel tcfchan#3.
17:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:02:34 INFO  : 'fpga -state' command is executed.
17:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:02:34 INFO  : 'jtag frequency' command is executed.
17:02:34 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:34 INFO  : Context for 'APU' is selected.
17:02:34 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:34 INFO  : Context for 'APU' is selected.
17:02:34 INFO  : 'stop' command is executed.
17:02:34 INFO  : 'ps7_init' command is executed.
17:02:34 INFO  : 'ps7_post_config' command is executed.
17:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:34 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:34 INFO  : Memory regions updated for context APU
17:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:35 INFO  : 'con' command is executed.
17:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:02:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:15 INFO  : Disconnected from the channel tcfchan#4.
17:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:32:16 INFO  : 'fpga -state' command is executed.
17:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:32:16 INFO  : 'jtag frequency' command is executed.
17:32:16 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:16 INFO  : Context for 'APU' is selected.
17:32:16 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:16 INFO  : Context for 'APU' is selected.
17:32:16 INFO  : 'stop' command is executed.
17:32:16 INFO  : 'ps7_init' command is executed.
17:32:16 INFO  : 'ps7_post_config' command is executed.
17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:16 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:16 INFO  : Memory regions updated for context APU
17:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:17 INFO  : 'con' command is executed.
17:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:32:17 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:36:57 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:02 INFO  : Disconnected from the channel tcfchan#5.
17:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:37:04 INFO  : 'fpga -state' command is executed.
17:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:37:04 INFO  : 'jtag frequency' command is executed.
17:37:04 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:04 INFO  : Context for 'APU' is selected.
17:37:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:04 INFO  : Context for 'APU' is selected.
17:37:04 INFO  : 'stop' command is executed.
17:37:04 INFO  : 'ps7_init' command is executed.
17:37:04 INFO  : 'ps7_post_config' command is executed.
17:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:05 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:05 INFO  : Memory regions updated for context APU
17:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:05 INFO  : 'con' command is executed.
17:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:37:05 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:46:48 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:04 INFO  : Disconnected from the channel tcfchan#6.
17:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:47:06 INFO  : 'fpga -state' command is executed.
17:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:47:06 INFO  : 'jtag frequency' command is executed.
17:47:06 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:06 INFO  : Context for 'APU' is selected.
17:47:06 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:06 INFO  : Context for 'APU' is selected.
17:47:06 INFO  : 'stop' command is executed.
17:47:06 INFO  : 'ps7_init' command is executed.
17:47:06 INFO  : 'ps7_post_config' command is executed.
17:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:06 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:06 INFO  : Memory regions updated for context APU
17:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:06 INFO  : 'con' command is executed.
17:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:47:06 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:47:57 INFO  : Disconnected from the channel tcfchan#7.
17:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:47:58 INFO  : 'fpga -state' command is executed.
17:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:47:58 INFO  : 'jtag frequency' command is executed.
17:47:58 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:58 INFO  : Context for 'APU' is selected.
17:47:58 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:58 INFO  : Context for 'APU' is selected.
17:47:58 INFO  : 'stop' command is executed.
17:47:58 INFO  : 'ps7_init' command is executed.
17:47:58 INFO  : 'ps7_post_config' command is executed.
17:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:59 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:59 INFO  : Memory regions updated for context APU
17:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:59 INFO  : 'con' command is executed.
17:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:47:59 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:48:31 INFO  : Disconnected from the channel tcfchan#8.
17:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:48:32 INFO  : 'fpga -state' command is executed.
17:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:48:32 INFO  : 'jtag frequency' command is executed.
17:48:32 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:32 INFO  : Context for 'APU' is selected.
17:48:32 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:32 INFO  : Context for 'APU' is selected.
17:48:32 INFO  : 'stop' command is executed.
17:48:33 INFO  : 'ps7_init' command is executed.
17:48:33 INFO  : 'ps7_post_config' command is executed.
17:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:33 INFO  : Memory regions updated for context APU
17:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : 'con' command is executed.
17:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:48:33 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:49:09 INFO  : Disconnected from the channel tcfchan#9.
17:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:49:10 INFO  : 'fpga -state' command is executed.
17:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:49:10 INFO  : 'jtag frequency' command is executed.
17:49:10 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:10 INFO  : Context for 'APU' is selected.
17:49:10 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:10 INFO  : Context for 'APU' is selected.
17:49:10 INFO  : 'stop' command is executed.
17:49:11 INFO  : 'ps7_init' command is executed.
17:49:11 INFO  : 'ps7_post_config' command is executed.
17:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:11 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:11 INFO  : Memory regions updated for context APU
17:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:11 INFO  : 'con' command is executed.
17:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:49:11 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:49:25 INFO  : Disconnected from the channel tcfchan#10.
17:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:49:26 INFO  : 'fpga -state' command is executed.
17:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:49:27 INFO  : 'jtag frequency' command is executed.
17:49:27 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:27 INFO  : Context for 'APU' is selected.
17:49:27 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:27 INFO  : Context for 'APU' is selected.
17:49:27 INFO  : 'stop' command is executed.
17:49:27 INFO  : 'ps7_init' command is executed.
17:49:27 INFO  : 'ps7_post_config' command is executed.
17:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:27 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:27 INFO  : Memory regions updated for context APU
17:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:28 INFO  : 'con' command is executed.
17:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:49:28 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:49:56 INFO  : Disconnected from the channel tcfchan#11.
17:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:49:57 INFO  : 'fpga -state' command is executed.
17:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:49:57 INFO  : 'jtag frequency' command is executed.
17:49:57 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:57 INFO  : Context for 'APU' is selected.
17:49:57 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:57 INFO  : Context for 'APU' is selected.
17:49:57 INFO  : 'stop' command is executed.
17:49:58 INFO  : 'ps7_init' command is executed.
17:49:58 INFO  : 'ps7_post_config' command is executed.
17:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:58 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:58 INFO  : Memory regions updated for context APU
17:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:58 INFO  : 'con' command is executed.
17:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:49:58 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:50:06 INFO  : Disconnected from the channel tcfchan#12.
17:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:50:07 INFO  : 'fpga -state' command is executed.
17:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:50:07 INFO  : 'jtag frequency' command is executed.
17:50:07 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:07 INFO  : Context for 'APU' is selected.
17:50:07 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:07 INFO  : Context for 'APU' is selected.
17:50:07 INFO  : 'stop' command is executed.
17:50:07 INFO  : 'ps7_init' command is executed.
17:50:07 INFO  : 'ps7_post_config' command is executed.
17:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:07 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:07 INFO  : Memory regions updated for context APU
17:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:08 INFO  : 'con' command is executed.
17:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:50:08 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:50:31 INFO  : Disconnected from the channel tcfchan#13.
17:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:50:32 INFO  : 'fpga -state' command is executed.
17:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:50:32 INFO  : 'jtag frequency' command is executed.
17:50:32 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:32 INFO  : Context for 'APU' is selected.
17:50:32 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:32 INFO  : Context for 'APU' is selected.
17:50:32 INFO  : 'stop' command is executed.
17:50:32 INFO  : 'ps7_init' command is executed.
17:50:32 INFO  : 'ps7_post_config' command is executed.
17:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:32 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:32 INFO  : Memory regions updated for context APU
17:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:32 INFO  : 'con' command is executed.
17:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:50:32 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:53:38 INFO  : Disconnected from the channel tcfchan#14.
17:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:53:40 INFO  : 'fpga -state' command is executed.
17:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:53:40 INFO  : 'jtag frequency' command is executed.
17:53:40 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:40 INFO  : Context for 'APU' is selected.
17:53:40 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:40 INFO  : Context for 'APU' is selected.
17:53:40 INFO  : 'stop' command is executed.
17:53:40 INFO  : 'ps7_init' command is executed.
17:53:40 INFO  : 'ps7_post_config' command is executed.
17:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:40 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:40 INFO  : Memory regions updated for context APU
17:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:40 INFO  : 'con' command is executed.
17:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:53:40 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:54:07 INFO  : Disconnected from the channel tcfchan#15.
17:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:54:08 INFO  : 'fpga -state' command is executed.
17:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:54:08 INFO  : 'jtag frequency' command is executed.
17:54:08 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:08 INFO  : Context for 'APU' is selected.
17:54:08 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:08 INFO  : Context for 'APU' is selected.
17:54:08 INFO  : 'stop' command is executed.
17:54:09 INFO  : 'ps7_init' command is executed.
17:54:09 INFO  : 'ps7_post_config' command is executed.
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:09 INFO  : Memory regions updated for context APU
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : 'con' command is executed.
17:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:54:09 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:56:15 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:23 INFO  : Disconnected from the channel tcfchan#16.
17:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:56:24 INFO  : 'fpga -state' command is executed.
17:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:56:24 INFO  : 'jtag frequency' command is executed.
17:56:24 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:24 INFO  : Context for 'APU' is selected.
17:56:24 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:24 INFO  : Context for 'APU' is selected.
17:56:24 INFO  : 'stop' command is executed.
17:56:24 INFO  : 'ps7_init' command is executed.
17:56:24 INFO  : 'ps7_post_config' command is executed.
17:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:24 INFO  : Memory regions updated for context APU
17:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:25 INFO  : 'con' command is executed.
17:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:56:25 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:58:55 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:01 INFO  : Disconnected from the channel tcfchan#17.
17:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:59:02 INFO  : 'fpga -state' command is executed.
17:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:59:02 INFO  : 'jtag frequency' command is executed.
17:59:02 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:02 INFO  : Context for 'APU' is selected.
17:59:02 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:02 INFO  : Context for 'APU' is selected.
17:59:02 INFO  : 'stop' command is executed.
17:59:02 INFO  : 'ps7_init' command is executed.
17:59:02 INFO  : 'ps7_post_config' command is executed.
17:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:02 INFO  : Memory regions updated for context APU
17:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:03 INFO  : 'con' command is executed.
17:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:59:03 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:00:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:59 INFO  : Disconnected from the channel tcfchan#18.
18:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:01:00 INFO  : 'fpga -state' command is executed.
18:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:01:00 INFO  : 'jtag frequency' command is executed.
18:01:00 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:00 INFO  : Context for 'APU' is selected.
18:01:00 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:00 INFO  : Context for 'APU' is selected.
18:01:00 INFO  : 'stop' command is executed.
18:01:01 INFO  : 'ps7_init' command is executed.
18:01:01 INFO  : 'ps7_post_config' command is executed.
18:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:01 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:01 INFO  : Memory regions updated for context APU
18:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:01 INFO  : 'con' command is executed.
18:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:01:01 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:02:47 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:03:15 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:19 INFO  : Disconnected from the channel tcfchan#19.
18:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:03:20 INFO  : 'fpga -state' command is executed.
18:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:03:20 INFO  : 'jtag frequency' command is executed.
18:03:20 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:20 INFO  : Context for 'APU' is selected.
18:03:20 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:20 INFO  : Context for 'APU' is selected.
18:03:20 INFO  : 'stop' command is executed.
18:03:21 INFO  : 'ps7_init' command is executed.
18:03:21 INFO  : 'ps7_post_config' command is executed.
18:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:21 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:21 INFO  : Memory regions updated for context APU
18:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:21 INFO  : 'con' command is executed.
18:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:03:21 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:04:45 INFO  : Disconnected from the channel tcfchan#20.
18:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:04:46 INFO  : 'fpga -state' command is executed.
18:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:04:46 INFO  : 'jtag frequency' command is executed.
18:04:46 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:46 INFO  : Context for 'APU' is selected.
18:04:46 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:46 INFO  : Context for 'APU' is selected.
18:04:46 INFO  : 'stop' command is executed.
18:04:47 INFO  : 'ps7_init' command is executed.
18:04:47 INFO  : 'ps7_post_config' command is executed.
18:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:47 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:47 INFO  : Memory regions updated for context APU
18:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:47 INFO  : 'con' command is executed.
18:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:04:47 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:08:29 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:37 INFO  : Disconnected from the channel tcfchan#21.
18:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:08:38 INFO  : 'fpga -state' command is executed.
18:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:08:38 INFO  : 'jtag frequency' command is executed.
18:08:38 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:38 INFO  : Context for 'APU' is selected.
18:08:38 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:38 INFO  : Context for 'APU' is selected.
18:08:38 INFO  : 'stop' command is executed.
18:08:38 INFO  : 'ps7_init' command is executed.
18:08:38 INFO  : 'ps7_post_config' command is executed.
18:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:39 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:39 INFO  : Memory regions updated for context APU
18:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:39 INFO  : 'con' command is executed.
18:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:08:39 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:10:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:10:55 INFO  : Disconnected from the channel tcfchan#22.
18:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:10:56 INFO  : 'fpga -state' command is executed.
18:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:10:56 INFO  : 'jtag frequency' command is executed.
18:10:56 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:56 INFO  : Context for 'APU' is selected.
18:10:56 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:56 INFO  : Context for 'APU' is selected.
18:10:56 INFO  : 'stop' command is executed.
18:10:57 INFO  : 'ps7_init' command is executed.
18:10:57 INFO  : 'ps7_post_config' command is executed.
18:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:57 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:57 INFO  : Memory regions updated for context APU
18:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:57 INFO  : 'con' command is executed.
18:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:10:57 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:11:47 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:52 INFO  : Disconnected from the channel tcfchan#23.
18:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:11:53 INFO  : 'fpga -state' command is executed.
18:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:11:54 INFO  : 'jtag frequency' command is executed.
18:11:54 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:54 INFO  : Context for 'APU' is selected.
18:11:54 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:54 INFO  : Context for 'APU' is selected.
18:11:54 INFO  : 'stop' command is executed.
18:11:54 INFO  : 'ps7_init' command is executed.
18:11:54 INFO  : 'ps7_post_config' command is executed.
18:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:54 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:54 INFO  : Memory regions updated for context APU
18:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:54 INFO  : 'con' command is executed.
18:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:11:54 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:14:55 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:15:04 INFO  : Disconnected from the channel tcfchan#24.
18:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:15:05 INFO  : 'fpga -state' command is executed.
18:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:15:05 INFO  : 'jtag frequency' command is executed.
18:15:05 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:05 INFO  : Context for 'APU' is selected.
18:15:05 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:05 INFO  : Context for 'APU' is selected.
18:15:05 INFO  : 'stop' command is executed.
18:15:05 INFO  : 'ps7_init' command is executed.
18:15:05 INFO  : 'ps7_post_config' command is executed.
18:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:05 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:05 INFO  : Memory regions updated for context APU
18:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:05 INFO  : 'con' command is executed.
18:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:15:05 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
19:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
19:51:05 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:13 INFO  : Disconnected from the channel tcfchan#25.
19:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
19:51:14 INFO  : 'fpga -state' command is executed.
19:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
19:51:14 INFO  : 'jtag frequency' command is executed.
19:51:14 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:14 INFO  : Context for 'APU' is selected.
19:51:14 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:14 INFO  : Context for 'APU' is selected.
19:51:14 INFO  : 'stop' command is executed.
19:51:14 INFO  : 'ps7_init' command is executed.
19:51:14 INFO  : 'ps7_post_config' command is executed.
19:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:15 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:15 INFO  : Memory regions updated for context APU
19:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:15 INFO  : 'con' command is executed.
19:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

19:51:15 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
21:01:18 INFO  : Disconnected from the channel tcfchan#26.
17:21:47 INFO  : Registering command handlers for SDK TCF services
17:21:48 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
17:21:50 INFO  : XSCT server has started successfully.
17:21:50 INFO  : Successfully done setting XSCT server connection channel  
17:21:51 INFO  : Successfully done setting SDK workspace  
17:21:51 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
17:21:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:21:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557908463000,  Project:1557820282000
17:21:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
17:21:53 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:21:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:21:56 INFO  : 
17:21:57 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
17:22:03 INFO  : Clearing existing target manager status.
17:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:54 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:28:58 INFO  : 'fpga -state' command is executed.
17:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:28:58 INFO  : 'jtag frequency' command is executed.
17:28:58 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:58 INFO  : Context for 'APU' is selected.
17:28:58 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:58 INFO  : Context for 'APU' is selected.
17:28:58 INFO  : 'stop' command is executed.
17:28:59 INFO  : 'ps7_init' command is executed.
17:28:59 INFO  : 'ps7_post_config' command is executed.
17:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:59 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:59 INFO  : Memory regions updated for context APU
17:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:59 INFO  : 'con' command is executed.
17:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:28:59 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:46:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:53 INFO  : Disconnected from the channel tcfchan#1.
17:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:46:54 INFO  : 'fpga -state' command is executed.
17:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:46:54 INFO  : 'jtag frequency' command is executed.
17:46:54 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:54 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:55 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : 'stop' command is executed.
17:46:55 INFO  : 'ps7_init' command is executed.
17:46:55 INFO  : 'ps7_post_config' command is executed.
17:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:55 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:55 INFO  : Memory regions updated for context APU
17:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:55 INFO  : 'con' command is executed.
17:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:46:55 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:05:48 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:56 INFO  : Disconnected from the channel tcfchan#2.
18:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
18:05:57 INFO  : 'fpga -state' command is executed.
18:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
18:05:57 INFO  : 'jtag frequency' command is executed.
18:05:57 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:57 INFO  : Context for 'APU' is selected.
18:05:57 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:57 INFO  : Context for 'APU' is selected.
18:05:57 INFO  : 'stop' command is executed.
18:05:58 INFO  : 'ps7_init' command is executed.
18:05:58 INFO  : 'ps7_post_config' command is executed.
18:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:58 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:58 INFO  : Memory regions updated for context APU
18:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:58 INFO  : 'con' command is executed.
18:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

18:05:58 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
18:18:06 INFO  : Disconnected from the channel tcfchan#3.
16:21:46 INFO  : Registering command handlers for SDK TCF services
16:21:46 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:21:48 INFO  : XSCT server has started successfully.
16:21:48 INFO  : Successfully done setting XSCT server connection channel  
16:21:49 INFO  : Successfully done setting SDK workspace  
16:21:49 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:21:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:54:07 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:54:10 INFO  : 'fpga -state' command is executed.
16:54:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:54:10 INFO  : 'jtag frequency' command is executed.
16:54:10 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:10 INFO  : Context for 'APU' is selected.
16:54:10 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:10 INFO  : Context for 'APU' is selected.
16:54:10 INFO  : 'stop' command is executed.
16:54:11 INFO  : 'ps7_init' command is executed.
16:54:11 INFO  : 'ps7_post_config' command is executed.
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:11 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:11 INFO  : Memory regions updated for context APU
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:11 INFO  : 'con' command is executed.
16:54:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:54:11 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:06:50 INFO  : Disconnected from the channel tcfchan#1.
17:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:03 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:07:07 INFO  : 'fpga -state' command is executed.
17:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:07:07 INFO  : 'jtag frequency' command is executed.
17:07:07 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:07 INFO  : 'stop' command is executed.
17:07:08 INFO  : 'ps7_init' command is executed.
17:07:08 INFO  : 'ps7_post_config' command is executed.
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:08 INFO  : Memory regions updated for context APU
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : 'con' command is executed.
17:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:07:08 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:14:28 INFO  : Disconnected from the channel tcfchan#2.
17:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
17:14:29 INFO  : 'fpga -state' command is executed.
17:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
17:14:29 INFO  : 'jtag frequency' command is executed.
17:14:29 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:29 INFO  : Context for 'APU' is selected.
17:14:30 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:30 INFO  : Context for 'APU' is selected.
17:14:30 INFO  : 'stop' command is executed.
17:14:30 INFO  : 'ps7_init' command is executed.
17:14:30 INFO  : 'ps7_post_config' command is executed.
17:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:31 INFO  : Memory regions updated for context APU
17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:31 INFO  : 'con' command is executed.
17:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

17:14:31 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:49:31 INFO  : Disconnected from the channel tcfchan#3.
16:14:02 INFO  : Registering command handlers for SDK TCF services
16:14:03 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
16:14:05 INFO  : XSCT server has started successfully.
16:14:06 INFO  : Successfully done setting XSCT server connection channel  
16:14:06 INFO  : Successfully done setting SDK workspace  
16:14:06 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:14:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:14:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558509163000,  Project:1557908463000
16:14:08 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
16:14:08 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:14:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:14:11 INFO  : 
16:14:12 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
16:14:12 INFO  : Clearing existing target manager status.
16:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:21:49 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:21:56 INFO  : 'fpga -state' command is executed.
16:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:21:56 INFO  : 'jtag frequency' command is executed.
16:21:56 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:56 INFO  : Context for 'APU' is selected.
16:21:56 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:56 INFO  : Context for 'APU' is selected.
16:21:56 INFO  : 'stop' command is executed.
16:21:57 INFO  : 'ps7_init' command is executed.
16:21:57 INFO  : 'ps7_post_config' command is executed.
16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:57 INFO  : Memory regions updated for context APU
16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : 'con' command is executed.
16:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:21:57 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:25:57 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:02 INFO  : Disconnected from the channel tcfchan#1.
16:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:26:03 INFO  : 'fpga -state' command is executed.
16:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:26:03 INFO  : 'jtag frequency' command is executed.
16:26:03 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:03 INFO  : Context for 'APU' is selected.
16:26:04 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:04 INFO  : Context for 'APU' is selected.
16:26:04 INFO  : 'stop' command is executed.
16:26:05 INFO  : 'ps7_init' command is executed.
16:26:05 INFO  : 'ps7_post_config' command is executed.
16:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:05 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:05 INFO  : Memory regions updated for context APU
16:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:05 INFO  : 'con' command is executed.
16:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:26:05 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
16:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:27:36 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:42 INFO  : Disconnected from the channel tcfchan#2.
16:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
16:27:43 INFO  : 'fpga -state' command is executed.
16:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
16:27:43 INFO  : 'jtag frequency' command is executed.
16:27:43 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : 'stop' command is executed.
16:27:44 INFO  : 'ps7_init' command is executed.
16:27:44 INFO  : 'ps7_post_config' command is executed.
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:44 INFO  : Memory regions updated for context APU
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : 'con' command is executed.
16:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

16:27:44 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:04:15 INFO  : Disconnected from the channel tcfchan#3.
19:03:03 INFO  : Registering command handlers for SDK TCF services
19:03:04 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
19:03:06 INFO  : XSCT server has started successfully.
19:03:06 INFO  : Successfully done setting XSCT server connection channel  
19:03:06 INFO  : Successfully done setting SDK workspace  
19:03:06 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
19:03:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:05:21 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:05:25 INFO  : 'fpga -state' command is executed.
20:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:05:25 INFO  : 'jtag frequency' command is executed.
20:05:25 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:25 INFO  : Context for 'APU' is selected.
20:05:25 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:25 INFO  : Context for 'APU' is selected.
20:05:25 INFO  : 'stop' command is executed.
20:05:26 INFO  : 'ps7_init' command is executed.
20:05:26 INFO  : 'ps7_post_config' command is executed.
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:26 INFO  : Memory regions updated for context APU
20:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:26 INFO  : 'con' command is executed.
20:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:05:26 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:05:49 INFO  : Disconnected from the channel tcfchan#1.
20:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:05:50 INFO  : 'fpga -state' command is executed.
20:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:05:50 INFO  : 'jtag frequency' command is executed.
20:05:50 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:50 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:51 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : 'stop' command is executed.
20:05:52 INFO  : 'ps7_init' command is executed.
20:05:52 INFO  : 'ps7_post_config' command is executed.
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:52 INFO  : Memory regions updated for context APU
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : 'con' command is executed.
20:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:05:52 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:09:21 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:09:28 INFO  : Disconnected from the channel tcfchan#2.
20:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:09:29 INFO  : 'fpga -state' command is executed.
20:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:09:30 INFO  : 'jtag frequency' command is executed.
20:09:30 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:30 INFO  : Context for 'APU' is selected.
20:09:31 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:31 INFO  : Context for 'APU' is selected.
20:09:31 INFO  : 'stop' command is executed.
20:09:31 INFO  : 'ps7_init' command is executed.
20:09:31 INFO  : 'ps7_post_config' command is executed.
20:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:31 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:31 INFO  : Memory regions updated for context APU
20:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:31 INFO  : 'con' command is executed.
20:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:09:31 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:13:58 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:07 INFO  : Disconnected from the channel tcfchan#3.
20:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:14:08 INFO  : 'fpga -state' command is executed.
20:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:14:08 INFO  : 'jtag frequency' command is executed.
20:14:08 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:08 INFO  : Context for 'APU' is selected.
20:14:10 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:10 INFO  : Context for 'APU' is selected.
20:14:10 INFO  : 'stop' command is executed.
20:14:10 INFO  : 'ps7_init' command is executed.
20:14:10 INFO  : 'ps7_post_config' command is executed.
20:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:10 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:10 INFO  : Memory regions updated for context APU
20:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:10 INFO  : 'con' command is executed.
20:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:14:10 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:16:12 INFO  : Disconnected from the channel tcfchan#4.
20:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:16:13 INFO  : 'fpga -state' command is executed.
20:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:16:13 INFO  : 'jtag frequency' command is executed.
20:16:13 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:13 INFO  : Context for 'APU' is selected.
20:16:14 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:14 INFO  : Context for 'APU' is selected.
20:16:14 INFO  : 'stop' command is executed.
20:16:14 INFO  : 'ps7_init' command is executed.
20:16:14 INFO  : 'ps7_post_config' command is executed.
20:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:15 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:15 INFO  : Memory regions updated for context APU
20:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:15 INFO  : 'con' command is executed.
20:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:16:15 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:27:51 INFO  : Disconnected from the channel tcfchan#5.
20:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
20:27:52 INFO  : 'fpga -state' command is executed.
20:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
20:27:52 INFO  : 'jtag frequency' command is executed.
20:27:52 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:52 INFO  : Context for 'APU' is selected.
20:27:53 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:53 INFO  : Context for 'APU' is selected.
20:27:53 INFO  : 'stop' command is executed.
20:27:53 INFO  : 'ps7_init' command is executed.
20:27:53 INFO  : 'ps7_post_config' command is executed.
20:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:53 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:53 INFO  : Memory regions updated for context APU
20:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:54 INFO  : 'con' command is executed.
20:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

20:27:54 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
20:58:08 INFO  : Disconnected from the channel tcfchan#6.
17:32:01 INFO  : Registering command handlers for SDK TCF services
17:32:02 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
17:32:04 INFO  : XSCT server has started successfully.
17:32:04 INFO  : Successfully done setting XSCT server connection channel  
17:32:04 INFO  : Successfully done setting SDK workspace  
17:32:04 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
17:32:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:51:57 INFO  : Registering command handlers for SDK TCF services
09:51:57 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
09:51:59 INFO  : XSCT server has started successfully.
09:52:00 INFO  : Successfully done setting XSCT server connection channel  
09:52:00 INFO  : Successfully done setting SDK workspace  
09:52:00 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
09:52:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:52:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558659071000,  Project:1558509163000
09:52:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
09:52:02 INFO  : Copied contents of /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
09:52:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:52:12 INFO  : 
09:52:12 INFO  : Updating hardware inferred compiler options for Pmod_CAN.
09:52:13 INFO  : Clearing existing target manager status.
10:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:37:52 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:38:16 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:38:23 INFO  : 'fpga -state' command is executed.
10:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:38:23 INFO  : 'jtag frequency' command is executed.
10:38:23 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:23 INFO  : Context for 'APU' is selected.
10:38:23 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:23 INFO  : Context for 'APU' is selected.
10:38:23 INFO  : 'stop' command is executed.
10:38:24 INFO  : 'ps7_init' command is executed.
10:38:24 INFO  : 'ps7_post_config' command is executed.
10:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:24 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:24 INFO  : Memory regions updated for context APU
10:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:24 INFO  : 'con' command is executed.
10:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:38:24 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
12:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
12:46:01 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:46:11 INFO  : Disconnected from the channel tcfchan#1.
12:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
12:46:12 INFO  : 'fpga -state' command is executed.
12:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
12:46:12 INFO  : 'jtag frequency' command is executed.
12:46:12 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:12 INFO  : Context for 'APU' is selected.
12:46:13 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:13 INFO  : Context for 'APU' is selected.
12:46:13 INFO  : 'stop' command is executed.
12:46:14 INFO  : 'ps7_init' command is executed.
12:46:14 INFO  : 'ps7_post_config' command is executed.
12:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:14 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:14 INFO  : Memory regions updated for context APU
12:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:14 INFO  : 'con' command is executed.
12:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

12:46:14 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
12:47:25 INFO  : Disconnected from the channel tcfchan#2.
12:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
12:47:26 INFO  : 'fpga -state' command is executed.
12:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
12:47:26 INFO  : 'jtag frequency' command is executed.
12:47:26 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:26 INFO  : Context for 'APU' is selected.
12:47:26 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:26 INFO  : Context for 'APU' is selected.
12:47:26 INFO  : 'stop' command is executed.
12:47:26 INFO  : 'ps7_init' command is executed.
12:47:26 INFO  : 'ps7_post_config' command is executed.
12:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:27 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:27 INFO  : Memory regions updated for context APU
12:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:27 INFO  : 'con' command is executed.
12:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

12:47:27 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
13:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
13:11:12 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:43 INFO  : Disconnected from the channel tcfchan#3.
13:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
13:11:44 INFO  : 'fpga -state' command is executed.
13:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
13:11:44 INFO  : 'jtag frequency' command is executed.
13:11:44 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:45 INFO  : Context for 'APU' is selected.
13:11:45 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:45 INFO  : Context for 'APU' is selected.
13:11:45 INFO  : 'stop' command is executed.
13:11:45 INFO  : 'ps7_init' command is executed.
13:11:45 INFO  : 'ps7_post_config' command is executed.
13:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:45 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:45 INFO  : Memory regions updated for context APU
13:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:45 INFO  : 'con' command is executed.
13:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

13:11:45 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
14:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:17:58 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:15 INFO  : Disconnected from the channel tcfchan#4.
14:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:18:16 INFO  : 'fpga -state' command is executed.
14:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:18:16 INFO  : 'jtag frequency' command is executed.
14:18:16 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : 'stop' command is executed.
14:18:16 INFO  : 'ps7_init' command is executed.
14:18:17 INFO  : 'ps7_post_config' command is executed.
14:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:17 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:17 INFO  : Memory regions updated for context APU
14:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:17 INFO  : 'con' command is executed.
14:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

14:18:17 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
14:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:21:24 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:40 INFO  : Disconnected from the channel tcfchan#5.
14:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:21:41 INFO  : 'fpga -state' command is executed.
14:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:21:42 INFO  : 'jtag frequency' command is executed.
14:21:42 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : 'stop' command is executed.
14:21:42 INFO  : 'ps7_init' command is executed.
14:21:42 INFO  : 'ps7_post_config' command is executed.
14:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:42 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:42 INFO  : Memory regions updated for context APU
14:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:42 INFO  : 'con' command is executed.
14:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

14:21:42 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
14:22:08 INFO  : Disconnected from the channel tcfchan#6.
14:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
14:22:09 INFO  : 'fpga -state' command is executed.
14:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
14:22:09 INFO  : 'jtag frequency' command is executed.
14:22:09 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:09 INFO  : Context for 'APU' is selected.
14:22:09 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:09 INFO  : Context for 'APU' is selected.
14:22:09 INFO  : 'stop' command is executed.
14:22:09 INFO  : 'ps7_init' command is executed.
14:22:09 INFO  : 'ps7_post_config' command is executed.
14:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:09 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:09 INFO  : Memory regions updated for context APU
14:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:09 INFO  : 'con' command is executed.
14:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

14:22:09 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
17:44:05 INFO  : Disconnected from the channel tcfchan#7.
09:47:52 INFO  : Registering command handlers for SDK TCF services
09:47:53 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
09:47:55 INFO  : XSCT server has started successfully.
09:47:55 INFO  : Successfully done setting XSCT server connection channel  
09:47:55 INFO  : Successfully done setting SDK workspace  
09:47:55 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
09:47:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:21:48 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:22:01 INFO  : 'fpga -state' command is executed.
10:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:22:02 INFO  : 'jtag frequency' command is executed.
10:22:02 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:02 INFO  : Context for 'APU' is selected.
10:22:02 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:22:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:02 INFO  : Context for 'APU' is selected.
10:22:02 INFO  : 'stop' command is executed.
10:22:02 INFO  : 'ps7_init' command is executed.
10:22:02 INFO  : 'ps7_post_config' command is executed.
10:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:02 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:02 INFO  : Memory regions updated for context APU
10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : 'con' command is executed.
10:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:22:03 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
10:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:35:50 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:55 INFO  : Disconnected from the channel tcfchan#1.
10:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:35:56 INFO  : 'fpga -state' command is executed.
10:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:35:56 INFO  : 'jtag frequency' command is executed.
10:35:56 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:56 INFO  : Context for 'APU' is selected.
10:35:57 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:57 INFO  : Context for 'APU' is selected.
10:35:57 INFO  : 'stop' command is executed.
10:35:57 INFO  : 'ps7_init' command is executed.
10:35:57 INFO  : 'ps7_post_config' command is executed.
10:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:58 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:58 INFO  : Memory regions updated for context APU
10:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:58 INFO  : 'con' command is executed.
10:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:35:58 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
10:37:37 INFO  : Disconnected from the channel tcfchan#2.
10:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:37:38 INFO  : 'fpga -state' command is executed.
10:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:37:39 INFO  : 'jtag frequency' command is executed.
10:37:39 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:39 INFO  : Context for 'APU' is selected.
10:37:40 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:40 INFO  : Context for 'APU' is selected.
10:37:40 INFO  : 'stop' command is executed.
10:37:40 INFO  : 'ps7_init' command is executed.
10:37:40 INFO  : 'ps7_post_config' command is executed.
10:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:40 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:40 INFO  : Memory regions updated for context APU
10:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:40 INFO  : 'con' command is executed.
10:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:37:40 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
10:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:52:27 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:52:35 INFO  : Disconnected from the channel tcfchan#3.
10:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:52:36 INFO  : 'fpga -state' command is executed.
10:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:52:36 INFO  : 'jtag frequency' command is executed.
10:52:36 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:36 INFO  : Context for 'APU' is selected.
10:52:37 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:37 INFO  : Context for 'APU' is selected.
10:52:37 INFO  : 'stop' command is executed.
10:52:38 INFO  : 'ps7_init' command is executed.
10:52:38 INFO  : 'ps7_post_config' command is executed.
10:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:38 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:38 INFO  : Memory regions updated for context APU
10:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:38 INFO  : 'con' command is executed.
10:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:52:38 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
10:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:55:08 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:14 INFO  : Disconnected from the channel tcfchan#4.
10:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
10:55:15 INFO  : 'fpga -state' command is executed.
10:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
10:55:16 INFO  : 'jtag frequency' command is executed.
10:55:16 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:16 INFO  : Context for 'APU' is selected.
10:55:17 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:17 INFO  : Context for 'APU' is selected.
10:55:17 INFO  : 'stop' command is executed.
10:55:17 INFO  : 'ps7_init' command is executed.
10:55:17 INFO  : 'ps7_post_config' command is executed.
10:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:17 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:17 INFO  : Memory regions updated for context APU
10:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:17 INFO  : 'con' command is executed.
10:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

10:55:17 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:06:46 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:53 INFO  : Disconnected from the channel tcfchan#5.
11:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:06:54 INFO  : 'fpga -state' command is executed.
11:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:06:54 INFO  : 'jtag frequency' command is executed.
11:06:54 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:54 INFO  : Context for 'APU' is selected.
11:06:55 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:55 INFO  : Context for 'APU' is selected.
11:06:55 INFO  : 'stop' command is executed.
11:06:56 INFO  : 'ps7_init' command is executed.
11:06:56 INFO  : 'ps7_post_config' command is executed.
11:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:56 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:56 INFO  : Memory regions updated for context APU
11:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:56 INFO  : 'con' command is executed.
11:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:06:56 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:09:14 INFO  : Disconnected from the channel tcfchan#6.
11:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:09:15 INFO  : 'fpga -state' command is executed.
11:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:09:15 INFO  : 'jtag frequency' command is executed.
11:09:15 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:15 INFO  : Context for 'APU' is selected.
11:09:16 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:16 INFO  : Context for 'APU' is selected.
11:09:16 INFO  : 'stop' command is executed.
11:09:16 INFO  : 'ps7_init' command is executed.
11:09:16 INFO  : 'ps7_post_config' command is executed.
11:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:17 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:17 INFO  : Memory regions updated for context APU
11:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:17 INFO  : 'con' command is executed.
11:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:09:17 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:13:29 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:14:01 INFO  : Disconnected from the channel tcfchan#7.
11:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:14:02 INFO  : 'fpga -state' command is executed.
11:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:14:02 INFO  : 'jtag frequency' command is executed.
11:14:02 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:02 INFO  : Context for 'APU' is selected.
11:14:03 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:03 INFO  : Context for 'APU' is selected.
11:14:03 INFO  : 'stop' command is executed.
11:14:03 INFO  : 'ps7_init' command is executed.
11:14:03 INFO  : 'ps7_post_config' command is executed.
11:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:04 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:04 INFO  : Memory regions updated for context APU
11:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:04 INFO  : 'con' command is executed.
11:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:14:04 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:28:18 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:33 INFO  : Disconnected from the channel tcfchan#8.
11:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:28:34 INFO  : 'fpga -state' command is executed.
11:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:28:34 INFO  : 'jtag frequency' command is executed.
11:28:34 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:34 INFO  : Context for 'APU' is selected.
11:28:35 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:35 INFO  : Context for 'APU' is selected.
11:28:35 INFO  : 'stop' command is executed.
11:28:35 INFO  : 'ps7_init' command is executed.
11:28:35 INFO  : 'ps7_post_config' command is executed.
11:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:35 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:35 INFO  : Memory regions updated for context APU
11:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:35 INFO  : 'con' command is executed.
11:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:28:35 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:34:27 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:38 INFO  : Disconnected from the channel tcfchan#9.
11:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:34:39 INFO  : 'fpga -state' command is executed.
11:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:34:39 INFO  : 'jtag frequency' command is executed.
11:34:39 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:39 INFO  : Context for 'APU' is selected.
11:34:40 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:40 INFO  : Context for 'APU' is selected.
11:34:40 INFO  : 'stop' command is executed.
11:34:41 INFO  : 'ps7_init' command is executed.
11:34:42 INFO  : 'ps7_post_config' command is executed.
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:44 ERROR : Memory write error at 0x100000. AP transaction timeout
11:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
----------------End of Script----------------

11:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:35:04 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:35:06 INFO  : 'fpga -state' command is executed.
11:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:35:06 INFO  : 'jtag frequency' command is executed.
11:35:06 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:06 INFO  : Context for 'APU' is selected.
11:35:06 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:07 INFO  : Context for 'APU' is selected.
11:35:07 INFO  : 'stop' command is executed.
11:35:07 INFO  : 'ps7_init' command is executed.
11:35:07 INFO  : 'ps7_post_config' command is executed.
11:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:07 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:07 INFO  : Memory regions updated for context APU
11:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:07 INFO  : 'con' command is executed.
11:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:35:07 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:35:59 INFO  : Disconnected from the channel tcfchan#10.
11:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:36:01 INFO  : 'fpga -state' command is executed.
11:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:36:01 INFO  : 'jtag frequency' command is executed.
11:36:01 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:01 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:02 INFO  : Context for 'APU' is selected.
11:36:02 INFO  : 'stop' command is executed.
11:36:02 INFO  : 'ps7_init' command is executed.
11:36:02 INFO  : 'ps7_post_config' command is executed.
11:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:02 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:02 INFO  : Memory regions updated for context APU
11:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:02 INFO  : 'con' command is executed.
11:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:36:02 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:36:38 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:47 INFO  : Disconnected from the channel tcfchan#11.
11:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:36:48 INFO  : 'fpga -state' command is executed.
11:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:36:48 INFO  : 'jtag frequency' command is executed.
11:36:48 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:48 INFO  : Context for 'APU' is selected.
11:36:49 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:49 INFO  : Context for 'APU' is selected.
11:36:49 INFO  : 'stop' command is executed.
11:36:50 INFO  : 'ps7_init' command is executed.
11:36:50 INFO  : 'ps7_post_config' command is executed.
11:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:50 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:50 INFO  : Memory regions updated for context APU
11:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:50 INFO  : 'con' command is executed.
11:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:36:50 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
11:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:40:14 INFO  : FPGA configured successfully with bitstream "/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:32 INFO  : Disconnected from the channel tcfchan#12.
11:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A" && level==0} -index 1' command is executed.
11:40:34 INFO  : 'fpga -state' command is executed.
11:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B134A' is selected.
11:40:34 INFO  : 'jtag frequency' command is executed.
11:40:34 INFO  : Sourcing of '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:34 INFO  : Context for 'APU' is selected.
11:40:35 INFO  : Hardware design information is loaded from '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:40:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:35 INFO  : Context for 'APU' is selected.
11:40:35 INFO  : 'stop' command is executed.
11:40:35 INFO  : 'ps7_init' command is executed.
11:40:35 INFO  : 'ps7_post_config' command is executed.
11:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:36 INFO  : The application '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
loadhw -hw /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
dow /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/Pmod_CAN/Debug/Pmod_CAN.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:36 INFO  : Memory regions updated for context APU
11:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:36 INFO  : 'con' command is executed.
11:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B134A"} -index 0
con
----------------End of Script----------------

11:40:36 INFO  : Launch script is exported to file '/home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_pmod_can.elf_on_local.tcl'
19:56:05 INFO  : Disconnected from the channel tcfchan#13.
13:35:38 INFO  : Registering command handlers for SDK TCF services
13:35:39 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
13:35:41 INFO  : XSCT server has started successfully.
13:35:41 INFO  : Successfully done setting XSCT server connection channel  
13:35:41 INFO  : Successfully done setting SDK workspace  
13:35:41 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
13:35:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:47:04 INFO  : Registering command handlers for SDK TCF services
18:47:05 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
18:47:06 INFO  : XSCT server has started successfully.
18:47:06 INFO  : Successfully done setting XSCT server connection channel  
18:47:06 INFO  : Successfully done setting SDK workspace  
18:47:06 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
18:47:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:53:39 INFO  : Registering command handlers for SDK TCF services
09:53:40 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
09:53:42 INFO  : XSCT server has started successfully.
09:53:43 INFO  : Successfully done setting XSCT server connection channel  
09:53:43 INFO  : Successfully done setting SDK workspace  
09:53:43 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
09:53:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:40:51 INFO  : Registering command handlers for SDK TCF services
09:40:52 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
09:40:54 INFO  : XSCT server has started successfully.
09:40:54 INFO  : Successfully done setting XSCT server connection channel  
09:40:55 INFO  : Successfully done setting SDK workspace  
09:40:55 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
09:40:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:40:58 INFO  : Registering command handlers for SDK TCF services
14:40:58 INFO  : Launching XSCT server: xsct -n -interactive /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/temp_xsdb_launch_script.tcl
14:41:00 INFO  : XSCT server has started successfully.
14:41:01 INFO  : Successfully done setting XSCT server connection channel  
14:41:01 INFO  : Successfully done setting SDK workspace  
14:41:01 INFO  : Processing command line option -hwspec /home/roro/fpga_workspace/pmodCAN/pmodCAN.sdk/design_1_wrapper.hdf.
14:41:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
