#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010E4F48 .scope module, "xor_component_tb" "xor_component_tb" 2 1;
 .timescale 0 0;
v011293F8_0 .var "a", 7 0;
v011293A0_0 .var "b", 7 0;
v01129660_0 .var "opcode", 1 0;
v011296B8_0 .net "out", 7 0, v01128340_0; 1 drivers
S_010E4FD0 .scope module, "dut" "main_design" 2 12, 3 1, S_010E4F48;
 .timescale 0 0;
v01128708_0 .net "a", 7 0, v011293F8_0; 1 drivers
v01128658_0 .net "b", 7 0, v011293A0_0; 1 drivers
v01128398_0 .net "opcode", 1 0, v01129660_0; 1 drivers
v01128340_0 .var "out", 7 0;
RS_010F3634/0/0 .resolv tri, L_0112A9E8, L_0112AEB8, L_0112AFC0, L_0112B120;
RS_010F3634/0/4 .resolv tri, L_0112ACA8, L_0112B330, L_0112A990, L_0112AAF0;
RS_010F3634 .resolv tri, RS_010F3634/0/0, RS_010F3634/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v01128448_0 .net8 "temp_out_adder", 7 0, RS_010F3634; 8 drivers
RS_010F394C/0/0 .resolv tri, L_01129240, L_01128A00, L_01128C10, L_01128A58;
RS_010F394C/0/4 .resolv tri, L_01128B60, L_01128DC8, L_0112B3E0, L_0112ABA0;
RS_010F394C .resolv tri, RS_010F394C/0/0, RS_010F394C/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v011284F8_0 .net8 "temp_out_nand", 7 0, RS_010F394C; 8 drivers
RS_010F3BA4/0/0 .resolv tri, L_01129710, L_01129500, L_01129348, L_01128C68;
RS_010F3BA4/0/4 .resolv tri, L_01129138, L_011289A8, L_01128E20, L_011290E0;
RS_010F3BA4 .resolv tri, RS_010F3BA4/0/0, RS_010F3BA4/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v01128550_0 .net8 "temp_out_xor", 7 0, RS_010F3BA4; 8 drivers
E_010EB688 .event edge, v01128398_0, v01128760_0, v01126B50_0, v01128130_0;
S_010DF760 .scope module, "xor_inst" "xor_component" 3 7, 4 1, S_010E4FD0;
 .timescale 0 0;
v011284A0_0 .alias "a", 7 0, v01128708_0;
v011286B0_0 .alias "b", 7 0, v01128658_0;
v01128760_0 .alias "out", 7 0, v01128550_0;
L_011295B0 .part v011293F8_0, 0, 1;
L_01129450 .part v011293A0_0, 0, 1;
L_01129710 .part/pv L_01124038, 0, 1, 8;
L_01129768 .part v011293F8_0, 1, 1;
L_011294A8 .part v011293A0_0, 1, 1;
L_01129500 .part/pv L_010D9D10, 1, 1, 8;
L_01129558 .part v011293F8_0, 2, 1;
L_011292F0 .part v011293A0_0, 2, 1;
L_01129348 .part/pv L_011298D8, 2, 1, 8;
L_01129608 .part v011293F8_0, 3, 1;
L_01128ED0 .part v011293A0_0, 3, 1;
L_01128C68 .part/pv L_011298A0, 3, 1, 8;
L_01128F80 .part v011293F8_0, 4, 1;
L_01128CC0 .part v011293A0_0, 4, 1;
L_01129138 .part/pv L_01129DA8, 4, 1, 8;
L_011291E8 .part v011293F8_0, 5, 1;
L_01128E78 .part v011293A0_0, 5, 1;
L_011289A8 .part/pv L_01129E18, 5, 1, 8;
L_011288A0 .part v011293F8_0, 6, 1;
L_01129190 .part v011293A0_0, 6, 1;
L_01128E20 .part/pv L_01129868, 6, 1, 8;
L_011288F8 .part v011293F8_0, 7, 1;
L_01128F28 .part v011293A0_0, 7, 1;
L_011290E0 .part/pv L_011299F0, 7, 1, 8;
S_010DFC28 .scope module, "xor0" "xor_gate" 4 3, 5 1, S_010DF760;
 .timescale 0 0;
L_01124038 .functor XOR 1, L_011295B0, L_01129450, C4<0>, C4<0>;
v011282E8_0 .net "a", 0 0, L_011295B0; 1 drivers
v011285A8_0 .net "b", 0 0, L_01129450; 1 drivers
v01128600_0 .net "out", 0 0, L_01124038; 1 drivers
S_010DF650 .scope module, "xor1" "xor_gate" 4 4, 5 1, S_010DF760;
 .timescale 0 0;
L_010D9D10 .functor XOR 1, L_01129768, L_011294A8, C4<0>, C4<0>;
v011281E0_0 .net "a", 0 0, L_01129768; 1 drivers
v01128238_0 .net "b", 0 0, L_011294A8; 1 drivers
v011283F0_0 .net "out", 0 0, L_010D9D10; 1 drivers
S_010DF5C8 .scope module, "xor2" "xor_gate" 4 5, 5 1, S_010DF760;
 .timescale 0 0;
L_011298D8 .functor XOR 1, L_01129558, L_011292F0, C4<0>, C4<0>;
v01128028_0 .net "a", 0 0, L_01129558; 1 drivers
v011280D8_0 .net "b", 0 0, L_011292F0; 1 drivers
v01128188_0 .net "out", 0 0, L_011298D8; 1 drivers
S_010E0068 .scope module, "xor3" "xor_gate" 4 6, 5 1, S_010DF760;
 .timescale 0 0;
L_011298A0 .functor XOR 1, L_01129608, L_01128ED0, C4<0>, C4<0>;
v01127EC8_0 .net "a", 0 0, L_01129608; 1 drivers
v01127F20_0 .net "b", 0 0, L_01128ED0; 1 drivers
v01127FD0_0 .net "out", 0 0, L_011298A0; 1 drivers
S_010DF210 .scope module, "xor4" "xor_gate" 4 7, 5 1, S_010DF760;
 .timescale 0 0;
L_01129DA8 .functor XOR 1, L_01128F80, L_01128CC0, C4<0>, C4<0>;
v01127D10_0 .net "a", 0 0, L_01128F80; 1 drivers
v01127DC0_0 .net "b", 0 0, L_01128CC0; 1 drivers
v01127E18_0 .net "out", 0 0, L_01129DA8; 1 drivers
S_010DF430 .scope module, "xor5" "xor_gate" 4 8, 5 1, S_010DF760;
 .timescale 0 0;
L_01129E18 .functor XOR 1, L_011291E8, L_01128E78, C4<0>, C4<0>;
v01127B00_0 .net "a", 0 0, L_011291E8; 1 drivers
v01127AA8_0 .net "b", 0 0, L_01128E78; 1 drivers
v01127C60_0 .net "out", 0 0, L_01129E18; 1 drivers
S_010DF3A8 .scope module, "xor6" "xor_gate" 4 9, 5 1, S_010DF760;
 .timescale 0 0;
L_01129868 .functor XOR 1, L_011288A0, L_01129190, C4<0>, C4<0>;
v01127F78_0 .net "a", 0 0, L_011288A0; 1 drivers
v011279F8_0 .net "b", 0 0, L_01129190; 1 drivers
v01127CB8_0 .net "out", 0 0, L_01129868; 1 drivers
S_010DFF58 .scope module, "xor7" "xor_gate" 4 10, 5 1, S_010DF760;
 .timescale 0 0;
L_011299F0 .functor XOR 1, L_011288F8, L_01128F28, C4<0>, C4<0>;
v01128080_0 .net "a", 0 0, L_011288F8; 1 drivers
v01127948_0 .net "b", 0 0, L_01128F28; 1 drivers
v011279A0_0 .net "out", 0 0, L_011299F0; 1 drivers
S_010E6950 .scope module, "nand_inst" "nand_component" 3 8, 6 1, S_010E4FD0;
 .timescale 0 0;
v011278F0_0 .alias "a", 7 0, v01128708_0;
v01128290_0 .alias "b", 7 0, v01128658_0;
v01128130_0 .alias "out", 7 0, v011284F8_0;
L_01128848 .part v011293F8_0, 0, 1;
L_01128FD8 .part v011293A0_0, 0, 1;
L_01129240 .part/pv L_01129BE8, 0, 1, 8;
L_01128BB8 .part v011293F8_0, 1, 1;
L_01129030 .part v011293A0_0, 1, 1;
L_01128A00 .part/pv L_01129EF8, 1, 1, 8;
L_01129298 .part v011293F8_0, 2, 1;
L_01129088 .part v011293A0_0, 2, 1;
L_01128C10 .part/pv L_0112A188, 2, 1, 8;
L_011287F0 .part v011293F8_0, 3, 1;
L_01128950 .part v011293A0_0, 3, 1;
L_01128A58 .part/pv L_0112A5E8, 3, 1, 8;
L_01128AB0 .part v011293F8_0, 4, 1;
L_01128B08 .part v011293A0_0, 4, 1;
L_01128B60 .part/pv L_0112A620, 4, 1, 8;
L_01128D18 .part v011293F8_0, 5, 1;
L_01128D70 .part v011293A0_0, 5, 1;
L_01128DC8 .part/pv L_0112A038, 5, 1, 8;
L_0112B178 .part v011293F8_0, 6, 1;
L_0112AF10 .part v011293A0_0, 6, 1;
L_0112B3E0 .part/pv L_0112A230, 6, 1, 8;
L_0112AB48 .part v011293F8_0, 7, 1;
L_0112AF68 .part v011293A0_0, 7, 1;
L_0112ABA0 .part/pv L_0112A770, 7, 1, 8;
S_010DF320 .scope module, "nand0" "nand_gate" 6 2, 7 1, S_010E6950;
 .timescale 0 0;
L_01129A98 .functor AND 1, L_01128848, L_01128FD8, C4<1>, C4<1>;
L_01129BE8 .functor NOT 1, L_01129A98, C4<0>, C4<0>, C4<0>;
v01127E70_0 .net *"_s0", 0 0, L_01129A98; 1 drivers
v01127D68_0 .net "a", 0 0, L_01128848; 1 drivers
v01127840_0 .net "b", 0 0, L_01128FD8; 1 drivers
v01127C08_0 .net "out", 0 0, L_01129BE8; 1 drivers
S_010DFA90 .scope module, "nand1" "nand_gate" 6 3, 7 1, S_010E6950;
 .timescale 0 0;
L_01129F30 .functor AND 1, L_01128BB8, L_01129030, C4<1>, C4<1>;
L_01129EF8 .functor NOT 1, L_01129F30, C4<0>, C4<0>, C4<0>;
v01127898_0 .net *"_s0", 0 0, L_01129F30; 1 drivers
v01127B58_0 .net "a", 0 0, L_01128BB8; 1 drivers
v01127BB0_0 .net "b", 0 0, L_01129030; 1 drivers
v011277E8_0 .net "out", 0 0, L_01129EF8; 1 drivers
S_010DF540 .scope module, "nand2" "nand_gate" 6 4, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A578 .functor AND 1, L_01129298, L_01129088, C4<1>, C4<1>;
L_0112A188 .functor NOT 1, L_0112A578, C4<0>, C4<0>, C4<0>;
v01127498_0 .net *"_s0", 0 0, L_0112A578; 1 drivers
v011274F0_0 .net "a", 0 0, L_01129298; 1 drivers
v01127650_0 .net "b", 0 0, L_01129088; 1 drivers
v01127A50_0 .net "out", 0 0, L_0112A188; 1 drivers
S_010DFBA0 .scope module, "nand3" "nand_gate" 6 5, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A070 .functor AND 1, L_011287F0, L_01128950, C4<1>, C4<1>;
L_0112A5E8 .functor NOT 1, L_0112A070, C4<0>, C4<0>, C4<0>;
v01127390_0 .net *"_s0", 0 0, L_0112A070; 1 drivers
v011273E8_0 .net "a", 0 0, L_011287F0; 1 drivers
v01127548_0 .net "b", 0 0, L_01128950; 1 drivers
v01127440_0 .net "out", 0 0, L_0112A5E8; 1 drivers
S_010E6BF8 .scope module, "nand4" "nand_gate" 6 6, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A2A0 .functor AND 1, L_01128AB0, L_01128B08, C4<1>, C4<1>;
L_0112A620 .functor NOT 1, L_0112A2A0, C4<0>, C4<0>, C4<0>;
v01127700_0 .net *"_s0", 0 0, L_0112A2A0; 1 drivers
v011275F8_0 .net "a", 0 0, L_01128AB0; 1 drivers
v01127338_0 .net "b", 0 0, L_01128B08; 1 drivers
v011275A0_0 .net "out", 0 0, L_0112A620; 1 drivers
S_010E6B70 .scope module, "nand5" "nand_gate" 6 7, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A1C0 .functor AND 1, L_01128D18, L_01128D70, C4<1>, C4<1>;
L_0112A038 .functor NOT 1, L_0112A1C0, C4<0>, C4<0>, C4<0>;
v01126E68_0 .net *"_s0", 0 0, L_0112A1C0; 1 drivers
v011276A8_0 .net "a", 0 0, L_01128D18; 1 drivers
v01127758_0 .net "b", 0 0, L_01128D70; 1 drivers
v011272E0_0 .net "out", 0 0, L_0112A038; 1 drivers
S_010E69D8 .scope module, "nand6" "nand_gate" 6 8, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A1F8 .functor AND 1, L_0112B178, L_0112AF10, C4<1>, C4<1>;
L_0112A230 .functor NOT 1, L_0112A1F8, C4<0>, C4<0>, C4<0>;
v01126CB0_0 .net *"_s0", 0 0, L_0112A1F8; 1 drivers
v01126D08_0 .net "a", 0 0, L_0112B178; 1 drivers
v01126D60_0 .net "b", 0 0, L_0112AF10; 1 drivers
v01126DB8_0 .net "out", 0 0, L_0112A230; 1 drivers
S_010E6E18 .scope module, "nand7" "nand_gate" 6 9, 7 1, S_010E6950;
 .timescale 0 0;
L_0112A738 .functor AND 1, L_0112AB48, L_0112AF68, C4<1>, C4<1>;
L_0112A770 .functor NOT 1, L_0112A738, C4<0>, C4<0>, C4<0>;
v01127078_0 .net *"_s0", 0 0, L_0112A738; 1 drivers
v01126C58_0 .net "a", 0 0, L_0112AB48; 1 drivers
v01126940_0 .net "b", 0 0, L_0112AF68; 1 drivers
v01126AA0_0 .net "out", 0 0, L_0112A770; 1 drivers
S_010E59E8 .scope module, "adder_inst" "full_adder_component" 3 9, 8 1, S_010E4FD0;
 .timescale 0 0;
v01126EC0_0 .alias "a", 7 0, v01128708_0;
v01127288_0 .alias "b", 7 0, v01128658_0;
v01126890_0 .net "fa1_cout", 0 0, L_0112E7E0; 1 drivers
v01127020_0 .net "fa2_cout", 0 0, L_01124000; 1 drivers
v011267E0_0 .net "fa3_cout", 0 0, L_01124310; 1 drivers
v011268E8_0 .net "fa4_cout", 0 0, L_011240E0; 1 drivers
v011270D0_0 .net "fa5_cout", 0 0, L_0112D098; 1 drivers
v01126BA8_0 .net "fa6_cout", 0 0, L_0112CF10; 1 drivers
v01126A48_0 .net "fa7_cout", 0 0, L_0112CEA0; 1 drivers
v01126C00_0 .net "fa8_cout", 0 0, L_0112EB60; 1 drivers
v01126B50_0 .alias "out", 7 0, v01128448_0;
L_0112B1D0 .part v011293F8_0, 0, 1;
L_0112ADB0 .part v011293A0_0, 0, 1;
L_0112A9E8 .part/pv L_0112CA40, 0, 1, 8;
L_0112AD58 .part v011293F8_0, 1, 1;
L_0112ABF8 .part v011293A0_0, 1, 1;
L_0112AEB8 .part/pv L_0112CED8, 1, 1, 8;
L_0112B018 .part v011293F8_0, 2, 1;
L_0112B2D8 .part v011293A0_0, 2, 1;
L_0112AFC0 .part/pv L_0112CA78, 2, 1, 8;
L_0112B070 .part v011293F8_0, 3, 1;
L_0112B0C8 .part v011293A0_0, 3, 1;
L_0112B120 .part/pv L_011241C0, 3, 1, 8;
L_0112AC50 .part v011293F8_0, 4, 1;
L_0112B228 .part v011293A0_0, 4, 1;
L_0112ACA8 .part/pv L_01124508, 4, 1, 8;
L_0112B280 .part v011293F8_0, 5, 1;
L_0112AD00 .part v011293A0_0, 5, 1;
L_0112B330 .part/pv L_01124690, 5, 1, 8;
L_0112B388 .part v011293F8_0, 6, 1;
L_0112B438 .part v011293A0_0, 6, 1;
L_0112A990 .part/pv L_0112E5B0, 6, 1, 8;
L_0112AA40 .part v011293F8_0, 7, 1;
L_0112AA98 .part v011293A0_0, 7, 1;
L_0112AAF0 .part/pv L_0112E738, 7, 1, 8;
S_010E6840 .scope module, "fa8" "full_adder" 8 5, 9 1, S_010E59E8;
 .timescale 0 0;
L_0112CA40 .functor BUFZ 1, L_0112C998, C4<0>, C4<0>, C4<0>;
L_0112CEA0 .functor BUFZ 1, L_0112CA08, C4<0>, C4<0>, C4<0>;
v011269F0_0 .net "a", 0 0, L_0112B1D0; 1 drivers
v01127128_0 .net "and1_out", 0 0, L_0112CFB8; 1 drivers
v01126FC8_0 .net "and2_out", 0 0, L_0112CCE0; 1 drivers
v01126E10_0 .net "b", 0 0, L_0112ADB0; 1 drivers
v01126AF8_0 .net "cin", 0 0, C4<0>; 1 drivers
v01126F70_0 .alias "cout", 0 0, v01126A48_0;
v011271D8_0 .net "or1_out", 0 0, L_0112CA08; 1 drivers
v01127230_0 .net "s", 0 0, L_0112CA40; 1 drivers
v01127180_0 .net "xor1_out", 0 0, L_0112CBC8; 1 drivers
v01126838_0 .net "xor2_out", 0 0, L_0112C998; 1 drivers
S_010E6158 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E6840;
 .timescale 0 0;
L_0112CBC8 .functor XOR 1, L_0112B1D0, L_0112ADB0, C4<0>, C4<0>;
v01126750_0 .alias "a", 0 0, v011269F0_0;
v01126F18_0 .alias "b", 0 0, v01126E10_0;
v01126998_0 .alias "out", 0 0, v01127180_0;
S_010E60D0 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E6840;
 .timescale 0 0;
L_0112C998 .functor XOR 1, L_0112CBC8, C4<0>, C4<0>, C4<0>;
v011265F0_0 .alias "a", 0 0, v01127180_0;
v01126648_0 .alias "b", 0 0, v01126AF8_0;
v011266A0_0 .alias "out", 0 0, v01126838_0;
S_010E6D90 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E6840;
 .timescale 0 0;
L_0112CFB8 .functor AND 1, C4<0>, L_0112CBC8, C4<1>, C4<1>;
v01126598_0 .alias "a", 0 0, v01126AF8_0;
v011266F8_0 .alias "b", 0 0, v01127180_0;
v01126388_0 .alias "out", 0 0, v01127128_0;
S_010E6D08 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E6840;
 .timescale 0 0;
L_0112CCE0 .functor AND 1, L_0112B1D0, L_0112ADB0, C4<1>, C4<1>;
v011262D8_0 .alias "a", 0 0, v011269F0_0;
v01126540_0 .alias "b", 0 0, v01126E10_0;
v01126330_0 .alias "out", 0 0, v01126FC8_0;
S_010E68C8 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E6840;
 .timescale 0 0;
L_0112CA08 .functor OR 1, L_0112CFB8, L_0112CCE0, C4<0>, C4<0>;
v01126490_0 .alias "a", 0 0, v01127128_0;
v01126438_0 .alias "b", 0 0, v01126FC8_0;
v011264E8_0 .alias "out", 0 0, v011271D8_0;
S_010E6400 .scope module, "fa7" "full_adder" 8 6, 9 1, S_010E59E8;
 .timescale 0 0;
L_0112CED8 .functor BUFZ 1, L_0112CDF8, C4<0>, C4<0>, C4<0>;
L_0112CF10 .functor BUFZ 1, L_0112CE68, C4<0>, C4<0>, C4<0>;
v01125CA8_0 .net "a", 0 0, L_0112AD58; 1 drivers
v01125A98_0 .net "and1_out", 0 0, L_0112CFF0; 1 drivers
v01126178_0 .net "and2_out", 0 0, L_0112CE30; 1 drivers
v01125D00_0 .net "b", 0 0, L_0112ABF8; 1 drivers
v01125AF0_0 .alias "cin", 0 0, v01126A48_0;
v01125DB0_0 .alias "cout", 0 0, v01126BA8_0;
v01125E08_0 .net "or1_out", 0 0, L_0112CE68; 1 drivers
v01125F10_0 .net "s", 0 0, L_0112CED8; 1 drivers
v01125FC0_0 .net "xor1_out", 0 0, L_0112CB58; 1 drivers
v011263E0_0 .net "xor2_out", 0 0, L_0112CDF8; 1 drivers
S_010E6730 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E6400;
 .timescale 0 0;
L_0112CB58 .functor XOR 1, L_0112AD58, L_0112ABF8, C4<0>, C4<0>;
v01125C50_0 .alias "a", 0 0, v01125CA8_0;
v01125F68_0 .alias "b", 0 0, v01125D00_0;
v01125A40_0 .alias "out", 0 0, v01125FC0_0;
S_010E66A8 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E6400;
 .timescale 0 0;
L_0112CDF8 .functor XOR 1, L_0112CB58, L_0112CEA0, C4<0>, C4<0>;
v011259E8_0 .alias "a", 0 0, v01125FC0_0;
v01126070_0 .alias "b", 0 0, v01126A48_0;
v01125990_0 .alias "out", 0 0, v011263E0_0;
S_010E6620 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E6400;
 .timescale 0 0;
L_0112CFF0 .functor AND 1, L_0112CEA0, L_0112CB58, C4<1>, C4<1>;
v011258E0_0 .alias "a", 0 0, v01126A48_0;
v01125938_0 .alias "b", 0 0, v01125FC0_0;
v01126280_0 .alias "out", 0 0, v01125A98_0;
S_010E6598 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E6400;
 .timescale 0 0;
L_0112CE30 .functor AND 1, L_0112AD58, L_0112ABF8, C4<1>, C4<1>;
v01125EB8_0 .alias "a", 0 0, v01125CA8_0;
v01125D58_0 .alias "b", 0 0, v01125D00_0;
v01125888_0 .alias "out", 0 0, v01126178_0;
S_010E6048 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E6400;
 .timescale 0 0;
L_0112CE68 .functor OR 1, L_0112CFF0, L_0112CE30, C4<0>, C4<0>;
v01125B48_0 .alias "a", 0 0, v01125A98_0;
v01125BA0_0 .alias "b", 0 0, v01126178_0;
v011257D8_0 .alias "out", 0 0, v01125E08_0;
S_010E61E0 .scope module, "fa6" "full_adder" 8 7, 9 1, S_010E59E8;
 .timescale 0 0;
L_0112CA78 .functor BUFZ 1, L_0112CC70, C4<0>, C4<0>, C4<0>;
L_0112D098 .functor BUFZ 1, L_0112CAE8, C4<0>, C4<0>, C4<0>;
v01125590_0 .net "a", 0 0, L_0112B018; 1 drivers
v01125380_0 .net "and1_out", 0 0, L_0112D028; 1 drivers
v01126120_0 .net "and2_out", 0 0, L_0112CCA8; 1 drivers
v01126018_0 .net "b", 0 0, L_0112B2D8; 1 drivers
v01125E60_0 .alias "cin", 0 0, v01126BA8_0;
v011261D0_0 .alias "cout", 0 0, v011270D0_0;
v01126228_0 .net "or1_out", 0 0, L_0112CAE8; 1 drivers
v01125830_0 .net "s", 0 0, L_0112CA78; 1 drivers
v01125BF8_0 .net "xor1_out", 0 0, L_0112CB20; 1 drivers
v011260C8_0 .net "xor2_out", 0 0, L_0112CC70; 1 drivers
S_010E6510 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E61E0;
 .timescale 0 0;
L_0112CB20 .functor XOR 1, L_0112B018, L_0112B2D8, C4<0>, C4<0>;
v011254E0_0 .alias "a", 0 0, v01125590_0;
v011253D8_0 .alias "b", 0 0, v01126018_0;
v01125538_0 .alias "out", 0 0, v01125BF8_0;
S_010E6268 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E61E0;
 .timescale 0 0;
L_0112CC70 .functor XOR 1, L_0112CB20, L_0112CF10, C4<0>, C4<0>;
v011256F0_0 .alias "a", 0 0, v01125BF8_0;
v01125748_0 .alias "b", 0 0, v01126BA8_0;
v011252D0_0 .alias "out", 0 0, v011260C8_0;
S_010E6378 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E61E0;
 .timescale 0 0;
L_0112D028 .functor AND 1, L_0112CF10, L_0112CB20, C4<1>, C4<1>;
v01125698_0 .alias "a", 0 0, v01126BA8_0;
v01125430_0 .alias "b", 0 0, v01125BF8_0;
v011255E8_0 .alias "out", 0 0, v01125380_0;
S_010E62F0 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E61E0;
 .timescale 0 0;
L_0112CCA8 .functor AND 1, L_0112B018, L_0112B2D8, C4<1>, C4<1>;
v01125488_0 .alias "a", 0 0, v01125590_0;
v01125328_0 .alias "b", 0 0, v01126018_0;
v01125640_0 .alias "out", 0 0, v01126120_0;
S_010E6AE8 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E61E0;
 .timescale 0 0;
L_0112CAE8 .functor OR 1, L_0112D028, L_0112CCA8, C4<0>, C4<0>;
v01125278_0 .alias "a", 0 0, v01125380_0;
v011247D0_0 .alias "b", 0 0, v01126120_0;
v01124930_0 .alias "out", 0 0, v01126228_0;
S_010E5E28 .scope module, "fa5" "full_adder" 8 8, 9 1, S_010E59E8;
 .timescale 0 0;
L_011241C0 .functor BUFZ 1, L_0112D0D0, C4<0>, C4<0>, C4<0>;
L_011240E0 .functor BUFZ 1, L_01124620, C4<0>, C4<0>, C4<0>;
v01124BF0_0 .net "a", 0 0, L_0112B070; 1 drivers
v01124C48_0 .net "and1_out", 0 0, L_01124188; 1 drivers
v01124F60_0 .net "and2_out", 0 0, L_01124658; 1 drivers
v011248D8_0 .net "b", 0 0, L_0112B0C8; 1 drivers
v01124880_0 .alias "cin", 0 0, v011270D0_0;
v01125068_0 .alias "cout", 0 0, v011268E8_0;
v011251C8_0 .net "or1_out", 0 0, L_01124620; 1 drivers
v01124CA0_0 .net "s", 0 0, L_011241C0; 1 drivers
v01125220_0 .net "xor1_out", 0 0, L_0112D108; 1 drivers
v01124CF8_0 .net "xor2_out", 0 0, L_0112D0D0; 1 drivers
S_010E6C80 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E5E28;
 .timescale 0 0;
L_0112D108 .functor XOR 1, L_0112B070, L_0112B0C8, C4<0>, C4<0>;
v01124B98_0 .alias "a", 0 0, v01124BF0_0;
v01125170_0 .alias "b", 0 0, v011248D8_0;
v01124B40_0 .alias "out", 0 0, v01125220_0;
S_010E67B8 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E5E28;
 .timescale 0 0;
L_0112D0D0 .functor XOR 1, L_0112D108, L_0112D098, C4<0>, C4<0>;
v01124F08_0 .alias "a", 0 0, v01125220_0;
v01124988_0 .alias "b", 0 0, v011270D0_0;
v01124A38_0 .alias "out", 0 0, v01124CF8_0;
S_010E6488 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E5E28;
 .timescale 0 0;
L_01124188 .functor AND 1, L_0112D098, L_0112D108, C4<1>, C4<1>;
v01124EB0_0 .alias "a", 0 0, v011270D0_0;
v01124D50_0 .alias "b", 0 0, v01125220_0;
v011249E0_0 .alias "out", 0 0, v01124C48_0;
S_010E6A60 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E5E28;
 .timescale 0 0;
L_01124658 .functor AND 1, L_0112B070, L_0112B0C8, C4<1>, C4<1>;
v01124828_0 .alias "a", 0 0, v01124BF0_0;
v01124E00_0 .alias "b", 0 0, v011248D8_0;
v01124E58_0 .alias "out", 0 0, v01124F60_0;
S_010E5F38 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E5E28;
 .timescale 0 0;
L_01124620 .functor OR 1, L_01124188, L_01124658, C4<0>, C4<0>;
v01124A90_0 .alias "a", 0 0, v01124C48_0;
v01124DA8_0 .alias "b", 0 0, v01124F60_0;
v01124AE8_0 .alias "out", 0 0, v011251C8_0;
S_010E5520 .scope module, "fa4" "full_adder" 8 9, 9 1, S_010E59E8;
 .timescale 0 0;
L_01124508 .functor BUFZ 1, L_011242A0, C4<0>, C4<0>, C4<0>;
L_01124310 .functor BUFZ 1, L_011244D0, C4<0>, C4<0>, C4<0>;
v01123D28_0 .net "a", 0 0, L_0112AC50; 1 drivers
v01123E88_0 .net "and1_out", 0 0, L_01124460; 1 drivers
v01123C78_0 .net "and2_out", 0 0, L_01124498; 1 drivers
v01123D80_0 .net "b", 0 0, L_0112B228; 1 drivers
v01123E30_0 .alias "cin", 0 0, v011268E8_0;
v01123EE0_0 .alias "cout", 0 0, v011267E0_0;
v01124FB8_0 .net "or1_out", 0 0, L_011244D0; 1 drivers
v01125010_0 .net "s", 0 0, L_01124508; 1 drivers
v011250C0_0 .net "xor1_out", 0 0, L_011241F8; 1 drivers
v01125118_0 .net "xor2_out", 0 0, L_011242A0; 1 drivers
S_010E5850 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E5520;
 .timescale 0 0;
L_011241F8 .functor XOR 1, L_0112AC50, L_0112B228, C4<0>, C4<0>;
v01123C20_0 .alias "a", 0 0, v01123D28_0;
v01123F38_0 .alias "b", 0 0, v01123D80_0;
v01123AC0_0 .alias "out", 0 0, v011250C0_0;
S_010E5740 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E5520;
 .timescale 0 0;
L_011242A0 .functor XOR 1, L_011241F8, L_011240E0, C4<0>, C4<0>;
v01123DD8_0 .alias "a", 0 0, v011250C0_0;
v01123BC8_0 .alias "b", 0 0, v011268E8_0;
v01123CD0_0 .alias "out", 0 0, v01125118_0;
S_010E5EB0 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E5520;
 .timescale 0 0;
L_01124460 .functor AND 1, L_011240E0, L_011241F8, C4<1>, C4<1>;
v01123A10_0 .alias "a", 0 0, v011268E8_0;
v01123B18_0 .alias "b", 0 0, v011250C0_0;
v01123B70_0 .alias "out", 0 0, v01123E88_0;
S_010E5630 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E5520;
 .timescale 0 0;
L_01124498 .functor AND 1, L_0112AC50, L_0112B228, C4<1>, C4<1>;
v01123908_0 .alias "a", 0 0, v01123D28_0;
v01123960_0 .alias "b", 0 0, v01123D80_0;
v011239B8_0 .alias "out", 0 0, v01123C78_0;
S_010E58D8 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E5520;
 .timescale 0 0;
L_011244D0 .functor OR 1, L_01124460, L_01124498, C4<0>, C4<0>;
v011237A8_0 .alias "a", 0 0, v01123E88_0;
v01123800_0 .alias "b", 0 0, v01123C78_0;
v011238B0_0 .alias "out", 0 0, v01124FB8_0;
S_010E5388 .scope module, "fa3" "full_adder" 8 10, 9 1, S_010E59E8;
 .timescale 0 0;
L_01124690 .functor BUFZ 1, L_011245E8, C4<0>, C4<0>, C4<0>;
L_01124000 .functor BUFZ 1, L_011245B0, C4<0>, C4<0>, C4<0>;
v01123438_0 .net "a", 0 0, L_0112B280; 1 drivers
v01123858_0 .net "and1_out", 0 0, L_01124540; 1 drivers
v01123018_0 .net "and2_out", 0 0, L_01124578; 1 drivers
v011234E8_0 .net "b", 0 0, L_0112AD00; 1 drivers
v01123540_0 .alias "cin", 0 0, v011267E0_0;
v011230C8_0 .alias "cout", 0 0, v01127020_0;
v01123598_0 .net "or1_out", 0 0, L_011245B0; 1 drivers
v011235F0_0 .net "s", 0 0, L_01124690; 1 drivers
v01123070_0 .net "xor1_out", 0 0, L_01124230; 1 drivers
v01123750_0 .net "xor2_out", 0 0, L_011245E8; 1 drivers
S_010E55A8 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E5388;
 .timescale 0 0;
L_01124230 .functor XOR 1, L_0112B280, L_0112AD00, C4<0>, C4<0>;
v011232D8_0 .alias "a", 0 0, v01123438_0;
v01123388_0 .alias "b", 0 0, v011234E8_0;
v011233E0_0 .alias "out", 0 0, v01123070_0;
S_010E5498 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E5388;
 .timescale 0 0;
L_011245E8 .functor XOR 1, L_01124230, L_01124310, C4<0>, C4<0>;
v01123490_0 .alias "a", 0 0, v01123070_0;
v01123228_0 .alias "b", 0 0, v011267E0_0;
v01123648_0 .alias "out", 0 0, v01123750_0;
S_010E5410 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E5388;
 .timescale 0 0;
L_01124540 .functor AND 1, L_01124310, L_01124230, C4<1>, C4<1>;
v011231D0_0 .alias "a", 0 0, v011267E0_0;
v011236A0_0 .alias "b", 0 0, v01123070_0;
v01123330_0 .alias "out", 0 0, v01123858_0;
S_010E5C08 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E5388;
 .timescale 0 0;
L_01124578 .functor AND 1, L_0112B280, L_0112AD00, C4<1>, C4<1>;
v01123A68_0 .alias "a", 0 0, v01123438_0;
v01123120_0 .alias "b", 0 0, v011234E8_0;
v01122FC0_0 .alias "out", 0 0, v01123018_0;
S_010E5B80 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E5388;
 .timescale 0 0;
L_011245B0 .functor OR 1, L_01124540, L_01124578, C4<0>, C4<0>;
v01123280_0 .alias "a", 0 0, v01123858_0;
v01123178_0 .alias "b", 0 0, v01123018_0;
v011236F8_0 .alias "out", 0 0, v01123598_0;
S_010E5D18 .scope module, "fa2" "full_adder" 8 11, 9 1, S_010E59E8;
 .timescale 0 0;
L_0112E5B0 .functor BUFZ 1, L_010D9DF0, C4<0>, C4<0>, C4<0>;
L_0112E7E0 .functor BUFZ 1, L_0112EAB8, C4<0>, C4<0>, C4<0>;
v011223D8_0 .net "a", 0 0, L_0112B388; 1 drivers
v01122A08_0 .net "and1_out", 0 0, L_010D9FE8; 1 drivers
v01122A60_0 .net "and2_out", 0 0, L_0112EC40; 1 drivers
v01122488_0 .net "b", 0 0, L_0112B438; 1 drivers
v01122538_0 .alias "cin", 0 0, v01127020_0;
v01122068_0 .alias "cout", 0 0, v01126890_0;
v011220C0_0 .net "or1_out", 0 0, L_0112EAB8; 1 drivers
v01122170_0 .net "s", 0 0, L_0112E5B0; 1 drivers
v011221C8_0 .net "xor1_out", 0 0, L_01124700; 1 drivers
v01122590_0 .net "xor2_out", 0 0, L_010D9DF0; 1 drivers
S_010E5C90 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E5D18;
 .timescale 0 0;
L_01124700 .functor XOR 1, L_0112B388, L_0112B438, C4<0>, C4<0>;
v011226F0_0 .alias "a", 0 0, v011223D8_0;
v01122748_0 .alias "b", 0 0, v01122488_0;
v01122380_0 .alias "out", 0 0, v011221C8_0;
S_010E56B8 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E5D18;
 .timescale 0 0;
L_010D9DF0 .functor XOR 1, L_01124700, L_01124000, C4<0>, C4<0>;
v01122278_0 .alias "a", 0 0, v011221C8_0;
v01122698_0 .alias "b", 0 0, v01127020_0;
v01122430_0 .alias "out", 0 0, v01122590_0;
S_010E5300 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E5D18;
 .timescale 0 0;
L_010D9FE8 .functor AND 1, L_01124000, L_01124700, C4<1>, C4<1>;
v01122850_0 .alias "a", 0 0, v01127020_0;
v01122220_0 .alias "b", 0 0, v011221C8_0;
v011229B0_0 .alias "out", 0 0, v01122A08_0;
S_010E5AF8 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E5D18;
 .timescale 0 0;
L_0112EC40 .functor AND 1, L_0112B388, L_0112B438, C4<1>, C4<1>;
v011222D0_0 .alias "a", 0 0, v011223D8_0;
v011227A0_0 .alias "b", 0 0, v01122488_0;
v011224E0_0 .alias "out", 0 0, v01122A60_0;
S_010E5278 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E5D18;
 .timescale 0 0;
L_0112EAB8 .functor OR 1, L_010D9FE8, L_0112EC40, C4<0>, C4<0>;
v01122010_0 .alias "a", 0 0, v01122A08_0;
v01121FB8_0 .alias "b", 0 0, v01122A60_0;
v01122640_0 .alias "out", 0 0, v011220C0_0;
S_010E5058 .scope module, "fa1" "full_adder" 8 12, 9 1, S_010E59E8;
 .timescale 0 0;
L_0112E738 .functor BUFZ 1, L_0112EA48, C4<0>, C4<0>, C4<0>;
L_0112EB60 .functor BUFZ 1, L_0112EB28, C4<0>, C4<0>, C4<0>;
v01122B68_0 .net "a", 0 0, L_0112AA40; 1 drivers
v01122BC0_0 .net "and1_out", 0 0, L_0112E5E8; 1 drivers
v01122C70_0 .net "and2_out", 0 0, L_0112E9A0; 1 drivers
v011228A8_0 .net "b", 0 0, L_0112AA98; 1 drivers
v011225E8_0 .alias "cin", 0 0, v01126890_0;
v011227F8_0 .alias "cout", 0 0, v01126C00_0;
v01122900_0 .net "or1_out", 0 0, L_0112EB28; 1 drivers
v01122328_0 .net "s", 0 0, L_0112E738; 1 drivers
v01122118_0 .net "xor1_out", 0 0, L_0112EAF0; 1 drivers
v01122958_0 .net "xor2_out", 0 0, L_0112EA48; 1 drivers
S_010E5DA0 .scope module, "xor1" "xor_gate" 9 5, 5 1, S_010E5058;
 .timescale 0 0;
L_0112EAF0 .functor XOR 1, L_0112AA40, L_0112AA98, C4<0>, C4<0>;
v01122ED8_0 .alias "a", 0 0, v01122B68_0;
v01122D20_0 .alias "b", 0 0, v011228A8_0;
v01122F30_0 .alias "out", 0 0, v01122118_0;
S_010E51F0 .scope module, "xor2" "xor_gate" 9 6, 5 1, S_010E5058;
 .timescale 0 0;
L_0112EA48 .functor XOR 1, L_0112EAF0, L_0112E7E0, C4<0>, C4<0>;
v01122B10_0 .alias "a", 0 0, v01122118_0;
v01122E80_0 .alias "b", 0 0, v01126890_0;
v01122CC8_0 .alias "out", 0 0, v01122958_0;
S_010E57C8 .scope module, "nand1" "and_gate" 9 7, 10 1, S_010E5058;
 .timescale 0 0;
L_0112E5E8 .functor AND 1, L_0112E7E0, L_0112EAF0, C4<1>, C4<1>;
v01122DD0_0 .alias "a", 0 0, v01126890_0;
v01122AB8_0 .alias "b", 0 0, v01122118_0;
v01122E28_0 .alias "out", 0 0, v01122BC0_0;
S_010E5168 .scope module, "nand2" "and_gate" 9 8, 10 1, S_010E5058;
 .timescale 0 0;
L_0112E9A0 .functor AND 1, L_0112AA40, L_0112AA98, C4<1>, C4<1>;
v010E7FB8_0 .alias "a", 0 0, v01122B68_0;
v01122C18_0 .alias "b", 0 0, v011228A8_0;
v01122D78_0 .alias "out", 0 0, v01122C70_0;
S_010E50E0 .scope module, "nand3" "or_gate" 9 9, 11 1, S_010E5058;
 .timescale 0 0;
L_0112EB28 .functor OR 1, L_0112E5E8, L_0112E9A0, C4<0>, C4<0>;
v010E85E8_0 .alias "a", 0 0, v01122BC0_0;
v010E86F0_0 .alias "b", 0 0, v01122C70_0;
v010E7F60_0 .alias "out", 0 0, v01122900_0;
    .scope S_010E4FD0;
T_0 ;
    %wait E_010EB688;
    %load/v 8, v01128398_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_0.1, 6;
    %load/v 8, v011284F8_0, 8;
    %set/v v01128340_0, 8, 8;
    %jmp T_0.3;
T_0.0 ;
    %load/v 8, v01128550_0, 8;
    %set/v v01128340_0, 8, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/v 8, v01128448_0, 8;
    %set/v v01128340_0, 8, 8;
    %jmp T_0.3;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_010E4F48;
T_1 ;
    %movi 8, 1, 2;
    %set/v v01129660_0, 8, 2;
    %set/v v011293F8_0, 0, 8;
    %set/v v011293A0_0, 0, 8;
    %delay 5, 0;
    %vpi_call 2 20 "$display", "Test case 1: opcode = %b, a = %b, b = %b, out = %b", v01129660_0, v011293F8_0, v011293A0_0, v011296B8_0;
    %movi 8, 1, 2;
    %set/v v01129660_0, 8, 2;
    %movi 8, 1, 8;
    %set/v v011293F8_0, 8, 8;
    %set/v v011293A0_0, 0, 8;
    %delay 5, 0;
    %vpi_call 2 26 "$display", "Test case 2: opcode = %b, a = %b, b = %b, out = %b", v01129660_0, v011293F8_0, v011293A0_0, v011296B8_0;
    %movi 8, 1, 2;
    %set/v v01129660_0, 8, 2;
    %movi 8, 1, 8;
    %set/v v011293F8_0, 8, 8;
    %movi 8, 1, 8;
    %set/v v011293A0_0, 8, 8;
    %delay 5, 0;
    %vpi_call 2 32 "$display", "Test case 3: opcode = %b, a = %b, b = %b, out = %b", v01129660_0, v011293F8_0, v011293A0_0, v011296B8_0;
    %movi 8, 1, 2;
    %set/v v01129660_0, 8, 2;
    %movi 8, 31, 8;
    %set/v v011293F8_0, 8, 8;
    %movi 8, 17, 8;
    %set/v v011293A0_0, 8, 8;
    %delay 5, 0;
    %vpi_call 2 38 "$display", "Test case 4: opcode = %b, a = %b, b = %b, out = %b", v01129660_0, v011293F8_0, v011293A0_0, v011296B8_0;
    %vpi_call 2 40 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "main_design.v";
    "xor_gate_8bit.v";
    "xor_gate.v";
    "nand_gate_8bit.v";
    "nand_gate.v";
    "full_adder_8bit.v";
    "full_adder.v";
    "and_gate.v";
    "or_gate.v";
