<stg><name>sobel_filter</name>


<trans_list>

<trans id="492" from="1" to="2">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="2" to="44">
<condition id="356">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="2" to="3">
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="3" to="4">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="4" to="5">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="5" to="6">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="6" to="7">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="7" to="8">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="8" to="9">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="9" to="10">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="10" to="11">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="11" to="12">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="12" to="13">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="13" to="14">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="14" to="15">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="15" to="16">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="16" to="17">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="17" to="18">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="18" to="19">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="19" to="20">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="20" to="21">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="21" to="22">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="22" to="23">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="23" to="24">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="24" to="25">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="25" to="26">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="26" to="27">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="27" to="28">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="28" to="29">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="29" to="30">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="30" to="31">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="31" to="32">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="32" to="33">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="33" to="34">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="34" to="35">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="35" to="36">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="36" to="37">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="37" to="38">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="38" to="39">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="39" to="40">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="40" to="41">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="41" to="42">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="42" to="43">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="43" to="2">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="44" to="45">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="45" to="47">
<condition id="399">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="45" to="46">
<condition id="401">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="46" to="45">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="47" to="48">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="48" to="49">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="49" to="50">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="50" to="51">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="51" to="52">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="52" to="54">
<condition id="402">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="52" to="53">
<condition id="404">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="53" to="52">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="54" to="55">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="55" to="56">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="56" to="57">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="57" to="58">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="58" to="59">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="59" to="67">
<condition id="405">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="59" to="60">
<condition id="413">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="60" to="61">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="61" to="62">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="62" to="63">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="63" to="64">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="64" to="65">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="65" to="66">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="66" to="59">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="67" to="68">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="68" to="76">
<condition id="414">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="68" to="69">
<condition id="422">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="69" to="70">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="70" to="71">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="71" to="72">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="72" to="73">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="73" to="74">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="74" to="75">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="75" to="68">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="76" to="77">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="77" to="78">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="78" to="79">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="79" to="80">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="80" to="81">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="81" to="82">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="82" to="83">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="83" to="86">
<condition id="423">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="83" to="84">
<condition id="426">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="84" to="85">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="85" to="83">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="86" to="87">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="87" to="88">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="88" to="89">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="89" to="90">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)

]]></Node>
<StgValue><ssdm name="out_pix_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)

]]></Node>
<StgValue><ssdm name="inter_pix_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %out_pix3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="out_pix3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="30">
<![CDATA[
:3  %tmp = zext i30 %out_pix3 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="30">
<![CDATA[
:4  %tmp_cast1 = zext i30 %out_pix3 to i31

]]></Node>
<StgValue><ssdm name="tmp_cast1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="30">
<![CDATA[
:5  %tmp_cast = zext i30 %out_pix3 to i33

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem1_addr = getelementptr i32* %gmem1, i64 %tmp

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="34" op_0_bw="32">
<![CDATA[
:7  %tmp_5_cast = sext i32 %inter_pix_read to i34

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:11  %superCache = alloca [7680 x i8], align 16

]]></Node>
<StgValue><ssdm name="superCache"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i21 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:1  %i = phi i11 [ 0, %0 ], [ %i_mid2, %ifBlock ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %j = phi i11 [ 0, %0 ], [ %j_1, %ifBlock ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="11">
<![CDATA[
:3  %tmp_5 = trunc i11 %i to i2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp_1 = icmp ult i11 %i, 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
:5  %p_shl1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="22">
<![CDATA[
:6  %p_shl1_cast = zext i22 %p_shl1 to i23

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
:7  %p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="18">
<![CDATA[
:8  %p_shl2_cast = zext i18 %p_shl2 to i23

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %tmp_2 = sub i23 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10  %tmp_3 = icmp ugt i11 %i, 2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %tmp_4 = icmp ult i11 %i, -968

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %or_cond = and i1 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
:13  %p_shl3 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_5, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="13">
<![CDATA[
:14  %p_shl3_cast = zext i13 %p_shl3 to i14

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
:15  %p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_5, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="9">
<![CDATA[
:16  %p_shl4_cast = zext i9 %p_shl4 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17  %tmp_6 = sub i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %tmp_7_cast = xor i2 %tmp_5, -2

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
:19  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_7_cast, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="13">
<![CDATA[
:20  %p_shl_cast = zext i13 %p_shl to i14

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
:21  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_7_cast, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="9">
<![CDATA[
:22  %p_shl5_cast = zext i9 %p_shl5 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:23  %tmp_9 = sub i14 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:24  %exitcond_flatten = icmp eq i21 %indvar_flatten, -21632

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:25  %indvar_flatten_next = add i21 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:26  br i1 %exitcond_flatten, label %.preheader6.preheader, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:1  %tmp_s = icmp eq i11 %j, -128

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:2  %j_mid2 = select i1 %tmp_s, i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:3  %i_s = add i11 1, %i

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="11">
<![CDATA[
.reset:4  %tmp_7 = trunc i11 %i_s to i2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:5  %tmp_1_mid1 = icmp ult i11 %i_s, 3

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:6  %tmp_1_mid2 = select i1 %tmp_s, i1 %tmp_1_mid1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:7  %p_shl1_mid1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i_s, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="22">
<![CDATA[
.reset:8  %p_shl1_cast_mid1 = zext i22 %p_shl1_mid1 to i23

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
.reset:9  %p_shl2_mid1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i_s, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="18">
<![CDATA[
.reset:10  %p_shl2_cast_mid1 = zext i18 %p_shl2_mid1 to i23

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset:11  %tmp_2_mid1 = sub i23 %p_shl1_cast_mid1, %p_shl2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.reset:12  %tmp_2_mid2 = select i1 %tmp_s, i23 %tmp_2_mid1, i23 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:13  %tmp_3_mid1 = icmp ugt i11 %i_s, 2

]]></Node>
<StgValue><ssdm name="tmp_3_mid1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:14  %tmp_4_mid1 = icmp ult i11 %i_s, -968

]]></Node>
<StgValue><ssdm name="tmp_4_mid1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:15  %or_cond_mid1 = and i1 %tmp_3_mid1, %tmp_4_mid1

]]></Node>
<StgValue><ssdm name="or_cond_mid1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:16  %or_cond_mid2 = select i1 %tmp_s, i1 %or_cond_mid1, i1 %or_cond

]]></Node>
<StgValue><ssdm name="or_cond_mid2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
.reset:17  %p_shl3_mid1 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_7, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="13">
<![CDATA[
.reset:18  %p_shl3_cast_mid1 = zext i13 %p_shl3_mid1 to i14

]]></Node>
<StgValue><ssdm name="p_shl3_cast_mid1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.reset:19  %p_shl4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_7, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl4_mid1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="9">
<![CDATA[
.reset:20  %p_shl4_cast_mid1 = zext i9 %p_shl4_mid1 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast_mid1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset:21  %tmp_6_mid1 = sub i14 %p_shl3_cast_mid1, %p_shl4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.reset:22  %tmp_6_mid2 = select i1 %tmp_s, i14 %tmp_6_mid1, i14 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_mid2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:23  %tmp_7_cast_mid1 = xor i2 %tmp_7, -2

]]></Node>
<StgValue><ssdm name="tmp_7_cast_mid1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
.reset:24  %p_shl_mid1 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %tmp_7_cast_mid1, i11 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="13">
<![CDATA[
.reset:25  %p_shl_cast_mid1 = zext i13 %p_shl_mid1 to i14

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.reset:26  %p_shl5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_7_cast_mid1, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl5_mid1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="9">
<![CDATA[
.reset:27  %p_shl5_cast_mid1 = zext i9 %p_shl5_mid1 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast_mid1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset:28  %tmp_9_mid1 = sub i14 %p_shl_cast_mid1, %p_shl5_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.reset:29  %tmp_9_mid2 = select i1 %tmp_s, i14 %tmp_9_mid1, i14 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.reset:31  %i_mid2 = select i1 %tmp_s, i11 %i_s, i11 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:37  br i1 %tmp_1_mid2, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %or_cond_mid2, label %_ifconv, label %_ifconv11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="169" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset:30  %tmp_mid2 = add i23 -3840, %tmp_2_mid2

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="11">
<![CDATA[
.reset:33  %j_cast1 = zext i11 %j_mid2 to i23

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:51  %tmp_61 = add i23 %tmp_mid2, %j_cast1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="23">
<![CDATA[
_ifconv11:52  %tmp_61_cast = sext i23 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="33" op_0_bw="32">
<![CDATA[
_ifconv11:53  %tmp_62_cast = zext i32 %tmp_61_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv11:54  %out_pix4_sum = add i33 %tmp_62_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="out_pix4_sum"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="33">
<![CDATA[
_ifconv11:55  %out_pix4_sum_cast = zext i33 %out_pix4_sum to i64

]]></Node>
<StgValue><ssdm name="out_pix4_sum_cast"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv11:56  %gmem1_addr_3 = getelementptr i32* %gmem1, i64 %out_pix4_sum_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:0  %tmp_14 = add i23 %tmp_2_mid2, %j_cast1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:1  %tmp_16_cast = sext i23 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="34" op_0_bw="32">
<![CDATA[
_ifconv:2  %tmp_17_cast = zext i32 %tmp_16_cast to i34

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv:3  %inter_pix2_sum = add i34 %tmp_17_cast, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="inter_pix2_sum"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="34">
<![CDATA[
_ifconv:4  %inter_pix2_sum_cast = sext i34 %inter_pix2_sum to i64

]]></Node>
<StgValue><ssdm name="inter_pix2_sum_cast"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv:5  %gmem0_addr_1 = getelementptr i8* %gmem0, i64 %inter_pix2_sum_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:64  %tmp_48 = add i23 %tmp_mid2, %j_cast1

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:65  %tmp_48_cast = sext i23 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:66  %tmp_49_cast = zext i32 %tmp_48_cast to i33

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:67  %out_pix4_sum5 = add i33 %tmp_49_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="out_pix4_sum5"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:68  %out_pix4_sum5_cast = zext i33 %out_pix4_sum5 to i64

]]></Node>
<StgValue><ssdm name="out_pix4_sum5_cast"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:69  %gmem1_addr_2 = getelementptr i32* %gmem1, i64 %out_pix4_sum5_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:0  %tmp_11 = add i23 %tmp_2_mid2, %j_cast1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="23">
<![CDATA[
:1  %tmp_13_cast = sext i23 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="34" op_0_bw="32">
<![CDATA[
:3  %tmp_14_cast = zext i32 %tmp_13_cast to i34

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:4  %inter_pix2_sum6 = add i34 %tmp_14_cast, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="inter_pix2_sum6"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="34">
<![CDATA[
:5  %inter_pix2_sum6_cast = sext i34 %inter_pix2_sum6 to i64

]]></Node>
<StgValue><ssdm name="inter_pix2_sum6_cast"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:6  %gmem0_addr = getelementptr i8* %gmem0, i64 %inter_pix2_sum6_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="201" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="203" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:6  %gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @OperatorLines_Operat)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="11">
<![CDATA[
.reset:32  %j_cast = zext i11 %j_mid2 to i14

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:34  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:35  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:36  call void (...)* @_ssdm_op_SpecPipeline(i32 25, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv11:0  %fullIndex_assign_1 = add i14 %tmp_9_mid2, %j_cast

]]></Node>
<StgValue><ssdm name="fullIndex_assign_1"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %gmem0_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem0_addr_1)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_read"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:8  %tmp_15 = add i14 %tmp_6_mid2, %j_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:13  %fullIndex_assign = add i14 %tmp_9_mid2, %j_cast

]]></Node>
<StgValue><ssdm name="fullIndex_assign"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %gmem0_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem0_addr)

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifBlock:1  %j_1 = add i11 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:1  %tmp_50 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:9  %tmp_18_cast = sext i14 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_16 = zext i32 %tmp_18_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %superCache_addr_1 = getelementptr inbounds [7680 x i8]* %superCache, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="superCache_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv:12  store i8 %gmem0_addr_1_read, i8* %superCache_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_12 = zext i32 %tmp_13_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %superCache_addr = getelementptr inbounds [7680 x i8]* %superCache, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="superCache_addr"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:10  store i8 %gmem0_addr_read, i8* %superCache_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:1  %tmp_50 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:14  %tmp_17 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="233" st_id="14" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:1  %tmp_50 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:14  %tmp_17 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="235" st_id="15" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:3  %tmp_51 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:14  %tmp_17 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:3  %tmp_51 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:16  %tmp_18 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="239" st_id="17" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:3  %tmp_51 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:16  %tmp_18 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="241" st_id="18" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:6  %tmp_52 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:16  %tmp_18 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="243" st_id="19" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:6  %tmp_52 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:19  %tmp_19 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:6  %tmp_52 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:19  %tmp_19 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="247" st_id="21" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:10  %tmp_53 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:19  %tmp_19 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 -1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="249" st_id="22" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:10  %tmp_53 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:23  %tmp_21 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="251" st_id="23" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:10  %tmp_53 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:23  %tmp_21 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="253" st_id="24" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:14  %tmp_54 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:23  %tmp_21 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="255" st_id="25" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:14  %tmp_54 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:27  %tmp_23 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="257" st_id="26" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:14  %tmp_54 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:27  %tmp_23 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="259" st_id="27" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:22  %tmp_55 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:27  %tmp_23 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 0, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="261" st_id="28" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:22  %tmp_55 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="262" st_id="28" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:35  %tmp_24 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="263" st_id="29" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:22  %tmp_55 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:35  %tmp_24 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="265" st_id="30" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:26  %tmp_56 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:35  %tmp_24 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 -1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="267" st_id="31" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:26  %tmp_56 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:39  %tmp_27 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="269" st_id="32" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:26  %tmp_56 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:39  %tmp_27 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="271" st_id="33" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:30  %tmp_57 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:39  %tmp_27 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 0, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="273" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
_ifconv11:2  %tmp_651_cast = zext i8 %tmp_50 to i9

]]></Node>
<StgValue><ssdm name="tmp_651_cast"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
_ifconv11:7  %tmp_65_0_2_cast = zext i8 %tmp_52 to i9

]]></Node>
<StgValue><ssdm name="tmp_65_0_2_cast"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv11:8  %x_weight_1_0_2 = sub i9 %tmp_65_0_2_cast, %tmp_651_cast

]]></Node>
<StgValue><ssdm name="x_weight_1_0_2"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="9">
<![CDATA[
_ifconv11:9  %x_weight_1_0_2_cast = sext i9 %x_weight_1_0_2 to i11

]]></Node>
<StgValue><ssdm name="x_weight_1_0_2_cast"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv11:11  %p_shl8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_53, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="9">
<![CDATA[
_ifconv11:12  %p_shl8_cast = zext i9 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:13  %x_weight_1_1_1 = sub i11 %x_weight_1_0_2_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="x_weight_1_1_1"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv11:18  %tmp13 = add i9 %tmp_65_0_2_cast, %tmp_651_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="281" st_id="34" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:30  %tmp_57 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="282" st_id="34" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:43  %tmp_34 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="283" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv11:4  %tmp_72_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_51, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72_0_1"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="9">
<![CDATA[
_ifconv11:5  %tmp_72_0_1_cast = zext i9 %tmp_72_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_72_0_1_cast"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv11:15  %tmp_68_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_54, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_68_1_2"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="9">
<![CDATA[
_ifconv11:16  %tmp_68_1_2_cast = zext i9 %tmp_68_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_68_1_2_cast"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:17  %x_weight_1_1_2 = add i11 %tmp_68_1_2_cast, %x_weight_1_1_1

]]></Node>
<StgValue><ssdm name="x_weight_1_1_2"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="9">
<![CDATA[
_ifconv11:19  %tmp13_cast = zext i9 %tmp13 to i10

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv11:20  %y_weight_1_1_2 = add i10 %tmp_72_0_1_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="y_weight_1_1_2"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="10">
<![CDATA[
_ifconv11:21  %y_weight_1_1_2_cast = zext i10 %y_weight_1_1_2 to i11

]]></Node>
<StgValue><ssdm name="y_weight_1_1_2_cast"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8">
<![CDATA[
_ifconv11:23  %tmp_65_2_cast = zext i8 %tmp_55 to i11

]]></Node>
<StgValue><ssdm name="tmp_65_2_cast"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:24  %x_weight_1_2 = sub i11 %x_weight_1_1_2, %tmp_65_2_cast

]]></Node>
<StgValue><ssdm name="x_weight_1_2"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:25  %y_weight_1_2 = sub i11 %y_weight_1_1_2_cast, %tmp_65_2_cast

]]></Node>
<StgValue><ssdm name="y_weight_1_2"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv11:27  %p_shl9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_56, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="9">
<![CDATA[
_ifconv11:28  %p_shl9_cast = zext i9 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:29  %y_weight_1_2_1 = sub i11 %y_weight_1_2, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="y_weight_1_2_1"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv11:30  %tmp_57 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign_1, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8">
<![CDATA[
_ifconv11:31  %tmp_65_2_2_cast = zext i8 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="tmp_65_2_2_cast"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="11">
<![CDATA[
_ifconv11:32  %tmp_58 = trunc i11 %x_weight_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:33  %x_weight_1_2_2 = add i11 %tmp_65_2_2_cast, %x_weight_1_2

]]></Node>
<StgValue><ssdm name="x_weight_1_2_2"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:34  %y_weight_1_2_2 = sub i11 %y_weight_1_2_1, %tmp_65_2_2_cast

]]></Node>
<StgValue><ssdm name="y_weight_1_2_2"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:35  %tmp_32 = icmp sgt i11 %x_weight_1_2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="11">
<![CDATA[
_ifconv11:40  %tmp_64 = trunc i11 %y_weight_1_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:15  %tmp_521_cast = zext i8 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:20  %tmp_52_0_2_cast = zext i8 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="tmp_52_0_2_cast"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:21  %x_weight_0_2 = sub i9 %tmp_52_0_2_cast, %tmp_521_cast

]]></Node>
<StgValue><ssdm name="x_weight_0_2"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:22  %x_weight_0_2_cast = sext i9 %x_weight_0_2 to i11

]]></Node>
<StgValue><ssdm name="x_weight_0_2_cast"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:24  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_21, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:25  %p_shl6_cast = zext i9 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:26  %x_weight_127_1 = sub i11 %x_weight_0_2_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="x_weight_127_1"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:31  %tmp8 = add i9 %tmp_52_0_2_cast, %tmp_521_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:43  %tmp_34 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="313" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:36  %tmp_59 = add i8 %tmp_58, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:37  %tmp_62 = sub i8 0, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv11:38  %tmp_63 = select i1 %tmp_32, i8 %tmp_59, i8 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv11:39  %tmp_35 = icmp sgt i11 %y_weight_1_2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:41  %tmp_65 = sub i8 0, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv11:42  %tmp_66 = select i1 %tmp_35, i8 %tmp_64, i8 %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:43  %tmp_38 = add i8 %tmp_63, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:44  %edge_val_1 = xor i8 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="edge_val_1"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:45  %tmp_39 = icmp ult i8 %tmp_38, 55

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv11:46  %tmp_44 = icmp ugt i8 %tmp_38, -101

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv11:47  %p_i = select i1 %tmp_39, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:48  %tmp_67 = or i1 %tmp_39, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv11:49  %edge_val_1_i = select i1 %tmp_67, i8 %p_i, i8 %edge_val_1

]]></Node>
<StgValue><ssdm name="edge_val_1_i"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv11:57  %gmem1_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_req"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:17  %tmp_59_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_59_0_1"/></StgValue>
</operation>

<operation id="328" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:18  %tmp_59_0_1_cast = zext i9 %tmp_59_0_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_59_0_1_cast"/></StgValue>
</operation>

<operation id="329" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:28  %tmp_55_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_23, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="330" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:29  %tmp_55_1_2_cast = zext i9 %tmp_55_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_cast"/></StgValue>
</operation>

<operation id="331" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:30  %x_weight_127_2 = add i11 %tmp_55_1_2_cast, %x_weight_127_1

]]></Node>
<StgValue><ssdm name="x_weight_127_2"/></StgValue>
</operation>

<operation id="332" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:32  %tmp12_cast = zext i9 %tmp8 to i10

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="333" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:33  %y_weight_130_2 = add i10 %tmp_59_0_1_cast, %tmp12_cast

]]></Node>
<StgValue><ssdm name="y_weight_130_2"/></StgValue>
</operation>

<operation id="334" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:34  %y_weight_130_2_cast = zext i10 %y_weight_130_2 to i11

]]></Node>
<StgValue><ssdm name="y_weight_130_2_cast"/></StgValue>
</operation>

<operation id="335" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:36  %tmp_52_2_cast = zext i8 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="tmp_52_2_cast"/></StgValue>
</operation>

<operation id="336" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:37  %x_weight_2 = sub i11 %x_weight_127_2, %tmp_52_2_cast

]]></Node>
<StgValue><ssdm name="x_weight_2"/></StgValue>
</operation>

<operation id="337" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:38  %y_weight_2 = sub i11 %y_weight_130_2_cast, %tmp_52_2_cast

]]></Node>
<StgValue><ssdm name="y_weight_2"/></StgValue>
</operation>

<operation id="338" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:40  %p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_27, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:41  %p_shl7_cast = zext i9 %p_shl7 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:42  %y_weight_2_1 = sub i11 %y_weight_2, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="y_weight_2_1"/></StgValue>
</operation>

<operation id="341" st_id="36" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="2" op_3_bw="2" op_4_bw="8">
<![CDATA[
_ifconv:43  %tmp_34 = call fastcc zeroext i8 @getVal(i14 %fullIndex_assign, i2 1, i2 1, [7680 x i8]* %superCache) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:44  %tmp_52_2_2_cast = zext i8 %tmp_34 to i11

]]></Node>
<StgValue><ssdm name="tmp_52_2_2_cast"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:45  %tmp_36 = trunc i11 %x_weight_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:46  %x_weight_2_2 = add i11 %tmp_52_2_2_cast, %x_weight_2

]]></Node>
<StgValue><ssdm name="x_weight_2_2"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:47  %y_weight_2_2 = sub i11 %y_weight_2_1, %tmp_52_2_2_cast

]]></Node>
<StgValue><ssdm name="y_weight_2_2"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:48  %tmp_22 = icmp sgt i11 %x_weight_2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="11">
<![CDATA[
_ifconv:53  %tmp_42 = trunc i11 %y_weight_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
_ifconv11:50  %tmp_60 = zext i8 %edge_val_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="349" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
_ifconv11:58  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_3, i32 %tmp_60, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49  %tmp_37 = add i8 %tmp_36, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50  %tmp_40 = sub i8 0, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:51  %tmp_41 = select i1 %tmp_22, i8 %tmp_37, i8 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:52  %tmp_25 = icmp sgt i11 %y_weight_2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:54  %tmp_45 = sub i8 0, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:55  %tmp_46 = select i1 %tmp_25, i8 %tmp_42, i8 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:56  %tmp_28 = add i8 %tmp_41, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:57  %edge_val = xor i8 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="edge_val"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58  %tmp_29 = icmp ult i8 %tmp_28, 55

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:59  %tmp_43 = icmp ugt i8 %tmp_28, -101

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:60  %p_i1 = select i1 %tmp_29, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp_49 = or i1 %tmp_29, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:62  %edge_val_1_i1 = select i1 %tmp_49, i8 %p_i1, i8 %edge_val

]]></Node>
<StgValue><ssdm name="edge_val_1_i1"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:70  %gmem1_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="364" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv11:59  %gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_resp"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:63  %tmp_47 = zext i8 %edge_val_1_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
_ifconv:71  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_2, i32 %tmp_47, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="367" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv11:59  %gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_resp"/></StgValue>
</operation>

<operation id="368" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv:72  %gmem1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="369" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv11:59  %gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_resp"/></StgValue>
</operation>

<operation id="370" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv:72  %gmem1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="371" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv11:59  %gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_resp"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv:72  %gmem1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="373" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv11:59  %gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)

]]></Node>
<StgValue><ssdm name="gmem1_addr_4_resp"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_ifconv11:60  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv:72  %gmem1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="376" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
_ifconv:72  %gmem1_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_resp"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_1_mid2" val="0"/>
<literal name="or_cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:73  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="378" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:0  %gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr, i32 1920)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_req"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:1  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader6:0  %i1 = phi i11 [ %i_1, %5 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:1  %tmp_10 = icmp eq i11 %i1, -128

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:3  %i_1 = add i11 %i1, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %tmp_10, label %.preheader5.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="385" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="387" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="390" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="391" st_id="47" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="392" st_id="48" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="393" st_id="49" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="394" st_id="50" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:1  %out_pix4_sum8 = add i31 %tmp_cast1, 2071680

]]></Node>
<StgValue><ssdm name="out_pix4_sum8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="396" st_id="51" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader5.preheader:0  %gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_wr_resp"/></StgValue>
</operation>

<operation id="397" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="31">
<![CDATA[
.preheader5.preheader:2  %out_pix4_sum8_cast = zext i31 %out_pix4_sum8 to i64

]]></Node>
<StgValue><ssdm name="out_pix4_sum8_cast"/></StgValue>
</operation>

<operation id="398" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader5.preheader:3  %gmem1_addr_1 = getelementptr i32* %gmem1, i64 %out_pix4_sum8_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>

<operation id="399" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader:4  %gmem1_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1920)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_req"/></StgValue>
</operation>

<operation id="400" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="401" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader5:0  %i2 = phi i16 [ %i_2, %6 ], [ -25472, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="402" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i16 %i2, -23552

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="403" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="404" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3  br i1 %exitcond2, label %.preheader4.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %i_2 = add i16 %i2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="406" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="408" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_1, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="411" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="412" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="413" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="414" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="415" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="416" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="417" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="418" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader4:0  %i3 = phi i21 [ %i_3, %7 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="419" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader4:1  %tmp_20 = icmp ult i21 %i3, -23552

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="420" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="421" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:3  br i1 %tmp_20, label %7, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="21">
<![CDATA[
:3  %tmp_21_cast = zext i21 %i3 to i31

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="423" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %out_pix4_sum1 = add i31 %tmp_21_cast, %tmp_cast1

]]></Node>
<StgValue><ssdm name="out_pix4_sum1"/></StgValue>
</operation>

<operation id="424" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:11  %i_3 = add i21 %i3, 1920

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="425" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="31">
<![CDATA[
:5  %out_pix4_sum1_cast = zext i31 %out_pix4_sum1 to i64

]]></Node>
<StgValue><ssdm name="out_pix4_sum1_cast"/></StgValue>
</operation>

<operation id="426" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem1_addr_4 = getelementptr i32* %gmem1, i64 %out_pix4_sum1_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr_4"/></StgValue>
</operation>

<operation id="427" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem1_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="428" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_4, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="429" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="430" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="431" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="432" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="433" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="435" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_resp"/></StgValue>
</operation>

<operation id="437" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str11, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="438" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="439" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="440" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader3:0  %i4 = phi i21 [ %i_4, %8 ], [ 1919, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="441" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3:1  %tmp_31 = icmp ult i21 %i4, -23552

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="442" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="443" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:3  br i1 %tmp_31, label %8, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="31" op_0_bw="21">
<![CDATA[
:3  %tmp_34_cast = zext i21 %i4 to i31

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="445" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %out_pix4_sum2 = add i31 %tmp_34_cast, %tmp_cast1

]]></Node>
<StgValue><ssdm name="out_pix4_sum2"/></StgValue>
</operation>

<operation id="446" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:11  %i_4 = add i21 %i4, 1920

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="447" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="31">
<![CDATA[
:5  %out_pix4_sum2_cast = zext i31 %out_pix4_sum2 to i64

]]></Node>
<StgValue><ssdm name="out_pix4_sum2_cast"/></StgValue>
</operation>

<operation id="448" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %gmem1_addr_5 = getelementptr i32* %gmem1, i64 %out_pix4_sum2_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr_5"/></StgValue>
</operation>

<operation id="449" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %gmem1_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="450" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_5, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="451" st_id="71" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="452" st_id="72" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="453" st_id="73" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="454" st_id="74" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="455" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="457" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="75" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)

]]></Node>
<StgValue><ssdm name="gmem1_addr_7_resp"/></StgValue>
</operation>

<operation id="459" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="460" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="461" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="30">
<![CDATA[
.preheader.preheader:0  %tmp_68 = zext i30 %out_pix3 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %gmem1_addr_6 = getelementptr i32* %gmem1, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="gmem1_addr_6"/></StgValue>
</operation>

<operation id="463" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="464" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="465" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="466" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="467" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="468" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="469" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="470" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_6, i32 2073600)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="471" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="472" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:0  %i5 = phi i21 [ %i_5, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="473" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i21 %i5, -23552

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="474" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="475" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader:3  %i_5 = add i21 %i5, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="476" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="477" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %gmem1_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="gmem1_addr_6_read"/></StgValue>
</operation>

<operation id="478" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="32">
<![CDATA[
:4  %val = trunc i32 %gmem1_addr_6_read to i8

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="479" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="481" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:5  %fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)

]]></Node>
<StgValue><ssdm name="fourWide"/></StgValue>
</operation>

<operation id="483" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_6, i32 %fourWide, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str13, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="485" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="486" st_id="86" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="487" st_id="87" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="488" st_id="88" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="489" st_id="89" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="490" st_id="90" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_6)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="491" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
