Instruction Set
----------------

Here is brief review of Instruction Set provided in the question. In the question, the operand 2 was mentioned as target and we have change it to Source2 :-

<img width="668" alt="Instruction Set" src="https://github.com/user-attachments/assets/3e131d12-3f8b-475b-9c8b-ff91b7882943">

State Definitions
------------------
Here we have provided the definitions of the states for the RISC Processor:-

<img width="700" alt="state defn" src="https://github.com/user-attachments/assets/d8628745-5dcd-4e62-8856-898bb945e6f9">

Control Signals
---------------
Here we have defined the control signals for the RISC Processor:-

<img width="696" alt="Screenshot 2024-07-29 at 9 59 59â€¯AM" src="https://github.com/user-attachments/assets/0a414f1f-bafc-4849-8335-711e3e60974f">

Block Diagram
--------------
![RISC Processor Design-4](https://github.com/user-attachments/assets/1d521a83-0497-47c4-a5d9-60fb30a03842)
