{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615324058783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615324058783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 18:07:38 2021 " "Processing started: Tue Mar 09 18:07:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615324058783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615324058783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico " "Command: quartus_map --read_settings_files=on --write_settings_files=off DosificadoTintometrico -c DosificadoTintometrico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615324058783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615324059168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1ms Clk_1ms Top.v(13) " "Verilog HDL Declaration information at Top.v(13): object \"clk_1ms\" differs only in case from object \"Clk_1ms\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1615324059221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_2ms Clk_2ms Top.v(13) " "Verilog HDL Declaration information at Top.v(13): object \"clk_2ms\" differs only in case from object \"Clk_2ms\" in the same scope" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1615324059221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drv_display.v 1 1 " "Found 1 design units, including 1 entities, in source file drv_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drv_display " "Found entity 1: Drv_display" {  } { { "Drv_display.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Drv_display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Clock_Divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_7segmentos " "Found entity 1: Hex_7segmentos" {  } { { "Hex_7segmentos.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Hex_7segmentos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_teclado " "Found entity 1: Driver_teclado" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_RGB " "Found entity 1: Memoria_RGB" {  } { { "Memoria_RGB.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Memoria_RGB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtro_rebote.v 1 1 " "Found 1 design units, including 1 entities, in source file filtro_rebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filtro_Rebote " "Found entity 1: Filtro_Rebote" {  } { { "Filtro_Rebote.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Filtro_Rebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615324059268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615324059268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615324059306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_1ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_1ms\"" {  } { { "Top.v" "Clk_1ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_2ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_2ms\"" {  } { { "Top.v" "Clk_2ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clk_800ms " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clk_800ms\"" {  } { { "Top.v" "Clk_800ms" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver_teclado Driver_teclado:teclado " "Elaborating entity \"Driver_teclado\" for hierarchy \"Driver_teclado:teclado\"" {  } { { "Top.v" "teclado" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059306 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(50) " "Verilog HDL Case Statement information at Driver_teclado.v(50): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615324059306 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(60) " "Verilog HDL Case Statement information at Driver_teclado.v(60): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615324059306 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(70) " "Verilog HDL Case Statement information at Driver_teclado.v(70): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615324059306 "|Top|Driver_teclado:teclado"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Driver_teclado.v(80) " "Verilog HDL Case Statement information at Driver_teclado.v(80): all case item expressions in this case statement are onehot" {  } { { "Driver_teclado.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Driver_teclado.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615324059306 "|Top|Driver_teclado:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_RGB Memoria_RGB:memoria " "Elaborating entity \"Memoria_RGB\" for hierarchy \"Memoria_RGB:memoria\"" {  } { { "Top.v" "memoria" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drv_display Drv_display:display " "Elaborating entity \"Drv_display\" for hierarchy \"Drv_display:display\"" {  } { { "Top.v" "display" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_7segmentos Drv_display:display\|Hex_7segmentos:Decoder " "Elaborating entity \"Hex_7segmentos\" for hierarchy \"Drv_display:display\|Hex_7segmentos:Decoder\"" {  } { { "Drv_display.v" "Decoder" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Drv_display.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:timer " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:timer\"" {  } { { "Top.v" "timer" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Top.v" "fsm" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615324059322 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memoria_RGB.v" "" { Text "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/Memoria_RGB.v" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1615324059770 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1615324059770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1615324059970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Proyecto-Final-TD1/Final/output_files/DosificadoTintometrico.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1615324060008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615324060139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615324060139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615324060209 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615324060209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615324060209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615324060209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615324060255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 18:07:40 2021 " "Processing ended: Tue Mar 09 18:07:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615324060255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615324060255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615324060255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615324060255 ""}
