/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [10:0] _02_;
  reg [20:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_1z ? celloutsig_1_6z : in_data[115];
  assign celloutsig_0_34z = !(celloutsig_0_13z ? celloutsig_0_7z : celloutsig_0_3z);
  assign celloutsig_0_0z = ~(in_data[40] | in_data[3]);
  assign celloutsig_0_47z = ~(celloutsig_0_8z | celloutsig_0_31z);
  assign celloutsig_0_13z = ~celloutsig_0_3z;
  assign celloutsig_0_27z = ~celloutsig_0_20z;
  assign celloutsig_0_28z = ~celloutsig_0_0z;
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[188];
  assign celloutsig_1_19z = celloutsig_1_7z | celloutsig_1_3z;
  assign celloutsig_0_10z = _00_ | celloutsig_0_9z[4];
  assign celloutsig_0_15z = celloutsig_0_3z ^ celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_12z[15] ^ in_data[66];
  assign celloutsig_0_32z = celloutsig_0_16z ^ celloutsig_0_15z;
  assign celloutsig_0_35z = { celloutsig_0_14z[4:0], celloutsig_0_11z, celloutsig_0_23z } + { celloutsig_0_30z[7:0], celloutsig_0_31z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_35z[3:2], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_3z };
  reg [10:0] _20_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 11'h000;
    else _20_ <= { in_data[67:60], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _02_[10:2], _00_, _02_[0] } = _20_;
  reg [19:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 20'h00000;
    else _21_ <= { celloutsig_0_47z, celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_49z, celloutsig_0_15z };
  assign out_data[51:32] = _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 21'h000000;
    else _03_ <= { in_data[158:143], celloutsig_1_0z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[8:1], celloutsig_0_10z } & in_data[28:20];
  assign celloutsig_0_18z = { celloutsig_0_9z[17], celloutsig_0_13z, celloutsig_0_15z } & celloutsig_0_14z[5:3];
  assign celloutsig_0_19z = { _02_[3:2], _00_ } & { celloutsig_0_6z[2], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_25z, _02_[10:2], _00_, _02_[0] } & { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[162:159] / { 1'h1, in_data[158:156] };
  assign celloutsig_0_23z = celloutsig_0_14z[8:6] / { 1'h1, celloutsig_0_19z[0], celloutsig_0_13z };
  assign celloutsig_0_29z = { in_data[72:70], celloutsig_0_3z, celloutsig_0_13z } / { 1'h1, celloutsig_0_14z[4:2], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_13z } == { celloutsig_0_23z[1:0], celloutsig_0_27z, celloutsig_0_3z };
  assign celloutsig_1_10z = _03_[8:2] || in_data[181:175];
  assign celloutsig_0_11z = { celloutsig_0_6z[2:1], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z } || { in_data[37:30], celloutsig_0_3z };
  assign celloutsig_0_57z = _01_[4:1] < { celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_20z };
  assign celloutsig_0_8z = { _02_[5:2], _00_ } < { _02_[4:2], _00_, _02_[0] };
  assign celloutsig_0_25z = { celloutsig_0_12z[3:2], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_0z } < celloutsig_0_12z[13:9];
  assign celloutsig_1_18z = celloutsig_1_10z & ~(1'h0);
  assign celloutsig_0_6z = { _02_[5:2], _00_, _02_[0] } % { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[17:8], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z } % { 1'h1, _02_[8:7], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, _02_[10:2], _00_, _02_[0], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_22z = { _04_[3:1], celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, celloutsig_0_6z[3:0] };
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_2z } != _03_[15:13];
  assign celloutsig_0_7z = in_data[95:93] != { _02_[3:2], _00_ };
  assign celloutsig_0_4z = { in_data[55:50], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } !== { in_data[74:65], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_9z[8:6] !== { in_data[31:30], celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_22z[3:0] !== { celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_49z = ~ { _01_[4:0], celloutsig_0_4z };
  assign celloutsig_0_51z = ~ { celloutsig_0_29z[1:0], celloutsig_0_14z };
  assign celloutsig_0_1z = ^ { in_data[26:6], celloutsig_0_0z };
  assign celloutsig_0_2z = ^ { in_data[39:35], celloutsig_0_0z };
  assign celloutsig_0_33z = ~((celloutsig_0_20z & celloutsig_0_6z[0]) | celloutsig_0_28z);
  assign celloutsig_0_41z = ~((celloutsig_0_32z & celloutsig_0_30z[9]) | celloutsig_0_16z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[1]) | in_data[140]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_0z[2]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z & in_data[56]) | celloutsig_0_1z);
  assign { celloutsig_0_9z[2:1], celloutsig_0_9z[20:3] } = ~ { celloutsig_0_7z, celloutsig_0_1z, in_data[54:37] };
  assign _02_[1] = _00_;
  assign celloutsig_0_9z[0] = celloutsig_0_9z[1];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
