{"vcs1":{"timestamp_begin":1730440221.156501781, "rt":1.89, "ut":0.57, "st":0.32}}
{"vcselab":{"timestamp_begin":1730440223.155355525, "rt":0.99, "ut":0.32, "st":0.23}}
{"link":{"timestamp_begin":1730440224.233377113, "rt":0.34, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730440220.371802314}
{"VCS_COMP_START_TIME": 1730440220.371802314}
{"VCS_COMP_END_TIME": 1730440229.432525297}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
