[INFO] 실행 중: /mnt/c/For_english_only_directories/LaygoWebConsole/laygo_web_console/jeyun/temp_code/jeyunp_test_temp.py
[DEBUG] 현재실행경로: 
/mnt/c/For_english_only_directories/LaygoWebConsole/bag_workspace_gpdk045
Load templates
webconsole
/logic_generated_templates.yaml
logic_generated_templates
jeyunp
/
{'_id': ObjectId('67f7cfe00f780df0b2031b6c'), 'user': 'jeyunp', 'filename': 'logic_generated_templates', 'filetype': 'yaml', 'filePath': '/', 'content': "logic_generated:\n  dummy:\n    bbox:\n    - [0, 0]\n    - [0, 0]\n    cellname: dummy\n    libname: logic_generated\n  inv_2x:\n    bbox:\n    - [0, 0]\n    - [820, 2000]\n    cellname: inv_2x\n    libname: logic_generated\n    masks:\n      Metal2:\n      - - [410, 790]\n        - [205, 790]\n      - - [410, 1210]\n        - [205, 1210]\n      - - [0, 0]\n        - [820, 0]\n      - - [0, 2000]\n        - [820, 2000]\n      Metal3:\n      - - [205, 790]\n        - [205, 1210]\n      - - [410, 490]\n        - [410, 1510]\n    pins:\n      I:\n        layer: [Metal3, pin]\n        name: I\n        netname: I\n        termname: null\n        xy:\n        - [165, 790]\n        - [245, 1210]\n      O:\n        layer: [Metal3, pin]\n        name: O\n        netname: O\n        termname: null\n        xy:\n        - [370, 490]\n        - [450, 1510]\n      'VDD:':\n        layer: [Metal2, pin]\n        name: 'VDD:'\n        netname: 'VDD:'\n        termname: null\n        xy:\n        - [0, 1880]\n        - [820, 2120]\n      'VSS:':\n        layer: [Metal2, pin]\n        name: 'VSS:'\n        netname: 'VSS:'\n        termname: null\n        xy:\n        - [0, -120]\n        - [820, 120]\n    subblocks:\n      MN0:\n        cellname: myvcell_MN0\n        libname: gpdk045_microtemplates_dense\n        name: MN0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [820, 1000]\n        transform: R0\n        xy: [0, 0]\n      MP0:\n        cellname: myvcell_MP0\n        libname: gpdk045_microtemplates_dense\n        name: MP0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [820, 1000]\n        transform: MX\n        xy: [0, 2000]\n  inv_4x:\n    bbox:\n    - [0, 0]\n    - [1230, 2000]\n    cellname: inv_4x\n    libname: logic_generated\n    masks:\n      Metal2:\n      - - [615, 790]\n        - [205, 790]\n      - - [615, 1210]\n        - [205, 1210]\n      - - [0, 0]\n        - [1230, 0]\n      - - [0, 2000]\n        - [1230, 2000]\n      Metal3:\n      - - [205, 790]\n        - [205, 1210]\n      - - [820, 490]\n        - [820, 1510]\n    pins:\n      I:\n        layer: [Metal3, pin]\n        name: I\n        netname: I\n        termname: null\n        xy:\n        - [165, 790]\n        - [245, 1210]\n      O:\n        layer: [Metal3, pin]\n        name: O\n        netname: O\n        termname: null\n        xy:\n        - [780, 490]\n        - [860, 1510]\n      'VDD:':\n        layer: [Metal2, pin]\n        name: 'VDD:'\n        netname: 'VDD:'\n        termname: null\n        xy:\n        - [0, 1880]\n        - [1230, 2120]\n      'VSS:':\n        layer: [Metal2, pin]\n        name: 'VSS:'\n        netname: 'VSS:'\n        termname: null\n        xy:\n        - [0, -120]\n        - [1230, 120]\n    subblocks:\n      MN0:\n        cellname: myvcell_MN0\n        libname: gpdk045_microtemplates_dense\n        name: MN0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [1230, 1000]\n        transform: R0\n        xy: [0, 0]\n      MP0:\n        cellname: myvcell_MP0\n        libname: gpdk045_microtemplates_dense\n        name: MP0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [1230, 1000]\n        transform: MX\n        xy: [0, 2000]\n  inv_6x:\n    bbox:\n    - [0, 0]\n    - [1640, 2000]\n    cellname: inv_6x\n    libname: logic_generated\n    masks:\n      Metal2:\n      - - [820, 790]\n        - [205, 790]\n      - - [820, 1210]\n        - [205, 1210]\n      - - [0, 0]\n        - [1640, 0]\n      - - [0, 2000]\n        - [1640, 2000]\n      Metal3:\n      - - [205, 790]\n        - [205, 1210]\n      - - [1230, 490]\n        - [1230, 1510]\n    pins:\n      I:\n        layer: [Metal3, pin]\n        name: I\n        netname: I\n        termname: null\n        xy:\n        - [165, 790]\n        - [245, 1210]\n      O:\n        layer: [Metal3, pin]\n        name: O\n        netname: O\n        termname: null\n        xy:\n        - [1190, 490]\n        - [1270, 1510]\n      'VDD:':\n        layer: [Metal2, pin]\n        name: 'VDD:'\n        netname: 'VDD:'\n        termname: null\n        xy:\n        - [0, 1880]\n        - [1640, 2120]\n      'VSS:':\n        layer: [Metal2, pin]\n        name: 'VSS:'\n        netname: 'VSS:'\n        termname: null\n        xy:\n        - [0, -120]\n        - [1640, 120]\n    subblocks:\n      MN0:\n        cellname: myvcell_MN0\n        libname: gpdk045_microtemplates_dense\n        name: MN0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [1640, 1000]\n        transform: R0\n        xy: [0, 0]\n      MP0:\n        cellname: myvcell_MP0\n        libname: gpdk045_microtemplates_dense\n        name: MP0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [1640, 1000]\n        transform: MX\n        xy: [0, 2000]\n  inv_8x:\n    bbox:\n    - [0, 0]\n    - [2050, 2000]\n    cellname: inv_8x\n    libname: logic_generated\n    masks:\n      Metal2:\n      - - [1025, 790]\n        - [205, 790]\n      - - [1025, 1210]\n        - [205, 1210]\n      - - [0, 0]\n        - [2050, 0]\n      - - [0, 2000]\n        - [2050, 2000]\n      Metal3:\n      - - [205, 790]\n        - [205, 1210]\n      - - [1640, 490]\n        - [1640, 1510]\n    pins:\n      I:\n        layer: [Metal3, pin]\n        name: I\n        netname: I\n        termname: null\n        xy:\n        - [165, 790]\n        - [245, 1210]\n      O:\n        layer: [Metal3, pin]\n        name: O\n        netname: O\n        termname: null\n        xy:\n        - [1600, 490]\n        - [1680, 1510]\n      'VDD:':\n        layer: [Metal2, pin]\n        name: 'VDD:'\n        netname: 'VDD:'\n        termname: null\n        xy:\n        - [0, 1880]\n        - [2050, 2120]\n      'VSS:':\n        layer: [Metal2, pin]\n        name: 'VSS:'\n        netname: 'VSS:'\n        termname: null\n        xy:\n        - [0, -120]\n        - [2050, 120]\n    subblocks:\n      MN0:\n        cellname: myvcell_MN0\n        libname: gpdk045_microtemplates_dense\n        name: MN0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [2050, 1000]\n        transform: R0\n        xy: [0, 0]\n      MP0:\n        cellname: myvcell_MP0\n        libname: gpdk045_microtemplates_dense\n        name: MP0\n        pins:\n          D: {netname: null, termName: D}\n          G: {netname: null, termName: G}\n          RAIL: {netname: null, termName: RAIL}\n        size: [2050, 1000]\n        transform: MX\n        xy: [0, 2000]\n", 'createdAt': datetime.datetime(2025, 4, 10, 14, 4, 16, 248000), 'updatedAt': datetime.datetime(2025, 8, 16, 1, 58, 40, 905000), '__v': 0}
Load grids
--------------------
Creating inv_2x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

--------------------
Creating inv_4x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

--------------------
Creating inv_6x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

--------------------
Creating inv_8x
Create instances
Create wires
=========== SUPPLY RAIL GENERATION START ===========

The number of rails of your design is 1.
The number of pins of your design is 2.

Name of Iterated net:
0. "VSS"
1. "VDD"

============ SUPPLY RAIL GENERATION END ============
Export design

