PPA Report for UpDown Timer
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 33
FF Count: 16
IO Count: 39
Cell Count: 144

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 671.14 MHz
Reg-to-Reg Critical Path Delay: 1.372 ns

POWER METRICS:
-------------
Total Power Consumption: 0.458 W
