{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:12:12 2009 " "Info: Processing started: Fri Jan 30 14:12:12 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off afalina_tvk -c afalina_tvk " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off afalina_tvk -c afalina_tvk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLLAFA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PLLAFA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllafa-SYN " "Info: Found design unit 1: pllafa-SYN" {  } { { "PLLAFA.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLLAFA.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 PLLAFA " "Info: Found entity 1: PLLAFA" {  } { { "PLLAFA.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLLAFA.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/EOP_CONTROL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/EOP_CONTROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EOP_CONTROL-syn " "Info: Found design unit 1: EOP_CONTROL-syn" {  } { { "../src/EOP_CONTROL.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/EOP_CONTROL.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 EOP_CONTROL " "Info: Found entity 1: EOP_CONTROL" {  } { { "../src/EOP_CONTROL.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/EOP_CONTROL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ADC_REC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ADC_REC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_REC-syn " "Info: Found design unit 1: ADC_REC-syn" {  } { { "../src/ADC_REC.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ADC_REC.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ADC_REC " "Info: Found entity 1: ADC_REC" {  } { { "../src/ADC_REC.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ADC_REC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Mega/RAM_ADC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Mega/RAM_ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_adc-SYN " "Info: Found design unit 1: ram_adc-SYN" {  } { { "../Mega/RAM_ADC.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/Mega/RAM_ADC.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 RAM_ADC " "Info: Found entity 1: RAM_ADC" {  } { { "../Mega/RAM_ADC.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/Mega/RAM_ADC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compile/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compile/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-shift " "Info: Found design unit 1: shift-shift" {  } { { "../compile/shift.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/compile/shift.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../compile/shift.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/compile/shift.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/rs485_rec_string.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/rs485_rec_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs485_rec_string-syn " "Info: Found design unit 1: rs485_rec_string-syn" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 rs485_rec_string " "Info: Found entity 1: rs485_rec_string" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/afalina_tvk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/afalina_tvk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afalina_tvk-afalina_tvk " "Info: Found design unit 1: afalina_tvk-afalina_tvk" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 129 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 afalina_tvk " "Info: Found entity 1: afalina_tvk" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/mpu_res.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/mpu_res.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mpu_res-syn " "Info: Found design unit 1: mpu_res-syn" {  } { { "../src/mpu_res.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/mpu_res.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mpu_res " "Info: Found entity 1: mpu_res" {  } { { "../src/mpu_res.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/mpu_res.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ccd285_sync_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ccd285_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccd285_sync_generator-syn " "Info: Found design unit 1: ccd285_sync_generator-syn" {  } { { "../src/ccd285_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ccd285_sync_generator " "Info: Found entity 1: ccd285_sync_generator" {  } { { "../src/ccd285_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/xvform_285.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/xvform_285.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xvform_285-syn " "Info: Found design unit 1: xvform_285-syn" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 xvform_285 " "Info: Found entity 1: xvform_285" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ad9845.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ad9845.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD9845-syn " "Info: Found design unit 1: AD9845-syn" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 AD9845 " "Info: Found entity 1: AD9845" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/PLLBM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/PLLBM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllbm-SYN " "Info: Found design unit 1: pllbm-SYN" {  } { { "../src/PLLBM.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/PLLBM.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 PLLBM " "Info: Found entity 1: PLLBM" {  } { { "../src/PLLBM.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/PLLBM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/Afalina_tvk_pkg.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../src/Afalina_tvk_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Afalina_tvk_pkg " "Info: Found design unit 1: Afalina_tvk_pkg" {  } { { "../src/Afalina_tvk_pkg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/Afalina_tvk_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF_ig-beh " "Info: Found design unit 2: DFF_ig-beh" {  } { { "../src/Afalina_tvk_pkg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/Afalina_tvk_pkg.vhd" 457 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DFF_ig " "Info: Found entity 1: DFF_ig" {  } { { "../src/Afalina_tvk_pkg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/Afalina_tvk_pkg.vhd" 448 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/aduc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/aduc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aduc_reg-aduc_reg " "Info: Found design unit 1: aduc_reg-aduc_reg" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 aduc_reg " "Info: Found entity 1: aduc_reg" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/test_lvds_cnt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/test_lvds_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_lvds_cnt-syn " "Info: Found design unit 1: test_lvds_cnt-syn" {  } { { "../src/test_lvds_cnt.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/test_lvds_cnt.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 test_lvds_cnt " "Info: Found entity 1: test_lvds_cnt" {  } { { "../src/test_lvds_cnt.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/test_lvds_cnt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ccd415_sync_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ccd415_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccd415_sync_generator-syn " "Info: Found design unit 1: ccd415_sync_generator-syn" {  } { { "../src/ccd415_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ccd415_sync_generator " "Info: Found entity 1: ccd415_sync_generator" {  } { { "../src/ccd415_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ccd_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/ccd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccd_generator-syn " "Info: Found design unit 1: ccd_generator-syn" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ccd_generator " "Info: Found entity 1: ccd_generator" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/xvform_415.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../src/xvform_415.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xvform_415-syn " "Info: Found design unit 1: xvform_415-syn" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 xvform_415 " "Info: Found entity 1: xvform_415" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "me_108_rs485_top_all.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file me_108_rs485_top_all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 me_108_rs485_top_all " "Info: Found entity 1: me_108_rs485_top_all" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tr_me_108_string.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tr_me_108_string.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tr_me_108_string " "Info: Found entity 1: tr_me_108_string" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_ports_me_108.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs_ports_me_108.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rs_ports_me_108 " "Info: Found entity 1: rs_ports_me_108" {  } { { "rs_ports_me_108.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "afalina_tvk " "Info: Elaborating entity \"afalina_tvk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk0 afalina_tvk.vhd(155) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(155): object \"clk0\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1 afalina_tvk.vhd(155) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(155): object \"clk1\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk2_1 afalina_tvk.vhd(155) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(155): object \"clk2_1\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk3 afalina_tvk.vhd(155) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(155): object \"clk3\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PBLK afalina_tvk.vhd(158) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(158): object \"int_PBLK\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "date_en afalina_tvk.vhd(184) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(184): object \"date_en\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tpsen afalina_tvk.vhd(187) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(187): object \"tpsen\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHD_SHIFT afalina_tvk.vhd(194) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(194): object \"SHD_SHIFT\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHP_SHIFT afalina_tvk.vhd(195) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(195): object \"SHP_SHIFT\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RG_SHIFT afalina_tvk.vhd(197) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(197): object \"RG_SHIFT\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLPOB_B afalina_tvk.vhd(201) " "Warning (10036): Verilog HDL or VHDL warning at afalina_tvk.vhd(201): object \"CLPOB_B\" assigned a value but never read" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_int afalina_tvk.vhd(479) " "Warning (10492): VHDL Process Statement warning at afalina_tvk.vhd(479): signal \"reset_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PSEN afalina_tvk.vhd(477) " "Warning (10631): VHDL Process Statement warning at afalina_tvk.vhd(477): inferring latch(es) for signal or variable \"PSEN\", which holds its previous value in one or more paths through the process" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 477 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[12\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[12\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[11\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[11\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[10\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[10\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[9\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[9\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[8\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[8\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[7\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[7\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[6\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[6\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[5\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[5\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[4\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[4\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[3\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[3\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[2\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[2\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[1\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[1\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A\[0\] afalina_tvk.vhd(81) " "Warning (10034): Output port \"A\[0\]\" at afalina_tvk.vhd(81) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BA\[1\] afalina_tvk.vhd(83) " "Warning (10034): Output port \"BA\[1\]\" at afalina_tvk.vhd(83) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BA\[0\] afalina_tvk.vhd(83) " "Warning (10034): Output port \"BA\[0\]\" at afalina_tvk.vhd(83) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WE afalina_tvk.vhd(84) " "Warning (10034): Output port \"WE\" at afalina_tvk.vhd(84) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CAS afalina_tvk.vhd(85) " "Warning (10034): Output port \"CAS\" at afalina_tvk.vhd(85) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAS afalina_tvk.vhd(86) " "Warning (10034): Output port \"RAS\" at afalina_tvk.vhd(86) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS afalina_tvk.vhd(87) " "Warning (10034): Output port \"CS\" at afalina_tvk.vhd(87) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UDQM afalina_tvk.vhd(88) " "Warning (10034): Output port \"UDQM\" at afalina_tvk.vhd(88) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LDQM afalina_tvk.vhd(89) " "Warning (10034): Output port \"LDQM\" at afalina_tvk.vhd(89) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CKE afalina_tvk.vhd(90) " "Warning (10034): Output port \"CKE\" at afalina_tvk.vhd(90) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_SDRAM afalina_tvk.vhd(91) " "Warning (10034): Output port \"CLK_SDRAM\" at afalina_tvk.vhd(91) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "KT_OUT afalina_tvk.vhd(125) " "Warning (10034): Output port \"KT_OUT\" at afalina_tvk.vhd(125) has no driver" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSEN afalina_tvk.vhd(477) " "Info (10041): Inferred latch for \"PSEN\" at afalina_tvk.vhd(477)" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 477 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "PLL_TV1.vhd 2 1 " "Warning: Using design file PLL_TV1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_tv1-SYN " "Info: Found design unit 1: pll_tv1-SYN" {  } { { "PLL_TV1.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 PLL_TV1 " "Info: Found entity 1: PLL_TV1" {  } { { "PLL_TV1.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_TV1 PLL_TV1:PLL_AFAL " "Info: Elaborating entity \"PLL_TV1\" for hierarchy \"PLL_TV1:PLL_AFAL\"" {  } { { "../src/afalina_tvk.vhd" "PLL_AFAL" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_TV1:PLL_AFAL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\"" {  } { { "PLL_TV1.vhd" "altpll_component" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_TV1:PLL_AFAL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\"" {  } { { "PLL_TV1.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 165 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_TV1_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/PLL_TV1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_TV1_altpll " "Info: Found entity 1: PLL_TV1_altpll" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_TV1_altpll PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated " "Info: Elaborating entity \"PLL_TV1_altpll\" for hierarchy \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpu_res mpu_res:reset_generator " "Info: Elaborating entity \"mpu_res\" for hierarchy \"mpu_res:reset_generator\"" {  } { { "../src/afalina_tvk.vhd" "reset_generator" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_REC ADC_REC:ADC " "Info: Elaborating entity \"ADC_REC\" for hierarchy \"ADC_REC:ADC\"" {  } { { "../src/afalina_tvk.vhd" "ADC" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_ADC ADC_REC:ADC\|RAM_ADC:RAM_1 " "Info: Elaborating entity \"RAM_ADC\" for hierarchy \"ADC_REC:ADC\|RAM_ADC:RAM_1\"" {  } { { "../src/ADC_REC.vhd" "RAM_1" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ADC_REC.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "../Mega/RAM_ADC.vhd" "altsyncram_component" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/Mega/RAM_ADC.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component\"" {  } { { "../Mega/RAM_ADC.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/Mega/RAM_ADC.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmj1 " "Info: Found entity 1: altsyncram_tmj1" {  } { { "db/altsyncram_tmj1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_tmj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmj1 ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component\|altsyncram_tmj1:auto_generated " "Info: Elaborating entity \"altsyncram_tmj1\" for hierarchy \"ADC_REC:ADC\|RAM_ADC:RAM_1\|altsyncram:altsyncram_component\|altsyncram_tmj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_generator ccd_generator:ccd " "Info: Elaborating entity \"ccd_generator\" for hierarchy \"ccd_generator:ccd\"" {  } { { "../src/afalina_tvk.vhd" "ccd" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLPDM_415 ccd_generator.vhd(119) " "Warning (10036): Verilog HDL or VHDL warning at ccd_generator.vhd(119): object \"CLPDM_415\" assigned a value but never read" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd285_sync_generator ccd_generator:ccd\|ccd285_sync_generator:ccd285 " "Info: Elaborating entity \"ccd285_sync_generator\" for hierarchy \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\"" {  } { { "../src/ccd_generator.vhd" "ccd285" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATE_EN ccd285_sync_generator.vhd(46) " "Warning (10034): Output port \"DATE_EN\" at ccd285_sync_generator.vhd(46) has no driver" {  } { { "../src/ccd285_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd 2 1 " "Warning: Using design file e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccd_counters-syn " "Info: Found design unit 1: ccd_counters-syn" {  } { { "e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd" "" { Text "e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ccd_counters " "Info: Found entity 1: ccd_counters" {  } { { "e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd" "" { Text "e:/Aldec/My_Designs/Afalina/Afalina_tvk/src/ccd_counters.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_counters ccd_generator:ccd\|ccd285_sync_generator:ccd285\|ccd_counters:cntXY " "Info: Elaborating entity \"ccd_counters\" for hierarchy \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|ccd_counters:cntXY\"" {  } { { "../src/ccd285_sync_generator.vhd" "cntXY" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xvform_285 ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform " "Info: Elaborating entity \"xvform_285\" for hierarchy \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\"" {  } { { "../src/ccd285_sync_generator.vhd" "xvform" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fr xvform_285.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at xvform_285.vhd(70): object \"Fr\" assigned a value but never read" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9845 ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC " "Info: Elaborating entity \"AD9845\" for hierarchy \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\"" {  } { { "../src/ccd285_sync_generator.vhd" "ADC" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd285_sync_generator.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena ad9845.vhd(58) " "Warning (10036): Verilog HDL or VHDL warning at ad9845.vhd(58): object \"ena\" assigned a value but never read" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd415_sync_generator ccd_generator:ccd\|ccd415_sync_generator:ccd415 " "Info: Elaborating entity \"ccd415_sync_generator\" for hierarchy \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\"" {  } { { "../src/ccd_generator.vhd" "ccd415" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATE_EN ccd415_sync_generator.vhd(45) " "Warning (10034): Output port \"DATE_EN\" at ccd415_sync_generator.vhd(45) has no driver" {  } { { "../src/ccd415_sync_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_counters ccd_generator:ccd\|ccd415_sync_generator:ccd415\|ccd_counters:cntXY " "Info: Elaborating entity \"ccd_counters\" for hierarchy \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|ccd_counters:cntXY\"" {  } { { "../src/ccd415_sync_generator.vhd" "cntXY" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xvform_415 ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform " "Info: Elaborating entity \"xvform_415\" for hierarchy \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\"" {  } { { "../src/ccd415_sync_generator.vhd" "xvform" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntBSector xvform_415.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at xvform_415.vhd(40): object \"cntBSector\" assigned a value but never read" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntDSector xvform_415.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at xvform_415.vhd(45): object \"cntDSector\" assigned a value but never read" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9845 ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC " "Info: Elaborating entity \"AD9845\" for hierarchy \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\"" {  } { { "../src/ccd415_sync_generator.vhd" "ADC" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd415_sync_generator.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena ad9845.vhd(58) " "Warning (10036): Verilog HDL or VHDL warning at ad9845.vhd(58): object \"ena\" assigned a value but never read" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:shpshift " "Info: Elaborating entity \"shift\" for hierarchy \"shift:shpshift\"" {  } { { "../src/afalina_tvk.vhd" "shpshift" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_ig shift:shpshift\|DFF_ig:U1 " "Info: Elaborating entity \"DFF_ig\" for hierarchy \"shift:shpshift\|DFF_ig:U1\"" {  } { { "../compile/shift.vhd" "U1" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/compile/shift.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "AduC842.bdf 1 1 " "Warning: Using design file AduC842.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AduC842 " "Info: Found entity 1: AduC842" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AduC842 AduC842:AduC " "Info: Elaborating entity \"AduC842\" for hierarchy \"AduC842:AduC\"" {  } { { "../src/afalina_tvk.vhd" "AduC" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "VD " "Warning: Pin \"VD\" not connected" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 712 72 240 728 "VD" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "ALE " "Warning: Pin \"ALE\" not connected" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 856 1968 2136 872 "ALE" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst3 " "Warning: Primitive \"WIRE\" of instance \"inst3\" not used" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 704 288 336 736 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "mpu_reset.bdf 1 1 " "Warning: Using design file mpu_reset.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mpu_reset " "Info: Found entity 1: mpu_reset" {  } { { "mpu_reset.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mpu_reset.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpu_reset AduC842:AduC\|mpu_reset:inst1 " "Info: Elaborating entity \"mpu_reset\" for hierarchy \"AduC842:AduC\|mpu_reset:inst1\"" {  } { { "AduC842.bdf" "inst1" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 120 504 688 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "mpu_reset " "Warning: Processing legacy GDF or BDF entity \"mpu_reset\" with Max+Plus II bus and instance naming rules" {  } { { "mpu_reset.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mpu_reset.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "mpu_reset.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mpu_reset.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "LPM_COUNTER.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2\"" {  } { { "mpu_reset.bdf" "2" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mpu_reset.bdf" { { 96 296 432 296 "2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2\"" {  } { { "mpu_reset.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mpu_reset.bdf" { { 96 296 432 296 "2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bei " "Info: Found entity 1: cntr_bei" {  } { { "db/cntr_bei.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_bei.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bei AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2\|cntr_bei:auto_generated " "Info: Elaborating entity \"cntr_bei\" for hierarchy \"AduC842:AduC\|mpu_reset:inst1\|LPM_COUNTER:2\|cntr_bei:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "me_108_rs485_top_all AduC842:AduC\|me_108_rs485_top_all:inst4 " "Info: Elaborating entity \"me_108_rs485_top_all\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\"" {  } { { "AduC842.bdf" "inst4" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1568 1040 1304 1920 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "me_108_rs485_top_all " "Warning: Processing legacy GDF or BDF entity \"me_108_rs485_top_all\" with Max+Plus II bus and instance naming rules" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "" "Warning: Found inconsistent dimensions" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { -192 1688 1864 -176 "SUMM_CTRL\[7..0\]" "" } { 256 1448 1657 272 "SUMM_CTRL" "" } } } }  } 0 0 "Found inconsistent dimensions" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "WREN " "Warning: Pin \"WREN\" is missing source" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 152 1648 1824 168 "WREN" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TEXN " "Warning: Pin \"TEXN\" is missing source" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 120 1656 1832 136 "TEXN" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "CVBEO1_OK " "Warning: Pin \"CVBEO1_OK\" not connected" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 448 104 272 464 "CVBEO1_OK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 102 " "Warning: Primitive \"VCC\" of instance \"102\" not used" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 512 152 184 528 "102" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND 103 " "Warning: Primitive \"GND\" of instance \"103\" not used" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 592 152 184 624 "103" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 155 " "Warning: Primitive \"OR2\" of instance \"155\" not used" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 752 1520 1584 800 "155" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Warning: Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { -88 848 896 -56 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Warning: Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { -88 960 1024 -40 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_ports_me_108 AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124 " "Info: Elaborating entity \"rs_ports_me_108\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\"" {  } { { "me_108_rs485_top_all.bdf" "124" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 616 288 496 792 "124" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "rs_ports_me_108 " "Warning: Processing legacy GDF or BDF entity \"rs_ports_me_108\" with Max+Plus II bus and instance naming rules" {  } { { "rs_ports_me_108.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "LPM_FF.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_FF:4 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_FF:4\"" {  } { { "rs_ports_me_108.bdf" "4" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { -1080 216 392 -936 "4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_FF:4 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_FF:4\"" {  } { { "rs_ports_me_108.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { -1080 216 392 -936 "4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "LPM_DECODE.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24\"" {  } { { "rs_ports_me_108.bdf" "24" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { -1272 680 800 -1160 "24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24\"" {  } { { "rs_ports_me_108.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { -1272 680 800 -1160 "24" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7uf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_7uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7uf " "Info: Found entity 1: decode_7uf" {  } { { "db/decode_7uf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_7uf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7uf AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24\|decode_7uf:auto_generated " "Info: Elaborating entity \"decode_7uf\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:24\|decode_7uf:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23\"" {  } { { "rs_ports_me_108.bdf" "23" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { 296 608 728 408 "23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23\"" {  } { { "rs_ports_me_108.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs_ports_me_108.bdf" { { 296 608 728 408 "23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cuf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_cuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cuf " "Info: Found entity 1: decode_cuf" {  } { { "db/decode_cuf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_cuf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cuf AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23\|decode_cuf:auto_generated " "Info: Elaborating entity \"decode_cuf\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs_ports_me_108:124\|LPM_DECODE:23\|decode_cuf:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_me_108_string AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78 " "Info: Elaborating entity \"tr_me_108_string\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\"" {  } { { "me_108_rs485_top_all.bdf" "78" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 320 984 1264 528 "78" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "tr_me_108_string " "Warning: Processing legacy GDF or BDF entity \"tr_me_108_string\" with Max+Plus II bus and instance naming rules" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET " "Warning: Pin \"RESET\" not connected" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1152 144 312 1168 "RESET" "" } { 1184 888 944 1200 "RESET" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 118 " "Warning: Primitive \"NOT\" of instance \"118\" not used" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1184 944 992 1216 "118" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 138 " "Warning: Primitive \"NOT\" of instance \"138\" not used" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1352 1024 1072 1384 "138" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 139 " "Warning: Primitive \"AND2\" of instance \"139\" not used" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1328 1248 1312 1368 "139" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF 140 " "Warning: Primitive \"DFF\" of instance \"140\" not used" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1360 1136 1200 1440 "140" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75\"" {  } { { "tr_me_108_string.bdf" "75" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 952 392 528 1152 "75" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 952 392 528 1152 "75" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uak.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_uak.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uak " "Info: Found entity 1: cntr_uak" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uak AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75\|cntr_uak:auto_generated " "Info: Elaborating entity \"cntr_uak\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:75\|cntr_uak:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17\"" {  } { { "tr_me_108_string.bdf" "17" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 392 528 928 "17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 392 528 928 "17" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_muh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_muh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_muh " "Info: Found entity 1: cntr_muh" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_muh AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17\|cntr_muh:auto_generated " "Info: Elaborating entity \"cntr_muh\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:17\|cntr_muh:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_COMPARE.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_COMPARE.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "LPM_COMPARE.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53 " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53\"" {  } { { "tr_me_108_string.bdf" "53" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 528 240 368 656 "53" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 528 240 368 656 "53" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tnd " "Info: Found entity 1: cmpr_tnd" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tnd AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53\|cmpr_tnd:auto_generated " "Info: Elaborating entity \"cmpr_tnd\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COMPARE:53\|cmpr_tnd:auto_generated\"" {  } { { "LPM_COMPARE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19\"" {  } { { "tr_me_108_string.bdf" "19" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 784 1160 1296 984 "19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 784 1160 1296 984 "19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sfj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sfj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sfj " "Info: Found entity 1: cntr_sfj" {  } { { "db/cntr_sfj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_sfj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sfj AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19\|cntr_sfj:auto_generated " "Info: Elaborating entity \"cntr_sfj\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:19\|cntr_sfj:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20\"" {  } { { "tr_me_108_string.bdf" "20" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 680 848 984 880 "20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 680 848 984 880 "20" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ekj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ekj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ekj " "Info: Found entity 1: cntr_ekj" {  } { { "db/cntr_ekj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_ekj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ekj AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20\|cntr_ekj:auto_generated " "Info: Elaborating entity \"cntr_ekj\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:20\|cntr_ekj:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122\"" {  } { { "tr_me_108_string.bdf" "122" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 904 1576 1712 1104 "122" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 904 1576 1712 1104 "122" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mci " "Info: Found entity 1: cntr_mci" {  } { { "db/cntr_mci.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_mci.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mci AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122\|cntr_mci:auto_generated " "Info: Elaborating entity \"cntr_mci\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_COUNTER:122\|cntr_mci:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_CONSTANT.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_CONSTANT.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant " "Info: Found entity 1: lpm_constant" {  } { { "LPM_CONSTANT.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_CONSTANT.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:121 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:121\"" {  } { { "tr_me_108_string.bdf" "121" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 736 1408 1520 784 "121" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:121 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:121\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 736 1408 1520 784 "121" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "LPM_SHIFTREG.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_SHIFTREG:21 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_SHIFTREG:21\"" {  } { { "tr_me_108_string.bdf" "21" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 464 1184 1320 608 "21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_SHIFTREG:21 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_SHIFTREG:21\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 464 1184 1320 608 "21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:63 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:63\"" {  } { { "tr_me_108_string.bdf" "63" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 408 16 128 456 "63" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:63 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:63\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 408 16 128 456 "63" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/BUSMUX.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/BUSMUX.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux " "Info: Found entity 1: busmux" {  } { { "BUSMUX.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/BUSMUX.tdf" 35 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\"" {  } { { "tr_me_108_string.bdf" "15" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 400 904 1016 488 "15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 400 904 1016 488 "15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "e:/altera/q72/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000 AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\"" {  } { { "BUSMUX.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 400 904 1016 488 "15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15 " "Info: Instantiated megafunction \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 400 904 1016 488 "15" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qc " "Info: Found entity 1: mux_5qc" {  } { { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qc AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000\|mux_5qc:auto_generated " "Info: Elaborating entity \"mux_5qc\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|BUSMUX:15\|lpm_mux:\$00000\|mux_5qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "RAM2PORT.vhd 2 1 " "Warning: Using design file RAM2PORT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\"" {  } { { "tr_me_108_string.bdf" "inst2" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { -192 712 968 -16 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "altsyncram_component" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9vl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vl1 " "Info: Found entity 1: altsyncram_9vl1" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vl1 AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated " "Info: Elaborating entity \"altsyncram_9vl1\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_FF:6 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_FF:6\"" {  } { { "tr_me_108_string.bdf" "6" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 232 1184 1360 376 "6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_FF:6 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_FF:6\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 232 1184 1360 376 "6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sum2.vhd 2 1 " "Warning: Using design file sum2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum2-behav " "Info: Found design unit 1: sum2-behav" {  } { { "sum2.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/sum2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sum2 " "Info: Found entity 1: sum2" {  } { { "sum2.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/sum2.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum2 AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|sum2:116 " "Info: Elaborating entity \"sum2\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|sum2:116\"" {  } { { "tr_me_108_string.bdf" "116" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 264 960 1080 360 "116" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:74 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:74\"" {  } { { "tr_me_108_string.bdf" "74" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1016 128 240 1064 "74" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:74 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|LPM_CONSTANT:74\"" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1016 128 240 1064 "74" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39\"" {  } { { "me_108_rs485_top_all.bdf" "39" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 216 224 360 416 "39" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 216 224 360 416 "39" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b8j " "Info: Found entity 1: cntr_b8j" {  } { { "db/cntr_b8j.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_b8j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b8j AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39\|cntr_b8j:auto_generated " "Info: Elaborating entity \"cntr_b8j\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_COUNTER:39\|cntr_b8j:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Info: Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74 " "Info: Elaborating entity \"21mux\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\"" {  } { { "me_108_rs485_top_all.bdf" "74" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 368 728 848 448 "74" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "21mux " "Warning: Processing legacy GDF or BDF entity \"21mux\" with Max+Plus II bus and instance naming rules" {  } { { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 368 728 848 448 "74" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485_rec_string AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5 " "Info: Elaborating entity \"rs485_rec_string\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\"" {  } { { "me_108_rs485_top_all.bdf" "inst5" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { -280 1296 1528 -88 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RXD_ERROR rs485_rec_string.vhd(19) " "Warning (10034): Output port \"RXD_ERROR\" at rs485_rec_string.vhd(19) has no driver" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "RAM2PORTRX.vhd 2 1 " "Warning: Using design file RAM2PORTRX.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2portrx-SYN " "Info: Found design unit 1: ram2portrx-SYN" {  } { { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORTRX " "Info: Found entity 1: RAM2PORTRX" {  } { { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORTRX AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2 " "Info: Elaborating entity \"RAM2PORTRX\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\"" {  } { { "../src/rs485_rec_string.vhd" "RAM2" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORTRX.vhd" "altsyncram_component" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqe1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mqe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqe1 " "Info: Found entity 1: altsyncram_mqe1" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqe1 AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated " "Info: Elaborating entity \"altsyncram_mqe1\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RAM2PORTRX:RAM2\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "rec_byte_me_108.gdf 1 1 " "Warning: Using design file rec_byte_me_108.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rec_byte_me_108 " "Info: Found entity 1: rec_byte_me_108" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_byte_me_108 AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90 " "Info: Elaborating entity \"rec_byte_me_108\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\"" {  } { { "me_108_rs485_top_all.bdf" "90" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 120 600 824 312 "90" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "rec_byte_me_108 " "Warning: Processing legacy GDF or BDF entity \"rec_byte_me_108\" with Max+Plus II bus and instance naming rules" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_FF:55 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_FF:55\"" {  } { { "rec_byte_me_108.gdf" "55" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 88 888 1064 232 "55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_FF:55 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_FF:55\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 88 888 1064 232 "55" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66\"" {  } { { "rec_byte_me_108.gdf" "66" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 568 232 368 768 "66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 568 232 368 768 "66" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oah.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_oah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oah " "Info: Found entity 1: cntr_oah" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oah AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66\|cntr_oah:auto_generated " "Info: Elaborating entity \"cntr_oah\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:66\|cntr_oah:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26\"" {  } { { "rec_byte_me_108.gdf" "26" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 640 560 696 840 "26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 640 560 696 840 "26" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_97k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_97k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_97k " "Info: Found entity 1: cntr_97k" {  } { { "db/cntr_97k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_97k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_97k AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26\|cntr_97k:auto_generated " "Info: Elaborating entity \"cntr_97k\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:26\|cntr_97k:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25\"" {  } { { "rec_byte_me_108.gdf" "25" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 320 560 696 520 "25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 320 560 696 520 "25" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kk " "Info: Found entity 1: cntr_2kk" {  } { { "db/cntr_2kk.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_2kk.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kk AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25\|cntr_2kk:auto_generated " "Info: Elaborating entity \"cntr_2kk\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_COUNTER:25\|cntr_2kk:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_CONSTANT:27 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_CONSTANT:27\"" {  } { { "rec_byte_me_108.gdf" "27" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 384 264 376 432 "27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_CONSTANT:27 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_CONSTANT:27\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 384 264 376 432 "27" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_SHIFTREG:28 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_SHIFTREG:28\"" {  } { { "rec_byte_me_108.gdf" "28" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 80 672 808 224 "28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_SHIFTREG:28 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|LPM_SHIFTREG:28\"" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 80 672 808 224 "28" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_bin.gdf 1 1 " "Warning: Using design file mod5_bin.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod5_bin " "Info: Found entity 1: mod5_bin" {  } { { "mod5_bin.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod5_bin AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49 " "Info: Elaborating entity \"mod5_bin\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\"" {  } { { "rec_byte_me_108.gdf" "49" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 80 288 440 144 "49" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "mod5_bin " "Warning: Processing legacy GDF or BDF entity \"mod5_bin\" with Max+Plus II bus and instance naming rules" {  } { { "mod5_bin.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "LPM_ADD_SUB.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3\"" {  } { { "mod5_bin.gdf" "3" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { { 256 320 480 424 "3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3\"" {  } { { "mod5_bin.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { { 256 320 480 424 "3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pbc " "Info: Found entity 1: add_sub_pbc" {  } { { "db/add_sub_pbc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/add_sub_pbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pbc AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3\|add_sub_pbc:auto_generated " "Info: Elaborating entity \"add_sub_pbc\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_ADD_SUB:3\|add_sub_pbc:auto_generated\"" {  } { { "LPM_ADD_SUB.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_SHIFTREG:8 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_SHIFTREG:8\"" {  } { { "mod5_bin.gdf" "8" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { { 64 240 376 208 "8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_SHIFTREG:8 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|mod5_bin:49\|LPM_SHIFTREG:8\"" {  } { { "mod5_bin.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/mod5_bin.gdf" { { 64 240 376 208 "8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX AduC842:AduC\|me_108_rs485_top_all:inst4\|BUSMUX:132 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|BUSMUX:132\"" {  } { { "me_108_rs485_top_all.bdf" "132" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 848 1368 1480 936 "132" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|BUSMUX:132 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|BUSMUX:132\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 848 1368 1480 936 "132" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "me_108_rs_flags0.gdf 1 1 " "Warning: Using design file me_108_rs_flags0.gdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 me_108_rs_flags0 " "Info: Found entity 1: me_108_rs_flags0" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "me_108_rs_flags0 AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130 " "Info: Elaborating entity \"me_108_rs_flags0\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\"" {  } { { "me_108_rs485_top_all.bdf" "130" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 856 632 888 1000 "130" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "me_108_rs_flags0 " "Warning: Processing legacy GDF or BDF entity \"me_108_rs_flags0\" with Max+Plus II bus and instance naming rules" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55\"" {  } { { "me_108_rs_flags0.gdf" "55" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 96 1424 1560 296 "55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55\"" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 96 1424 1560 296 "55" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 160 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h7l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_h7l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h7l " "Info: Found entity 1: cntr_h7l" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h7l AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55\|cntr_h7l:auto_generated " "Info: Elaborating entity \"cntr_h7l\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:55\|cntr_h7l:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59\"" {  } { { "me_108_rs_flags0.gdf" "59" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 432 1200 1336 632 "59" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59\"" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 432 1200 1336 632 "59" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_35k.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_35k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_35k " "Info: Found entity 1: cntr_35k" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_35k AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59\|cntr_35k:auto_generated " "Info: Elaborating entity \"cntr_35k\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:59\|cntr_35k:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83\"" {  } { { "me_108_rs_flags0.gdf" "83" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 416 968 1104 616 "83" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83\"" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 416 968 1104 616 "83" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mkj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mkj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mkj " "Info: Found entity 1: cntr_mkj" {  } { { "db/cntr_mkj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_mkj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mkj AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83\|cntr_mkj:auto_generated " "Info: Elaborating entity \"cntr_mkj\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:83\|cntr_mkj:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79\"" {  } { { "me_108_rs_flags0.gdf" "79" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 728 1112 1248 928 "79" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79\"" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 728 1112 1248 928 "79" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jqi " "Info: Found entity 1: cntr_jqi" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jqi AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79\|cntr_jqi:auto_generated " "Info: Elaborating entity \"cntr_jqi\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|LPM_COUNTER:79\|cntr_jqi:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:142 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:142\"" {  } { { "me_108_rs485_top_all.bdf" "142" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 824 344 456 872 "142" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:142 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:142\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 824 344 456 872 "142" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:143 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:143\"" {  } { { "me_108_rs485_top_all.bdf" "143" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 984 216 328 1032 "143" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:143 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:143\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 984 216 328 1032 "143" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:144 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:144\"" {  } { { "me_108_rs485_top_all.bdf" "144" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 1080 216 328 1128 "144" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:144 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|me_108_rs485_top_all:inst4\|LPM_CONSTANT:144\"" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 1080 216 328 1128 "144" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "port_aduc_afalina.bdf 1 1 " "Warning: Using design file port_aduc_afalina.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 port_aduc_afalina " "Info: Found entity 1: port_aduc_afalina" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_aduc_afalina AduC842:AduC\|port_aduc_afalina:inst8 " "Info: Elaborating entity \"port_aduc_afalina\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\"" {  } { { "AduC842.bdf" "inst8" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 576 1048 1304 800 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "port_aduc_afalina " "Warning: Processing legacy GDF or BDF entity \"port_aduc_afalina\" with Max+Plus II bus and instance naming rules" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3\"" {  } { { "port_aduc_afalina.bdf" "3" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 88 736 856 200 "3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3\"" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 88 736 856 200 "3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kbf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_kbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kbf " "Info: Found entity 1: decode_kbf" {  } { { "db/decode_kbf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_kbf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_kbf AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3\|decode_kbf:auto_generated " "Info: Elaborating entity \"decode_kbf\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:3\|decode_kbf:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144\"" {  } { { "port_aduc_afalina.bdf" "144" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 496 1176 1312 696 "144" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144\"" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 496 1176 1312 696 "144" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_odj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odj " "Info: Found entity 1: cntr_odj" {  } { { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_odj AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144\|cntr_odj:auto_generated " "Info: Elaborating entity \"cntr_odj\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_COUNTER:144\|cntr_odj:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4\"" {  } { { "port_aduc_afalina.bdf" "4" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 1912 240 360 2024 "4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4\"" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 1912 240 360 2024 "4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fdf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_fdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fdf " "Info: Found entity 1: decode_fdf" {  } { { "db/decode_fdf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_fdf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fdf AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4\|decode_fdf:auto_generated " "Info: Elaborating entity \"decode_fdf\" for hierarchy \"AduC842:AduC\|port_aduc_afalina:inst8\|LPM_DECODE:4\|decode_fdf:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Three_ctrl_k.bdf 1 1 " "Warning: Using design file Three_ctrl_k.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Three_ctrl_k " "Info: Found entity 1: Three_ctrl_k" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Three_ctrl_k AduC842:AduC\|Three_ctrl_k:inst6 " "Info: Elaborating entity \"Three_ctrl_k\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\"" {  } { { "AduC842.bdf" "inst6" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { -56 1048 1336 552 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "Three_ctrl_k " "Warning: Processing legacy GDF or BDF entity \"Three_ctrl_k\" with Max+Plus II bus and instance naming rules" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLK_INT " "Warning: Pin \"CLK_INT\" is missing source" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 2864 3080 3256 2880 "CLK_INT" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "nCSYNC " "Warning: Pin \"nCSYNC\" not connected" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1200 152 320 1216 "nCSYNC" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "ODD_FIELD " "Warning: Pin \"ODD_FIELD\" not connected" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1168 152 320 1184 "ODD_FIELD" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "DONE_A " "Warning: Pin \"DONE_A\" not connected" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1232 152 320 1248 "DONE_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "DONE_B " "Warning: Pin \"DONE_B\" not connected" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1272 152 320 1288 "DONE_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "DONE_C " "Warning: Pin \"DONE_C\" not connected" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1312 152 320 1328 "DONE_C" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 33 " "Warning: Primitive \"VCC\" of instance \"33\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1392 168 200 1408 "33" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst54 " "Warning: Primitive \"AND4\" of instance \"inst54\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 976 1696 1760 1056 "inst54" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst55 " "Warning: Primitive \"NOT\" of instance \"inst55\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 928 1576 1624 960 "inst55" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst56 " "Warning: Primitive \"NOT\" of instance \"inst56\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 960 1576 1624 992 "inst56" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst58 " "Warning: Primitive \"AND4\" of instance \"inst58\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 816 1720 1784 896 "inst58" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst60 " "Warning: Primitive \"NOT\" of instance \"inst60\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1080 1712 1760 1112 "inst60" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst61 " "Warning: Primitive \"NOT\" of instance \"inst61\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 800 1552 1600 832 "inst61" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst62 " "Warning: Primitive \"NOT\" of instance \"inst62\" not used" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 832 1552 1600 864 "inst62" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "m_filter.bdf 1 1 " "Warning: Using design file m_filter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m_filter " "Info: Found entity 1: m_filter" {  } { { "m_filter.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/m_filter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_filter AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50 " "Info: Elaborating entity \"m_filter\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\"" {  } { { "Three_ctrl_k.bdf" "50" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 320 160 328 416 "50" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "m_filter " "Warning: Processing legacy GDF or BDF entity \"m_filter\" with Max+Plus II bus and instance naming rules" {  } { { "m_filter.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/m_filter.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1\"" {  } { { "m_filter.bdf" "1" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/m_filter.bdf" { { 456 984 1144 624 "1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1\"" {  } { { "m_filter.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/m_filter.bdf" { { 456 984 1144 624 "1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_o1d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1d " "Info: Found entity 1: add_sub_o1d" {  } { { "db/add_sub_o1d.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/add_sub_o1d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1d AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1\|add_sub_o1d:auto_generated " "Info: Elaborating entity \"add_sub_o1d\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|m_filter:50\|LPM_ADD_SUB:1\|add_sub_o1d:auto_generated\"" {  } { { "LPM_ADD_SUB.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\"" {  } { { "Three_ctrl_k.bdf" "298" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1696 1752 1928 1840 "298" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1696 1752 1928 1840 "298" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\|LPM_CONSTANT:ac " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\|LPM_CONSTANT:ac\"" {  } { { "LPM_FF.tdf" "ac" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" 71 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\|LPM_CONSTANT:ac AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\|LPM_CONSTANT:ac\", which is child of megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\"" {  } { { "LPM_FF.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" 71 4 0 } } { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1696 1752 1928 1840 "298" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298 " "Info: Instantiated megafunction \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:298\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 01 " "Info: Parameter \"LPM_AVALUE\" = \"01\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1696 1752 1928 1840 "298" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\"" {  } { { "Three_ctrl_k.bdf" "296" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1928 1752 1928 2072 "296" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1928 1752 1928 2072 "296" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\|LPM_CONSTANT:ac " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\|LPM_CONSTANT:ac\"" {  } { { "LPM_FF.tdf" "ac" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" 71 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\|LPM_CONSTANT:ac AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\|LPM_CONSTANT:ac\", which is child of megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\"" {  } { { "LPM_FF.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_FF.tdf" 71 4 0 } } { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1928 1752 1928 2072 "296" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296 " "Info: Instantiated megafunction \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:296\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 01 " "Info: Parameter \"LPM_AVALUE\" = \"01\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1928 1752 1928 2072 "296" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144\"" {  } { { "Three_ctrl_k.bdf" "144" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 344 1424 1560 544 "144" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 344 1424 1560 544 "144" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sij " "Info: Found entity 1: cntr_sij" {  } { { "db/cntr_sij.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_sij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sij AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144\|cntr_sij:auto_generated " "Info: Elaborating entity \"cntr_sij\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_COUNTER:144\|cntr_sij:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "major.bdf 1 1 " "Warning: Using design file major.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 major " "Info: Found entity 1: major" {  } { { "major.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/major.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "major AduC842:AduC\|Three_ctrl_k:inst6\|major:inst8 " "Info: Elaborating entity \"major\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|major:inst8\"" {  } { { "Three_ctrl_k.bdf" "inst8" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1336 1368 1536 1432 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "major " "Warning: Processing legacy GDF or BDF entity \"major\" with Max+Plus II bus and instance naming rules" {  } { { "major.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/major.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57\"" {  } { { "Three_ctrl_k.bdf" "inst57" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 856 192 304 904 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 856 192 304 904 "inst57" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_g84.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_g84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_g84 " "Info: Found entity 1: lpm_constant_g84" {  } { { "db/lpm_constant_g84.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/lpm_constant_g84.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_g84 AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57\|lpm_constant_g84:ag " "Info: Elaborating entity \"lpm_constant_g84\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_CONSTANT:inst57\|lpm_constant_g84:ag\"" {  } { { "LPM_CONSTANT.tdf" "ag" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_CONSTANT.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aduc_reg AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2 " "Info: Elaborating entity \"aduc_reg\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\"" {  } { { "Three_ctrl_k.bdf" "inst2" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 600 1912 2184 920 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:297 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:297\"" {  } { { "Three_ctrl_k.bdf" "297" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1376 704 880 1520 "297" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:297 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:297\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1376 704 880 1520 "297" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:300 " "Info: Elaborating entity \"LPM_FF\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:300\"" {  } { { "Three_ctrl_k.bdf" "300" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 616 704 880 760 "300" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:300 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|LPM_FF:300\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 616 704 880 760 "300" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX AduC842:AduC\|Three_ctrl_k:inst6\|BUSMUX:inst " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"AduC842:AduC\|Three_ctrl_k:inst6\|BUSMUX:inst\"" {  } { { "Three_ctrl_k.bdf" "inst" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1056 1120 1232 1144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|Three_ctrl_k:inst6\|BUSMUX:inst " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|Three_ctrl_k:inst6\|BUSMUX:inst\"" {  } { { "Three_ctrl_k.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/Three_ctrl_k.bdf" { { 1056 1120 1232 1144 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/LPM_BUSTRI.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/LPM_BUSTRI.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri " "Info: Found entity 1: lpm_bustri" {  } { { "LPM_BUSTRI.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_BUSTRI.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI AduC842:AduC\|LPM_BUSTRI:inst52 " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"AduC842:AduC\|LPM_BUSTRI:inst52\"" {  } { { "AduC842.bdf" "inst52" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 2136 2014 2158 2232 "inst52" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|LPM_BUSTRI:inst52 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|LPM_BUSTRI:inst52\"" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 2136 2014 2158 2232 "inst52" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "MUX32.bdf 1 1 " "Warning: Using design file MUX32.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Info: Found entity 1: MUX32" {  } { { "MUX32.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 AduC842:AduC\|MUX32:inst26 " "Info: Elaborating entity \"MUX32\" for hierarchy \"AduC842:AduC\|MUX32:inst26\"" {  } { { "AduC842.bdf" "inst26" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 2136 1750 1974 2712 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "MUX32 " "Warning: Processing legacy GDF or BDF entity \"MUX32\" with Max+Plus II bus and instance naming rules" {  } { { "MUX32.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX32.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux AduC842:AduC\|MUX32:inst26\|lpm_mux:2 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"AduC842:AduC\|MUX32:inst26\|lpm_mux:2\"" {  } { { "MUX32.bdf" "2" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX32.bdf" { { 168 608 720 264 "2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|MUX32:inst26\|lpm_mux:2 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|MUX32:inst26\|lpm_mux:2\"" {  } { { "MUX32.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX32.bdf" { { 168 608 720 264 "2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Info: Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated " "Info: Elaborating entity \"mux_src\" for hierarchy \"AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "MUX8.bdf 1 1 " "Warning: Using design file MUX8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Info: Found entity 1: MUX8" {  } { { "MUX8.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 AduC842:AduC\|MUX8:inst58 " "Info: Elaborating entity \"MUX8\" for hierarchy \"AduC842:AduC\|MUX8:inst58\"" {  } { { "AduC842.bdf" "inst58" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 2032 1254 1454 2224 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "MUX8 " "Warning: Processing legacy GDF or BDF entity \"MUX8\" with Max+Plus II bus and instance naming rules" {  } { { "MUX8.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX8.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux AduC842:AduC\|MUX8:inst58\|lpm_mux:2 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"AduC842:AduC\|MUX8:inst58\|lpm_mux:2\"" {  } { { "MUX8.bdf" "2" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX8.bdf" { { 168 608 720 264 "2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|MUX8:inst58\|lpm_mux:2 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|MUX8:inst58\|lpm_mux:2\"" {  } { { "MUX8.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/MUX8.bdf" { { 168 608 720 264 "2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Info: Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dqc AduC842:AduC\|MUX8:inst58\|lpm_mux:2\|mux_dqc:auto_generated " "Info: Elaborating entity \"mux_dqc\" for hierarchy \"AduC842:AduC\|MUX8:inst58\|lpm_mux:2\|mux_dqc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/lpm_counter0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 AduC842:AduC\|lpm_counter0:inst5 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"AduC842:AduC\|lpm_counter0:inst5\"" {  } { { "AduC842.bdf" "inst5" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1944 1208 1352 2008 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/lpm_counter0.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5oh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5oh " "Info: Found entity 1: cntr_5oh" {  } { { "db/cntr_5oh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_5oh.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5oh AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component\|cntr_5oh:auto_generated " "Info: Elaborating entity \"cntr_5oh\" for hierarchy \"AduC842:AduC\|lpm_counter0:inst5\|LPM_COUNTER:lpm_counter_component\|cntr_5oh:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI AduC842:AduC\|LPM_BUSTRI:inst51 " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"AduC842:AduC\|LPM_BUSTRI:inst51\"" {  } { { "AduC842.bdf" "inst51" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 312 1544 1688 408 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|LPM_BUSTRI:inst51 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|LPM_BUSTRI:inst51\"" {  } { { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 312 1544 1688 408 "inst51" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "rs485_af.bdf 1 1 " "Warning: Using design file rs485_af.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rs485_af " "Info: Found entity 1: rs485_af" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485_af AduC842:AduC\|rs485_af:inst9 " "Info: Elaborating entity \"rs485_af\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\"" {  } { { "AduC842.bdf" "inst9" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "CVBEO1_OK " "Warning: Pin \"CVBEO1_OK\" not connected" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 744 440 608 760 "CVBEO1_OK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 102 " "Warning: Primitive \"VCC\" of instance \"102\" not used" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 808 488 520 824 "102" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND 103 " "Warning: Primitive \"GND\" of instance \"103\" not used" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 888 488 520 920 "103" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND 65 " "Warning: Primitive \"GND\" of instance \"65\" not used" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 496 512 544 528 "65" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Warning: Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 208 1184 1232 240 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Warning: Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 208 1296 1360 256 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "tr_string.bdf 1 1 " "Warning: Using design file tr_string.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tr_string " "Info: Found entity 1: tr_string" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_string AduC842:AduC\|rs485_af:inst9\|tr_string:inst6 " "Info: Elaborating entity \"tr_string\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\"" {  } { { "rs485_af.bdf" "inst6" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET " "Warning: Pin \"RESET\" not connected" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 1240 232 400 1256 "RESET" "" } { 1272 976 1032 1288 "RESET" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 118 " "Warning: Primitive \"NOT\" of instance \"118\" not used" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 1272 1032 1080 1304 "118" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT 138 " "Warning: Primitive \"NOT\" of instance \"138\" not used" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 1440 1112 1160 1472 "138" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 139 " "Warning: Primitive \"AND2\" of instance \"139\" not used" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 1416 1336 1400 1456 "139" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF 140 " "Warning: Primitive \"DFF\" of instance \"140\" not used" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 1448 1224 1288 1528 "140" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|LPM_ADD_SUB:7 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|LPM_ADD_SUB:7\"" {  } { { "tr_string.bdf" "7" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 424 1776 1936 592 "7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "auto_generated " "Warning: Variable or input pin \"auto_generated\" is defined but never used" {  } { { "LPM_ADD_SUB.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 424 1776 1936 592 "7" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 347 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|LPM_ADD_SUB:7 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|LPM_ADD_SUB:7\"" {  } { { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { 424 1776 1936 592 "7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "rec_string.bdf 1 1 " "Warning: Using design file rec_string.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rec_string " "Info: Found entity 1: rec_string" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_string AduC842:AduC\|rs485_af:inst9\|rec_string:inst5 " "Info: Elaborating entity \"rec_string\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\"" {  } { { "rs485_af.bdf" "inst5" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND 12 " "Warning: Primitive \"GND\" of instance \"12\" not used" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 872 968 1000 904 "12" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND 179 " "Warning: Primitive \"GND\" of instance \"179\" not used" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 272 1056 1088 304 "179" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE 188 " "Warning: Primitive \"WIRE\" of instance \"188\" not used" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 808 1920 1952 856 "188" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE 189 " "Warning: Primitive \"WIRE\" of instance \"189\" not used" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 704 1872 1904 752 "189" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123 " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123\"" {  } { { "rec_string.bdf" "123" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 568 1144 1272 696 "123" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123\"" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 568 1144 1272 696 "123" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c5e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c5e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c5e " "Info: Found entity 1: cmpr_c5e" {  } { { "db/cmpr_c5e.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_c5e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c5e AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123\|cmpr_c5e:auto_generated " "Info: Elaborating entity \"cmpr_c5e\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_COMPARE:123\|cmpr_c5e:auto_generated\"" {  } { { "LPM_COMPARE.tdf" "auto_generated" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:47 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:47\"" {  } { { "rec_string.bdf" "47" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 800 216 328 848 "47" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:47 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:47\"" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 800 216 328 848 "47" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:71 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:71\"" {  } { { "rec_string.bdf" "71" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 912 1024 1136 960 "71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:71 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_CONSTANT:71\"" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 912 1024 1136 960 "71" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORTRX AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst " "Info: Elaborating entity \"RAM2PORTRX\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\"" {  } { { "rec_string.bdf" "inst" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_ADD_SUB:69 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_ADD_SUB:69\"" {  } { { "rec_string.bdf" "69" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 872 584 744 1040 "69" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "auto_generated " "Warning: Variable or input pin \"auto_generated\" is defined but never used" {  } { { "LPM_ADD_SUB.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 872 584 744 1040 "69" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 347 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_ADD_SUB:69 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|LPM_ADD_SUB:69\"" {  } { { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { 872 584 744 1040 "69" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT AduC842:AduC\|rs485_af:inst9\|LPM_CONSTANT:99 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"AduC842:AduC\|rs485_af:inst9\|LPM_CONSTANT:99\"" {  } { { "rs485_af.bdf" "99" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 776 544 656 824 "99" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "AduC842:AduC\|rs485_af:inst9\|LPM_CONSTANT:99 " "Info: Elaborated megafunction instantiation \"AduC842:AduC\|rs485_af:inst9\|LPM_CONSTANT:99\"" {  } { { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 776 544 656 824 "99" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_lvds_cnt test_lvds_cnt:test_lvds " "Info: Elaborating entity \"test_lvds_cnt\" for hierarchy \"test_lvds_cnt:test_lvds\"" {  } { { "../src/afalina_tvk.vhd" "test_lvds" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EOP_CONTROL EOP_CONTROL:EOP_CTRL " "Info: Elaborating entity \"EOP_CONTROL\" for hierarchy \"EOP_CONTROL:EOP_CTRL\"" {  } { { "../src/afalina_tvk.vhd" "EOP_CTRL" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 492 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd 7 2 " "Info: Found 7 design units, including 2 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_signaltap_pack " "Info: Found design unit 1: sld_signaltap_pack" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_signaltap_lib " "Info: Found design unit 2: sld_signaltap_lib" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_signaltap_lib-body " "Info: Found design unit 3: sld_signaltap_lib-body" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_signaltap-rtl " "Info: Found design unit 4: sld_signaltap-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 229 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sld_signaltap_impl-rtl " "Info: Found design unit 5: sld_signaltap_impl-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 522 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_signaltap " "Info: Found entity 1: sld_signaltap" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_signaltap_impl " "Info: Found entity 2: sld_signaltap_impl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 433 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_control-rtl " "Info: Found design unit 1: sld_ela_control-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" 129 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_ela_basic_multi_level_trigger-rtl " "Info: Found design unit 2: sld_ela_basic_multi_level_trigger-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" 702 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_control " "Info: Found entity 1: sld_ela_control" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_ela_basic_multi_level_trigger " "Info: Found entity 2: sld_ela_basic_multi_level_trigger" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_control.vhd" 669 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mbpmg-rtl " "Info: Found design unit 1: sld_mbpmg-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_sbpmg-rtl " "Info: Found design unit 2: sld_sbpmg-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" 298 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mbpmg " "Info: Found entity 1: sld_mbpmg" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_sbpmg " "Info: Found entity 2: sld_sbpmg" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_mbpmg.vhd" 277 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_trigger_flow_mgr-rtl " "Info: Found design unit 1: sld_ela_trigger_flow_mgr-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_mgr " "Info: Found entity 1: sld_ela_trigger_flow_mgr" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_buffer_manager-rtl " "Info: Found design unit 1: sld_buffer_manager-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_offload_buffer_mgr-rtl " "Info: Found design unit 2: sld_offload_buffer_mgr-rtl" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 354 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_buffer_manager " "Info: Found entity 1: sld_buffer_manager" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_offload_buffer_mgr " "Info: Found entity 2: sld_offload_buffer_mgr" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nap3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nap3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nap3 " "Info: Found entity 1: altsyncram_nap3" {  } { { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/altdpram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/altdpram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altdpram " "Info: Found entity 1: altdpram" {  } { { "altdpram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altdpram.tdf" 180 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Info: Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_irc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Info: Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/decode_4uf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kei " "Info: Found entity 1: cntr_kei" {  } { { "db/cntr_kei.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_kei.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_l7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7j " "Info: Found entity 1: cntr_l7j" {  } { { "db/cntr_l7j.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_l7j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jei.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jei " "Info: Found entity 1: cntr_jei" {  } { { "db/cntr_jei.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jei.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_71j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_71j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_71j " "Info: Found entity 1: cntr_71j" {  } { { "db/cntr_71j.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_71j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[0\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[0\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[1\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[1\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[18\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[18\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[19\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[19\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[20\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[20\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[21\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[21\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[22\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[22\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[23\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[23\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[24\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[24\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[25\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[25\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[26\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[26\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LVDS_D\[27\]~reg0 data_in GND " "Warning (14130): Reduced register \"LVDS_D\[27\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|91 High " "Info: Power-up level of register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|91\" is not specified -- using power-up level of High to minimize register" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 472 536 608 "91" "" } } } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|91 data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|91\" with stuck data_in port to stuck value VCC" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 472 536 608 "91" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|lpm_shiftreg:21\|dffs\[10\] High " "Info: Power-up level of register \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|lpm_shiftreg:21\|dffs\[10\]\" is not specified -- using power-up level of High to minimize register" {  } { { "LPM_SHIFTREG.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|lpm_shiftreg:21\|dffs\[10\] data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|lpm_shiftreg:21\|dffs\[10\]\" with stuck data_in port to stuck value VCC" {  } { { "LPM_SHIFTREG.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|87 " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|87\" register due to stuck clock or clock enable" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 216 368 432 296 "87" "" } } } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|87 clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|87\" with stuck clock_enable port to stuck value GND" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 216 368 432 296 "87" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|32 clear GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|32\" with stuck clear port to stuck value GND" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 232 736 800 312 "32" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|91 High " "Info: Power-up level of register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|91\" is not specified -- using power-up level of High to minimize register" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 472 536 608 "91" "" } } } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|91 data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|91\" with stuck data_in port to stuck value VCC" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 472 536 608 "91" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\] " "Warning (14110): No clock transition on \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\] clock_enable GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_jqi.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_jqi.tdf" 73 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_shiftreg:21\|dffs\[10\] High " "Info: Power-up level of register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_shiftreg:21\|dffs\[10\]\" is not specified -- using power-up level of High to minimize register" {  } { { "LPM_SHIFTREG.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_shiftreg:21\|dffs\[10\] data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_shiftreg:21\|dffs\[10\]\" with stuck data_in port to stuck value VCC" {  } { { "LPM_SHIFTREG.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ccd_generator:ccd\|XV4B data_in GND " "Warning (14130): Reduced register \"ccd_generator:ccd\|XV4B\" with stuck data_in port to stuck value GND" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 49 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|92 High " "Info: Power-up level of register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|92\" is not specified -- using power-up level of High to minimize register" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 624 688 608 "92" "" } } } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|92 data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|92\" with stuck data_in port to stuck value VCC" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 624 688 608 "92" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|99 data_in GND " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|99\" with stuck data_in port to stuck value GND" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 224 1040 1104 304 "99" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|92 High " "Info: Power-up level of register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|92\" is not specified -- using power-up level of High to minimize register" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 624 688 608 "92" "" } } } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|92 data_in VCC " "Warning (14130): Reduced register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|92\" with stuck data_in port to stuck value VCC" {  } { { "me_108_rs_flags0.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs_flags0.gdf" { { 528 624 688 608 "92" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[0\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[1\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[2\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[3\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[5\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[6\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[7\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|tr_string:inst6\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORT.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORT.vhd" 100 0 0 } } { "tr_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_string.bdf" { { -128 632 888 48 "inst2" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 624 1320 1568 848 "inst6" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[0\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[1\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[2\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[3\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[4\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[5\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[6\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[7\] " "Warning (14320): Synthesized away node \"AduC842:AduC\|rs485_af:inst9\|rec_string:inst5\|RAM2PORTRX:inst\|altsyncram:altsyncram_component\|altsyncram_mqe1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_mqe1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_mqe1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "RAM2PORTRX.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/RAM2PORTRX.vhd" 96 0 0 } } { "rec_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_string.bdf" { { -256 1584 1840 -112 "inst" "" } } } } { "rs485_af.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rs485_af.bdf" { { 328 1528 1784 552 "inst5" "" } } } } { "AduC842.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/AduC842.bdf" { { 1088 952 1216 1440 "inst9" "" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "LVDS_D\[17\]~reg0 LVDS_D\[16\]~reg0 " "Info: Duplicate register \"LVDS_D\[17\]~reg0\" merged to single register \"LVDS_D\[16\]~reg0\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|SG2AB ccd_generator:ccd\|SG2BB " "Info: Duplicate register \"ccd_generator:ccd\|SG2AB\" merged to single register \"ccd_generator:ccd\|SG2BB\"" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|CLPOB ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|CLPDM " "Info: Duplicate register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|CLPOB\" merged to single register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|CLPDM\"" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 38 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|ADC_int\[2\] data_in GND " "Warning (14130): Reduced register \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|ADC_int\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 200 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|ADC_int\[2\] data_in GND " "Warning (14130): Reduced register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|ADC_int\[2\]\" with stuck data_in port to stuck value GND" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 200 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|SHP ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|SHP " "Info: Duplicate register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|SHP\" merged to single register \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|SHP\"" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 35 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|SHD ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|SHD " "Info: Duplicate register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|SHD\" merged to single register \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|SHD\"" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 34 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|cnt\[1\] ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|cnt\[1\] " "Info: Duplicate register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|AD9845:ADC\|cnt\[1\]\" merged to single register \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|AD9845:ADC\|cnt\[1\]\"" {  } { { "../src/ad9845.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ad9845.vhd" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|SHUTTER_CCD\[11\] data_in GND " "Warning (14130): Reduced register \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|SHUTTER_CCD\[11\]\" with stuck data_in port to stuck value GND" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 374 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|SG2BA ccd_generator:ccd\|SG2AA " "Info: Duplicate register \"ccd_generator:ccd\|SG2BA\" merged to single register \"ccd_generator:ccd\|SG2AA\"" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 27 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ccd_generator:ccd\|CLPOBA ccd_generator:ccd\|CLPDMA " "Info: Duplicate register \"ccd_generator:ccd\|CLPOBA\" merged to single register \"ccd_generator:ccd\|CLPDMA\"" {  } { { "../src/ccd_generator.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/ccd_generator.vhd" 43 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate 5 " "Info: State machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate\" contains 5 states" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate 5 " "Info: State machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate\" contains 5 states" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate " "Info: Selected Auto state machine encoding method for state machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate " "Info: Encoding result for state machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.a_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.a_sector\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.activeline " "Info: Encoded state bit \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.activeline\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.d_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.d_sector\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.b_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.b_sector\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.empty " "Info: Encoded state bit \"ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.empty\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.empty 00000 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.empty\" uses code string \"00000\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.b_sector 00011 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.b_sector\" uses code string \"00011\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.d_sector 00101 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.d_sector\" uses code string \"00101\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.activeline 01001 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.activeline\" uses code string \"01001\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.a_sector 10001 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd415_sync_generator:ccd415\|xvform_415:xvform\|Operate.a_sector\" uses code string \"10001\"" {  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../src/xvform_415.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_415.vhd" 36 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate " "Info: Selected Auto state machine encoding method for state machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate " "Info: Encoding result for state machine \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.a_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.a_sector\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.activeline " "Info: Encoded state bit \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.activeline\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.d_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.d_sector\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.b_sector " "Info: Encoded state bit \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.b_sector\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.empty " "Info: Encoded state bit \"ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.empty\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.empty 00000 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.empty\" uses code string \"00000\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.b_sector 00011 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.b_sector\" uses code string \"00011\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.d_sector 00101 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.d_sector\" uses code string \"00101\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.activeline 01001 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.activeline\" uses code string \"01001\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.a_sector 10001 " "Info: State \"\|afalina_tvk\|ccd_generator:ccd\|ccd285_sync_generator:ccd285\|xvform_285:xvform\|Operate.a_sector\" uses code string \"10001\"" {  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../src/xvform_285.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/xvform_285.vhd" 56 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_71j:auto_generated\|counter_reg_bit\[0\] data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_71j:auto_generated\|counter_reg_bit\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/cntr_71j.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_71j.tdf" 30 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|xraddr\[0\] data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|xraddr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altdpram.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altdpram.tdf" 427 12 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[0\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[0\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[3\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[3\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[4\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[4\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[6\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[6\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[7\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[7\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[8\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[8\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[8\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[8\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[9\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[9\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[9\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[9\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[10\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\] " "Info: Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[10\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[10\]\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state 11 " "Info: State machine \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state\" contains 11 states" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state " "Info: Selected Auto state machine encoding method for state machine \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state " "Info: State machine \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state\" will be implemented as a safe state machine." {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state " "Info: Encoding result for state machine \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "11 " "Info: Completed encoding using 11 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s1 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s1\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s0 " "Info: Encoded state bit \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s0\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s0 00000000000 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s0\" uses code string \"00000000000\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s1 00000000011 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s1\" uses code string \"00000000011\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2 00000000101 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2\" uses code string \"00000000101\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3 00000001001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3\" uses code string \"00000001001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4 00000010001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4\" uses code string \"00000010001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5 00000100001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5\" uses code string \"00000100001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6 00001000001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6\" uses code string \"00001000001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7 00010000001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7\" uses code string \"00010000001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8 00100000001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8\" uses code string \"00100000001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9 01000000001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9\" uses code string \"01000000001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10 10000000001 " "Info: State \"\|afalina_tvk\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10\" uses code string \"10000000001\"" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s2\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s3\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s4\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s5\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s6\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s7\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s8\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s9\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10 data_in GND " "Warning (14130): Reduced register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|state.s10\" with stuck data_in port to stuck value GND" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 52 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[0\] " "Warning: The bidir \"DQ\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[1\] " "Warning: The bidir \"DQ\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[2\] " "Warning: The bidir \"DQ\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[3\] " "Warning: The bidir \"DQ\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[4\] " "Warning: The bidir \"DQ\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[5\] " "Warning: The bidir \"DQ\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[6\] " "Warning: The bidir \"DQ\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[7\] " "Warning: The bidir \"DQ\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[8\] " "Warning: The bidir \"DQ\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[9\] " "Warning: The bidir \"DQ\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[10\] " "Warning: The bidir \"DQ\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[11\] " "Warning: The bidir \"DQ\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[12\] " "Warning: The bidir \"DQ\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[13\] " "Warning: The bidir \"DQ\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[14\] " "Warning: The bidir \"DQ\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[15\] " "Warning: The bidir \"DQ\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RES1 " "Warning: The bidir \"RES1\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 121 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RES2 " "Warning: The bidir \"RES2\" has no source; inserted an always disabled tri-state buffer." {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 122 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1040 1056 1120 1120 "23" "" } } } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 1208 720 784 1288 "24" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VDA VCC " "Warning (13410): Pin \"VDA\" stuck at VCC" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HDA VCC " "Warning (13410): Pin \"HDA\" stuck at VCC" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "PBLKA VCC " "Warning (13410): Pin \"PBLKA\" stuck at VCC" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "XV4B GND " "Warning (13410): Pin \"XV4B\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[0\] GND " "Warning (13410): Pin \"LVDS_D\[0\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[1\] GND " "Warning (13410): Pin \"LVDS_D\[1\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[18\] GND " "Warning (13410): Pin \"LVDS_D\[18\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[19\] GND " "Warning (13410): Pin \"LVDS_D\[19\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[20\] GND " "Warning (13410): Pin \"LVDS_D\[20\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[21\] GND " "Warning (13410): Pin \"LVDS_D\[21\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[22\] GND " "Warning (13410): Pin \"LVDS_D\[22\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[23\] GND " "Warning (13410): Pin \"LVDS_D\[23\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[24\] GND " "Warning (13410): Pin \"LVDS_D\[24\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[25\] GND " "Warning (13410): Pin \"LVDS_D\[25\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[26\] GND " "Warning (13410): Pin \"LVDS_D\[26\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LVDS_D\[27\] GND " "Warning (13410): Pin \"LVDS_D\[27\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[0\] GND " "Warning (13410): Pin \"A\[0\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[1\] GND " "Warning (13410): Pin \"A\[1\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[2\] GND " "Warning (13410): Pin \"A\[2\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[3\] GND " "Warning (13410): Pin \"A\[3\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[4\] GND " "Warning (13410): Pin \"A\[4\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[5\] GND " "Warning (13410): Pin \"A\[5\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[6\] GND " "Warning (13410): Pin \"A\[6\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[7\] GND " "Warning (13410): Pin \"A\[7\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[8\] GND " "Warning (13410): Pin \"A\[8\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[9\] GND " "Warning (13410): Pin \"A\[9\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[10\] GND " "Warning (13410): Pin \"A\[10\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[11\] GND " "Warning (13410): Pin \"A\[11\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "A\[12\] GND " "Warning (13410): Pin \"A\[12\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BA\[0\] GND " "Warning (13410): Pin \"BA\[0\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "BA\[1\] GND " "Warning (13410): Pin \"BA\[1\]\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "WE GND " "Warning (13410): Pin \"WE\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CAS GND " "Warning (13410): Pin \"CAS\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RAS GND " "Warning (13410): Pin \"RAS\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CS GND " "Warning (13410): Pin \"CS\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "UDQM GND " "Warning (13410): Pin \"UDQM\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LDQM GND " "Warning (13410): Pin \"LDQM\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CKE GND " "Warning (13410): Pin \"CKE\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CLK_SDRAM GND " "Warning (13410): Pin \"CLK_SDRAM\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MPU_INT1 VCC " "Warning (13410): Pin \"MPU_INT1\" stuck at VCC" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RS485_PV VCC " "Warning (13410): Pin \"RS485_PV\" stuck at VCC" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "KT_OUT GND " "Warning (13410): Pin \"KT_OUT\" stuck at GND" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "325 100 " "Info: 325 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rs_ports_me_108:124\|lpm_ff:2\|dffs\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rs_ports_me_108:124\|lpm_ff:2\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U8\|Q " "Info: Register \"shift:H2\|DFF_ig:U8\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U7\|Q " "Info: Register \"shift:H2\|DFF_ig:U7\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U6\|Q " "Info: Register \"shift:H2\|DFF_ig:U6\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U5\|Q " "Info: Register \"shift:H2\|DFF_ig:U5\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U3\|Q " "Info: Register \"shift:H2\|DFF_ig:U3\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U4\|Q " "Info: Register \"shift:H2\|DFF_ig:U4\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H2\|DFF_ig:U2\|Q " "Info: Register \"shift:H2\|DFF_ig:U2\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U8\|Q " "Info: Register \"shift:H1\|DFF_ig:U8\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U7\|Q " "Info: Register \"shift:H1\|DFF_ig:U7\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U6\|Q " "Info: Register \"shift:H1\|DFF_ig:U6\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U5\|Q " "Info: Register \"shift:H1\|DFF_ig:U5\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U3\|Q " "Info: Register \"shift:H1\|DFF_ig:U3\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U4\|Q " "Info: Register \"shift:H1\|DFF_ig:U4\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:H1\|DFF_ig:U2\|Q " "Info: Register \"shift:H1\|DFF_ig:U2\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U8\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U8\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U7\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U7\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U6\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U6\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U5\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U5\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U3\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U3\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:RGshift\|DFF_ig:U4\|Q " "Info: Register \"shift:RGshift\|DFF_ig:U4\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:shdshift\|DFF_ig:U8\|Q " "Info: Register \"shift:shdshift\|DFF_ig:U8\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "shift:shpshift\|DFF_ig:U8\|Q " "Info: Register \"shift:shpshift\|DFF_ig:U8\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|38 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:75\|cntr_jqi:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:79\|cntr_jqi:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:83\|cntr_mkj:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[14\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[13\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[12\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[11\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[10\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[9\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[8\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[8\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|43 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|38 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|22 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|57 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|56 " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|56\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[10\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[9\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[8\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[7\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[6\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_shiftreg:28\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[5\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[4\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:25\|cntr_2kk:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:26\|cntr_97k:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[3\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[1\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[0\] " "Info: Register \"AduC842:AduC\|rs485_af:inst9\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" {  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Warning" "WOPT_OPT_NOT_GATE_PUSH_BACK_ENFORCED" "" "Warning: NOT_GATE_PUSH_BACK-forbidden assignments are ignored" { { "Warning" "WOPT_OPT_NOT_GATE_PUSH_BACK_ENFORCED_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] " "Warning: NOT_GATE_PUSH_BACK performed on sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\]" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "NOT_GATE_PUSH_BACK performed on %1!s!" 0 0 "" 0}  } {  } 0 0 "NOT_GATE_PUSH_BACK-forbidden assignments are ignored" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[10\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[10\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[8\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[8\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[11\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[11\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[9\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[9\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\] High " "Critical Warning: Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\] will power up to High" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[22\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[21\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[20\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[19\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[18\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[17\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[16\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[15\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[14\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[13\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[12\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[11\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[10\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[9\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[8\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[7\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[6\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[5\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[4\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[3\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[2\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[1\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[0\] " "Info: Register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem\|cells\[1\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "Warning: PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } } { "PLL_TV1.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 165 0 0 } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 217 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "Warning: PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } } { "PLL_TV1.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/PLL_TV1.vhd" 165 0 0 } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 217 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_2 " "Warning (15610): No output dependent on input pin \"CLK_2\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_3 " "Warning (15610): No output dependent on input pin \"CLK_3\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_7 " "Warning (15610): No output dependent on input pin \"CLK_7\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[0\] " "Warning (15610): No output dependent on input pin \"ADC_B\[0\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[1\] " "Warning (15610): No output dependent on input pin \"ADC_B\[1\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[2\] " "Warning (15610): No output dependent on input pin \"ADC_B\[2\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[3\] " "Warning (15610): No output dependent on input pin \"ADC_B\[3\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[4\] " "Warning (15610): No output dependent on input pin \"ADC_B\[4\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[5\] " "Warning (15610): No output dependent on input pin \"ADC_B\[5\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[6\] " "Warning (15610): No output dependent on input pin \"ADC_B\[6\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[7\] " "Warning (15610): No output dependent on input pin \"ADC_B\[7\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[8\] " "Warning (15610): No output dependent on input pin \"ADC_B\[8\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[9\] " "Warning (15610): No output dependent on input pin \"ADC_B\[9\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[10\] " "Warning (15610): No output dependent on input pin \"ADC_B\[10\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_B\[11\] " "Warning (15610): No output dependent on input pin \"ADC_B\[11\]\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALE " "Warning (15610): No output dependent on input pin \"ALE\"" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 102 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3100 " "Info: Implemented 3100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Info: Implemented 49 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Info: Implemented 104 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Info: Implemented 26 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2670 " "Info: Implemented 2670 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Info: Implemented 44 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 298 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 298 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Allocated 208 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:13:28 2009 " "Info: Processing ended: Fri Jan 30 14:13:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:13:30 2009 " "Info: Processing started: Fri Jan 30 14:13:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "afalina_tvk EP3C10F256C7 " "Info: Selected device EP3C10F256C7 for design \"afalina_tvk\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "core supply voltage 1.2V " "Warning: The core supply voltage operating condition is not set. Assuming a default value of '1.2V'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 clock3 " "Warning: Compensate clock of PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 Cyclone III " "Info: Implemented PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "3 0 " "Info: The Fitter has identified 3 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "3127 Top " "Info: Previous placement does not exist for 3127 of 3127 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "744 sld_signaltap:auto_signaltap_0 " "Info: Previous placement does not exist for 744 of 744 atoms in partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "176 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 176 of 176 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C7 " "Info: Device EP3C5F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256I7 " "Info: Device EP3C5F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256I7 " "Info: Device EP3C10F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C7 " "Info: Device EP3C16F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256I7 " "Info: Device EP3C16F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C7 " "Info: Device EP3C25F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256I7 " "Info: Device EP3C25F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_6~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Info: Automatically promoted node CLK_6~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_auto_signaltap_0_CLK_6_signaltap_lcell " "Info: Destination node altera_auto_signaltap_0_CLK_6_signaltap_lcell" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_auto_signaltap_0_CLK_6_signaltap_lcell" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_CLK_6_signaltap_lcell } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_CLK_6_signaltap_lcell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 72 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[0\]  " "Info: Automatically promoted node c\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[1\]~39 " "Info: Destination node c\[1\]~39" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[0\]~43 " "Info: Destination node c\[0\]~43" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~43 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[1\]  " "Info: Automatically promoted node c\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[1\]~39 " "Info: Destination node c\[1\]~39" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|38" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_comb_bita2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_comb_bita2" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 41 2 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_comb_bita2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 54 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|cmpr1_aeb_int~18 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|cmpr1_aeb_int~18" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 52 2 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|cmpr1_aeb_int~18 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|cmpr1_aeb_int~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPU_WR~input  " "Info: Automatically promoted node MPU_WR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~197 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~197" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~197 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~197 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|103 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|103" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 208 120 184 288 "103" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|103 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|103 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\|5~45 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\|5~45" {  } { { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:74|5~45 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:74|5~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~2 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~2" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|port_aduc_afalina:inst8\|inst3 " "Info: Destination node AduC842:AduC\|port_aduc_afalina:inst8\|inst3" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 448 32 96 496 "inst3" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst3 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|port_aduc_afalina:inst8\|inst5 " "Info: Destination node AduC842:AduC\|port_aduc_afalina:inst8\|inst5" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 624 32 96 672 "inst5" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst5 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_auto_signaltap_0_MPU_WR_signaltap_lcell " "Info: Destination node altera_auto_signaltap_0_MPU_WR_signaltap_lcell" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_auto_signaltap_0_MPU_WR_signaltap_lcell" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_MPU_WR_signaltap_lcell } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_MPU_WR_signaltap_lcell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 754 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MPU_WR~input Global Clock " "Info: Pin MPU_WR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[2\]  " "Info: Automatically promoted node c\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[2\]~41 " "Info: Destination node c\[2\]~41" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2]~41 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2]~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_CLK~output " "Info: Destination node LVDS_CLK~output" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 79 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CLK~output } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~3 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~3" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~3 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Info: Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.666 ns register register " "Info: Estimated most critical path is register to register delay of 0.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[0\] 1 REG LAB_X17_Y22_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y22_N0; Fanout = 5; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.103 ns) 0.666 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 2 REG LAB_X17_Y22_N0 3 " "Info: 2: + IC(0.563 ns) + CELL(0.103 ns) = 0.666 ns; Loc. = LAB_X17_Y22_N0; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 15.47 % ) " "Info: Total cell delay = 0.103 ns ( 15.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 84.53 % ) " "Info: Total interconnect delay = 0.563 ns ( 84.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP3C10F256C7 " "Warning: Timing characteristics of device EP3C10F256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 " "Warning: Following 1 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RS485_RXD 3.0-V LVTTL E5 " "Info: Pin RS485_RXD uses I/O standard 3.0-V LVTTL at E5" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RS485_RXD } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS485_RXD" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Warning: Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[0\] a permanently disabled " "Info: Pin DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[1\] a permanently disabled " "Info: Pin DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[2\] a permanently disabled " "Info: Pin DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[3\] a permanently disabled " "Info: Pin DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[4\] a permanently disabled " "Info: Pin DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[5\] a permanently disabled " "Info: Pin DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[6\] a permanently disabled " "Info: Pin DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[7\] a permanently disabled " "Info: Pin DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[8\] a permanently disabled " "Info: Pin DQ\[8\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[9\] a permanently disabled " "Info: Pin DQ\[9\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[10\] a permanently disabled " "Info: Pin DQ\[10\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[11\] a permanently disabled " "Info: Pin DQ\[11\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[12\] a permanently disabled " "Info: Pin DQ\[12\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[13\] a permanently disabled " "Info: Pin DQ\[13\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[13] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[14\] a permanently disabled " "Info: Pin DQ\[14\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[14] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[15\] a permanently disabled " "Info: Pin DQ\[15\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[15] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RES1 a permanently disabled " "Info: Pin RES1 has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 121 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RES2 a permanently disabled " "Info: Pin RES2 has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES2 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES2" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 122 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "60 " "Warning: Following 60 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VDA VCC " "Info: Pin VDA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { VDA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VDA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 50 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VDA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDA VCC " "Info: Pin HDA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { HDA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HDA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HDA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PBLKA VCC " "Info: Pin PBLKA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { PBLKA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBLKA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 52 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBLKA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBLKA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XV4B GND " "Info: Pin XV4B has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { XV4B } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "XV4B" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 60 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { XV4B } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { XV4B } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[0\] GND " "Info: Pin LVDS_D\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[1\] GND " "Info: Pin LVDS_D\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[18\] GND " "Info: Pin LVDS_D\[18\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[18] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[18\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[18] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[19\] GND " "Info: Pin LVDS_D\[19\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[19] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[19\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[19] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[20\] GND " "Info: Pin LVDS_D\[20\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[20] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[20\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[20] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[21\] GND " "Info: Pin LVDS_D\[21\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[21] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[21\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[21] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[22\] GND " "Info: Pin LVDS_D\[22\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[22] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[22\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[22] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[23\] GND " "Info: Pin LVDS_D\[23\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[23] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[23\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[23] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[24\] GND " "Info: Pin LVDS_D\[24\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[24] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[24\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[24] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[25\] GND " "Info: Pin LVDS_D\[25\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[25] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[25\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[25] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[26\] GND " "Info: Pin LVDS_D\[26\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[26] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[26\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[26] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[27\] GND " "Info: Pin LVDS_D\[27\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[27] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[27\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[27] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[0\] GND " "Info: Pin A\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[1\] GND " "Info: Pin A\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[2\] GND " "Info: Pin A\[2\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[3\] GND " "Info: Pin A\[3\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[4\] GND " "Info: Pin A\[4\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[5\] GND " "Info: Pin A\[5\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[6\] GND " "Info: Pin A\[6\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[7\] GND " "Info: Pin A\[7\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[8\] GND " "Info: Pin A\[8\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[9\] GND " "Info: Pin A\[9\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[10\] GND " "Info: Pin A\[10\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[11\] GND " "Info: Pin A\[11\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[12\] GND " "Info: Pin A\[12\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BA\[0\] GND " "Info: Pin BA\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { BA[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BA\[1\] GND " "Info: Pin BA\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { BA[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WE GND " "Info: Pin WE has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { WE } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "WE" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 84 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CAS GND " "Info: Pin CAS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CAS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CAS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 85 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CAS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CAS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RAS GND " "Info: Pin RAS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RAS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 86 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CS GND " "Info: Pin CS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 87 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UDQM GND " "Info: Pin UDQM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { UDQM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UDQM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 88 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UDQM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LDQM GND " "Info: Pin LDQM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LDQM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDQM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 89 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDQM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CKE GND " "Info: Pin CKE has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CKE } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CKE" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 90 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CKE } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLK_SDRAM GND " "Info: Pin CLK_SDRAM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CLK_SDRAM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_SDRAM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 91 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SDRAM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SDRAM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_INT1 VCC " "Info: Pin MPU_INT1 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_INT1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_INT1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 101 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_INT1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_INT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RS485_PV VCC " "Info: Pin RS485_PV has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RS485_PV } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS485_PV" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 116 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_PV } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_PV } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "KT_OUT GND " "Info: Pin KT_OUT has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { KT_OUT } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KT_OUT" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 125 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KT_OUT } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KT_OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[0\] VCC " "Info: Pin DQ\[0\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[1\] VCC " "Info: Pin DQ\[1\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[2\] VCC " "Info: Pin DQ\[2\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[3\] VCC " "Info: Pin DQ\[3\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[4\] VCC " "Info: Pin DQ\[4\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[5\] VCC " "Info: Pin DQ\[5\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[6\] VCC " "Info: Pin DQ\[6\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[7\] VCC " "Info: Pin DQ\[7\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[8\] VCC " "Info: Pin DQ\[8\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[9\] VCC " "Info: Pin DQ\[9\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[10\] VCC " "Info: Pin DQ\[10\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[11\] VCC " "Info: Pin DQ\[11\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[12\] VCC " "Info: Pin DQ\[12\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[13\] VCC " "Info: Pin DQ\[13\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[13] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[14\] VCC " "Info: Pin DQ\[14\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[14] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[15\] VCC " "Info: Pin DQ\[15\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[15] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RES1 VCC " "Info: Pin RES1 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 121 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RES2 VCC " "Info: Pin RES2 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES2 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES2" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 122 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "MPU_RD~input " "Info: Following pins have the same output enable: MPU_RD~input" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[0\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[0\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[1\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[1\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[2\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[2\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[3\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[3\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[4\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[4\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[5\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[5\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[6\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[6\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[7\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[7\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/afalina_tvk.fit.smsg " "Info: Generated suppressed messages file F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/afalina_tvk.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Allocated 255 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:14:46 2009 " "Info: Processing ended: Fri Jan 30 14:14:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:14:49 2009 " "Info: Processing started: Fri Jan 30 14:14:49 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:14:57 2009 " "Info: Processing ended: Fri Jan 30 14:14:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:14:58 2009 " "Info: Processing started: Fri Jan 30 14:14:58 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2115_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 89 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2113_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 87 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux2111_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 85 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux219_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 100 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux217_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux215_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 96 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48 " "Warning: Node \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux213_dataout~48\" is a latch" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 94 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_WR " "Info: Assuming node \"MPU_WR\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "MPU_RD " "Info: Assuming node \"MPU_RD\" is an undefined clock" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 97 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_RD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_reserved_tck " "Info: Assuming node \"altera_reserved_tck\" is an undefined clock" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]\" as buffer" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_tnd.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cmpr_tnd.tdf" 29 2 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_compare:120\|cmpr_tnd:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 54 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]\" as buffer" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 " "Info: Detected gated clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29\" as buffer" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]\" as buffer" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87\" as buffer" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|38\" as buffer" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Detected ripple clock \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]\" as buffer" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[2\] " "Info: Detected ripple clock \"c\[2\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[1\] " "Info: Detected ripple clock \"c\[1\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "c\[0\] " "Info: Detected ripple clock \"c\[0\]\" as buffer" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "c\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 register AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 1.029 ns " "Info: Slack time is 1.029 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48\" and destination register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "149.88 MHz 6.672 ns " "Info: Fmax is 149.88 MHz (period= 6.672 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.885 ns + Largest register register " "Info: + Largest register to register requirement is 3.885 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.365 ns + " "Info: + Setup relationship between source and destination is 4.365 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.511 ns " "Info: + Latch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.146 ns " "Info: - Launch edge is 1.146 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns 1.146 ns inverted 50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with inverted offset of 1.146 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.498 ns + Largest " "Info: + Largest clock skew is -0.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 10.705 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 10.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 9.562 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] 6 REG FF_X10_Y15_N15 11 " "Info: 6: + IC(0.867 ns) + CELL(0.836 ns) = 9.562 ns; Loc. = FF_X10_Y15_N15; Fanout = 11; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.606 ns) 10.705 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 7 REG FF_X11_Y15_N11 1 " "Info: 7: + IC(0.537 ns) + CELL(0.606 ns) = 10.705 ns; Loc. = FF_X11_Y15_N11; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 36.90 % ) " "Info: Total cell delay = 3.950 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.755 ns ( 63.10 % ) " "Info: Total interconnect delay = 6.755 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 11.203 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.836 ns) 9.549 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok 6 REG FF_X11_Y19_N11 2 " "Info: 6: + IC(0.854 ns) + CELL(0.836 ns) = 9.549 ns; Loc. = FF_X11_Y19_N11; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.354 ns) 10.286 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29 7 COMB LCCOMB_X11_Y19_N0 29 " "Info: 7: + IC(0.383 ns) + CELL(0.354 ns) = 10.286 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 29; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|RXD_OK~29'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 } "NODE_NAME" } } { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.154 ns) 11.203 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 8 REG LCCOMB_X12_Y15_N18 2 " "Info: 8: + IC(0.763 ns) + CELL(0.154 ns) = 11.203 ns; Loc. = LCCOMB_X12_Y15_N18; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 34.38 % ) " "Info: Total cell delay = 3.852 ns ( 34.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.351 ns ( 65.62 % ) " "Info: Total interconnect delay = 7.351 ns ( 65.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.856 ns - Longest register register " "Info: - Longest register to register delay is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48 1 REG LCCOMB_X12_Y15_N18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y15_N18; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|mux211_dataout~48'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.154 ns) 0.397 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[0\] 2 COMB LCCOMB_X12_Y15_N6 2 " "Info: 2: + IC(0.243 ns) + CELL(0.154 ns) = 0.397 ns; Loc. = LCCOMB_X12_Y15_N6; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|pre_hazard\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 107 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.493 ns) 1.317 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X11_Y15_N14 2 " "Info: 3: + IC(0.427 ns) + CELL(0.493 ns) = 1.317 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita0~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.388 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita1~COUT 4 COMB LCCOMB_X11_Y15_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.388 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita1~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.459 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT 5 COMB LCCOMB_X11_Y15_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.459 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita2~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.530 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT 6 COMB LCCOMB_X11_Y15_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.530 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita3~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.601 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT 7 COMB LCCOMB_X11_Y15_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.601 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita4~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.672 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT 8 COMB LCCOMB_X11_Y15_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.672 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita5~COUT'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.531 ns) 2.203 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6 9 COMB LCCOMB_X11_Y15_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.531 ns) = 2.203 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_comb_bita6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.282 ns) 2.753 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]~12 10 COMB LCCOMB_X11_Y15_N10 1 " "Info: 10: + IC(0.268 ns) + CELL(0.282 ns) = 2.753 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]~12'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 2.856 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\] 11 REG FF_X11_Y15_N11 1 " "Info: 11: + IC(0.000 ns) + CELL(0.103 ns) = 2.856 ns; Loc. = FF_X11_Y15_N11; Fanout = 1; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:55\|cntr_h7l:auto_generated\|counter_reg_bit\[6\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_h7l.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_h7l.tdf" 82 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 67.16 % ) " "Info: Total cell delay = 1.918 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.938 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 0.243ns 0.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.268ns 0.000ns } { 0.000ns 0.154ns 0.493ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.282ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.705 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.867ns 0.537ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok {} AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 0.854ns 0.383ns 0.763ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.354ns 0.154ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[0] {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita0~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita1~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]~12 {} AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] {} } { 0.000ns 0.243ns 0.427ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.268ns 0.000ns } { 0.000ns 0.154ns 0.493ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.531ns 0.282ns 0.103ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_6 register AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] -894 ps " "Info: Slack time is -894 ps for clock \"CLK_6\" between source register \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.091 ns + Largest register register " "Info: + Largest register to register requirement is -0.091 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3.218 ns + " "Info: + Setup relationship between source and destination is 3.218 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.729 ns " "Info: + Latch edge is 8.729 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.511 ns " "Info: - Launch edge is 5.511 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.097 ns + Largest " "Info: + Largest clock skew is -3.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.599 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_6\" to destination register is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.606 ns) 2.599 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 4 REG FF_X17_Y18_N17 3 " "Info: 4: + IC(0.874 ns) + CELL(0.606 ns) = 2.599 ns; Loc. = FF_X17_Y18_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.64 % ) " "Info: Total cell delay = 1.524 ns ( 58.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.36 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.696 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.606 ns) 5.696 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 5 REG FF_X17_Y18_N5 4 " "Info: 5: + IC(0.894 ns) + CELL(0.606 ns) = 5.696 ns; Loc. = FF_X17_Y18_N5; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.32 % ) " "Info: Total cell delay = 1.442 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.254 ns ( 74.68 % ) " "Info: Total interconnect delay = 4.254 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.803 ns - Longest register register " "Info: - Longest register to register delay is 0.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\] 1 REG FF_X17_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y18_N5; Fanout = 4; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.402 ns) 0.803 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\] 2 REG FF_X17_Y18_N17 3 " "Info: 2: + IC(0.401 ns) + CELL(0.402 ns) = 0.803 ns; Loc. = FF_X17_Y18_N17; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.402 ns ( 50.06 % ) " "Info: Total cell delay = 0.402 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.401 ns ( 49.94 % ) " "Info: Total interconnect delay = 0.401 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.401ns } { 0.000ns 0.402ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.000ns 0.201ns 0.874ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.894ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.803 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7] {} } { 0.000ns 0.401ns } { 0.000ns 0.402ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK_6' 22 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK_6' along 22 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_WR " "Info: No valid register-to-register data paths exist for clock \"MPU_WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MPU_RD " "Info: No valid register-to-register data paths exist for clock \"MPU_RD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_reserved_tck register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 86.58 MHz 11.55 ns Internal " "Info: Clock \"altera_reserved_tck\" has Internal fmax of 86.58 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.55 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.563 ns + Longest register register " "Info: + Longest register to register delay is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG FF_X8_Y9_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.396 ns) 0.938 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X9_Y9_N18 6 " "Info: 2: + IC(0.542 ns) + CELL(0.396 ns) = 0.938 ns; Loc. = LCCOMB_X9_Y9_N18; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.154 ns) 1.854 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X10_Y10_N24 4 " "Info: 3: + IC(0.762 ns) + CELL(0.154 ns) = 1.854 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.398 ns) 2.555 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X10_Y10_N0 18 " "Info: 4: + IC(0.303 ns) + CELL(0.398 ns) = 2.555 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.154 ns) 2.965 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X10_Y10_N22 1 " "Info: 5: + IC(0.256 ns) + CELL(0.154 ns) = 2.965 ns; Loc. = LCCOMB_X10_Y10_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.154 ns) 3.830 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X10_Y12_N30 1 " "Info: 6: + IC(0.711 ns) + CELL(0.154 ns) = 3.830 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.358 ns) 4.911 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X9_Y9_N22 1 " "Info: 7: + IC(0.723 ns) + CELL(0.358 ns) = 4.911 ns; Loc. = LCCOMB_X9_Y9_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.154 ns) 5.460 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X8_Y9_N26 1 " "Info: 8: + IC(0.395 ns) + CELL(0.154 ns) = 5.460 ns; Loc. = LCCOMB_X8_Y9_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 5.563 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG FF_X8_Y9_N27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.103 ns) = 5.563 ns; Loc. = FF_X8_Y9_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.871 ns ( 33.63 % ) " "Info: Total cell delay = 1.871 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 66.37 % ) " "Info: Total interconnect delay = 3.692 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.542ns 0.762ns 0.303ns 0.256ns 0.711ns 0.723ns 0.395ns 0.000ns } { 0.000ns 0.396ns 0.154ns 0.398ns 0.154ns 0.154ns 0.358ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.557 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_reserved_tck\" to destination register is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G4 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G4; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.606 ns) 3.557 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG FF_X8_Y9_N27 2 " "Info: 5: + IC(0.885 ns) + CELL(0.606 ns) = 3.557 ns; Loc. = FF_X8_Y9_N27; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.72 % ) " "Info: Total cell delay = 1.484 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 58.28 % ) " "Info: Total interconnect delay = 2.073 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.557 ns - Longest register " "Info: - Longest clock path from clock \"altera_reserved_tck\" to source register is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_H3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.878 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.000 ns) 2.066 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G4 331 " "Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G4; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.606 ns) 3.557 ns sld_hub:sld_hub_inst\|jtag_debug_mode 5 REG FF_X8_Y9_N11 2 " "Info: 5: + IC(0.885 ns) + CELL(0.606 ns) = 3.557 ns; Loc. = FF_X8_Y9_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 41.72 % ) " "Info: Total cell delay = 1.484 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 58.28 % ) " "Info: Total interconnect delay = 2.073 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns + " "Info: + Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.542ns 0.762ns 0.303ns 0.256ns 0.711ns 0.723ns 0.395ns 0.000ns } { 0.000ns 0.396ns 0.154ns 0.398ns 0.154ns 0.154ns 0.358ns 0.154ns 0.103ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 0.000ns 0.000ns 1.188ns 0.885ns } { 0.000ns 0.878ns 0.000ns 0.000ns 0.606ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] register AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] memory AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 -4.587 ns " "Info: Minimum slack time is -4.587 ns for clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]\" and destination memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.012 ns + Shortest register memory " "Info: + Shortest register to memory delay is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] 1 REG FF_X10_Y20_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X10_Y20_N15; Fanout = 5; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.154 ns) 1.551 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~103 2 COMB LCCOMB_X16_Y18_N4 1 " "Info: 2: + IC(1.397 ns) + CELL(0.154 ns) = 1.551 ns; Loc. = LCCOMB_X16_Y18_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|busmux:101\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~103'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 } "NODE_NAME" } } { "db/mux_5qc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_5qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.082 ns) 2.012 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 3 MEM M9K_X15_Y18_N0 8 " "Info: 3: + IC(0.379 ns) + CELL(0.082 ns) = 2.012 ns; Loc. = M9K_X15_Y18_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.236 ns ( 11.73 % ) " "Info: Total cell delay = 0.236 ns ( 11.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.776 ns ( 88.27 % ) " "Info: Total interconnect delay = 1.776 ns ( 88.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 1.397ns 0.379ns } { 0.000ns 0.154ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.599 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 6.599 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -3.218 ns " "Info: + Latch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Destination clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -3.218 ns " "Info: - Launch edge is -3.218 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 8.729 ns -3.218 ns  50 " "Info: Clock period of Source clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.609 ns + Smallest " "Info: + Smallest clock skew is 6.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 12.319 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination memory is 12.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.836 ns) 7.930 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X8_Y17_N17 2 " "Info: 5: + IC(0.569 ns) + CELL(0.836 ns) = 7.930 ns; Loc. = FF_X8_Y17_N17; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.836 ns) 9.288 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X7_Y17_N29 10 " "Info: 6: + IC(0.522 ns) + CELL(0.836 ns) = 9.288 ns; Loc. = FF_X7_Y17_N29; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 10.515 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G0 51 " "Info: 7: + IC(1.227 ns) + CELL(0.000 ns) = 10.515 ns; Loc. = CLKCTRL_G0; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.922 ns) 12.319 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7 8 MEM M9K_X15_Y18_N0 8 " "Info: 8: + IC(0.882 ns) + CELL(0.922 ns) = 12.319 ns; Loc. = M9K_X15_Y18_N0; Fanout = 8; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.266 ns ( 34.63 % ) " "Info: Total cell delay = 4.266 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 65.37 % ) " "Info: Total interconnect delay = 8.053 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 5.710 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.606 ns) 5.710 ns AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\] 5 REG FF_X10_Y20_N15 5 " "Info: 5: + IC(0.908 ns) + CELL(0.606 ns) = 5.710 ns; Loc. = FF_X10_Y20_N15; Fanout = 5; REG Node = 'AduC842:AduC\|port_aduc_afalina:inst8\|lpm_counter:144\|cntr_odj:auto_generated\|counter_reg_bit\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.25 % ) " "Info: Total cell delay = 1.442 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.268 ns ( 74.75 % ) " "Info: Total interconnect delay = 4.268 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "db/cntr_odj.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_odj.tdf" 114 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.012 ns" { AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~103 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 1.397ns 0.379ns } { 0.000ns 0.154ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.319 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.922ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.908ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 26 " "Warning: Can't achieve minimum setup and hold requirement PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] along 26 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_6 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 526 ps " "Info: Minimum slack time is 526 ps for clock \"CLK_6\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.898 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] 1 REG FF_X14_Y10_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y10_N5; Fanout = 7; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.082 ns) 0.898 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 2 MEM M9K_X15_Y8_N0 0 " "Info: 2: + IC(0.816 ns) + CELL(0.082 ns) = 0.898 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.082 ns ( 9.13 % ) " "Info: Total cell delay = 0.082 ns ( 9.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.816 ns ( 90.87 % ) " "Info: Total interconnect delay = 0.816 ns ( 90.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.816ns } { 0.000ns 0.082ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.372 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.372 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_6 17.458 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK_6\" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.382 ns + Smallest " "Info: + Smallest clock skew is 0.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 destination 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_6\" to destination memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.990 ns) 2.985 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2 4 MEM M9K_X15_Y8_N0 0 " "Info: 4: + IC(0.876 ns) + CELL(0.990 ns) = 2.985 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nap3:auto_generated\|ram_block1a8~porta_address_reg2'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 63.92 % ) " "Info: Total cell delay = 1.908 ns ( 63.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 36.08 % ) " "Info: Total interconnect delay = 1.077 ns ( 36.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_6 source 2.603 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_6\" to source register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_6 1 CLK PIN_M15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6 } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.918 ns) 0.918 ns CLK_6~input 2 COMB IOIBUF_X34_Y12_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CLK_6 CLK_6~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.000 ns) 1.119 ns CLK_6~inputclkctrl 3 COMB CLKCTRL_G9 299 " "Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.201 ns" { CLK_6~input CLK_6~inputclkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.606 ns) 2.603 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] 4 REG FF_X14_Y10_N5 7 " "Info: 4: + IC(0.878 ns) + CELL(0.606 ns) = 2.603 ns; Loc. = FF_X14_Y10_N5; Fanout = 7; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 58.55 % ) " "Info: Total cell delay = 1.524 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 41.45 % ) " "Info: Total interconnect delay = 1.079 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.230 ns - " "Info: - Micro clock to output delay of source is 0.230 ns" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.220 ns + " "Info: + Micro hold delay of destination is 0.220 ns" {  } { { "db/altsyncram_nap3.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_nap3.tdf" 287 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "0.898 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.816ns } { 0.000ns 0.082ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2 {} } { 0.000ns 0.000ns 0.201ns 0.876ns } { 0.000ns 0.918ns 0.000ns 0.990ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { CLK_6 CLK_6~input CLK_6~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { CLK_6 {} CLK_6~input {} CLK_6~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2] {} } { 0.000ns 0.000ns 0.201ns 0.878ns } { 0.000ns 0.918ns 0.000ns 0.606ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] MPU_A\[7\] CLK_6 7.097 ns register " "Info: tsu for register \"AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]\" (data pin = \"MPU_A\[7\]\", clock pin = \"CLK_6\") is 7.097 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.578 ns + Longest pin register " "Info: + Longest pin to register delay is 9.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[7\] 1 PIN PIN_F9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F9; Fanout = 1; PIN Node = 'MPU_A\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[7] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.897 ns) 0.897 ns MPU_A\[7\]~input 2 COMB IOIBUF_X23_Y24_N15 16 " "Info: 2: + IC(0.000 ns) + CELL(0.897 ns) = 0.897 ns; Loc. = IOIBUF_X23_Y24_N15; Fanout = 16; COMB Node = 'MPU_A\[7\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { MPU_A[7] MPU_A[7]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.047 ns) + CELL(0.424 ns) 5.368 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~200 3 COMB LCCOMB_X14_Y20_N6 10 " "Info: 3: + IC(4.047 ns) + CELL(0.424 ns) = 5.368 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 10; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~200'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.420 ns) 6.100 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201 4 COMB LCCOMB_X14_Y20_N28 4 " "Info: 4: + IC(0.312 ns) + CELL(0.420 ns) = 6.100 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 4; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.353 ns) 7.549 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~3 5 COMB LCCOMB_X14_Y19_N22 8 " "Info: 5: + IC(1.096 ns) + CELL(0.353 ns) = 7.549 ns; Loc. = LCCOMB_X14_Y19_N22; Fanout = 8; COMB Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~3'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.701 ns) 9.578 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] 6 REG FF_X22_Y18_N15 7 " "Info: 6: + IC(1.328 ns) + CELL(0.701 ns) = 9.578 ns; Loc. = FF_X22_Y18_N15; Fanout = 7; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.795 ns ( 29.18 % ) " "Info: Total cell delay = 2.795 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.783 ns ( 70.82 % ) " "Info: Total interconnect delay = 6.783 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.578 ns" { MPU_A[7] MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.578 ns" { MPU_A[7] {} MPU_A[7]~input {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 0.000ns 4.047ns 0.312ns 1.096ns 1.328ns } { 0.000ns 0.897ns 0.424ns 0.420ns 0.353ns 0.701ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns - " "Info: - Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 5.681 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 5.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.000 ns) 4.196 ns c\[1\]~clkctrl 4 COMB CLKCTRL_G6 155 " "Info: 4: + IC(0.393 ns) + CELL(0.000 ns) = 4.196 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c\[1\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { c[1] c[1]~clkctrl } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.606 ns) 5.681 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\] 5 REG FF_X22_Y18_N15 7 " "Info: 5: + IC(0.879 ns) + CELL(0.606 ns) = 5.681 ns; Loc. = FF_X22_Y18_N15; Fanout = 7; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_SHUTTER\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 25.38 % ) " "Info: Total cell delay = 1.442 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 74.62 % ) " "Info: Total interconnect delay = 4.239 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.879ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "9.578 ns" { MPU_A[7] MPU_A[7]~input AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "9.578 ns" { MPU_A[7] {} MPU_A[7]~input {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~200 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~3 {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 0.000ns 4.047ns 0.312ns 1.096ns 1.328ns } { 0.000ns 0.897ns 0.424ns 0.420ns 0.353ns 0.701ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] c[1]~clkctrl AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} c[1]~clkctrl {} AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7] {} } { 0.000ns 2.100ns 0.867ns 0.393ns 0.879ns } { 0.000ns 0.000ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_6 MPU_D\[4\] AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 17.305 ns memory " "Info: tco from clock \"CLK_6\" to destination pin \"MPU_D\[4\]\" through memory \"AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]\" is 17.305 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] source 12.313 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to source memory is 12.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.836 ns) 7.930 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] 5 REG FF_X8_Y17_N17 2 " "Info: 5: + IC(0.569 ns) + CELL(0.836 ns) = 7.930 ns; Loc. = FF_X8_Y17_N17; Fanout = 2; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.836 ns) 9.288 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 6 REG FF_X7_Y17_N29 10 " "Info: 6: + IC(0.522 ns) + CELL(0.836 ns) = 9.288 ns; Loc. = FF_X7_Y17_N29; Fanout = 10; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.000 ns) 10.515 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl 7 COMB CLKCTRL_G0 51 " "Info: 7: + IC(1.227 ns) + CELL(0.000 ns) = 10.515 ns; Loc. = CLKCTRL_G0; Fanout = 51; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl } "NODE_NAME" } } { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.916 ns) 12.313 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 8 MEM M9K_X15_Y18_N0 3 " "Info: 8: + IC(0.882 ns) + CELL(0.916 ns) = 12.313 ns; Loc. = M9K_X15_Y18_N0; Fanout = 3; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.260 ns ( 34.60 % ) " "Info: Total cell delay = 4.260 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 65.40 % ) " "Info: Total interconnect delay = 8.053 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.916ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.293 ns + " "Info: + Micro clock to output delay of source is 0.293 ns" {  } { { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.917 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\] 1 MEM M9K_X15_Y18_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M9K_X15_Y18_N0; Fanout = 3; MEM Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|RAM2PORT:inst2\|altsyncram:altsyncram_component\|altsyncram_9vl1:auto_generated\|q_b\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9vl1.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/altsyncram_9vl1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.396 ns) 1.499 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~814 2 COMB LCCOMB_X14_Y19_N18 1 " "Info: 2: + IC(1.052 ns) + CELL(0.396 ns) = 1.499 ns; Loc. = LCCOMB_X14_Y19_N18; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~814'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.284 ns) 2.754 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~816 3 COMB LCCOMB_X13_Y20_N10 1 " "Info: 3: + IC(0.971 ns) + CELL(0.284 ns) = 2.754 ns; Loc. = LCCOMB_X13_Y20_N10; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~816'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.396 ns) 3.808 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~817 4 COMB LCCOMB_X12_Y20_N12 1 " "Info: 4: + IC(0.658 ns) + CELL(0.396 ns) = 3.808 ns; Loc. = LCCOMB_X12_Y20_N12; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|w_result1297w~817'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.438 ns) 5.275 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[4\]~3219 5 COMB LCCOMB_X16_Y21_N0 1 " "Info: 5: + IC(1.029 ns) + CELL(0.438 ns) = 5.275 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[4\]~3219'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(2.116 ns) 7.917 ns MPU_D\[4\]~output 6 COMB IOOBUF_X16_Y24_N9 1 " "Info: 6: + IC(0.526 ns) + CELL(2.116 ns) = 7.917 ns; Loc. = IOOBUF_X16_Y24_N9; Fanout = 1; COMB Node = 'MPU_D\[4\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.917 ns MPU_D\[4\] 7 PIN PIN_B9 0 " "Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 7.917 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'MPU_D\[4\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.681 ns ( 46.49 % ) " "Info: Total cell delay = 3.681 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.236 ns ( 53.51 % ) " "Info: Total interconnect delay = 4.236 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 {} MPU_D[4]~output {} MPU_D[4] {} } { 0.000ns 1.052ns 0.971ns 0.658ns 1.029ns 0.526ns 0.000ns } { 0.051ns 0.396ns 0.284ns 0.396ns 0.438ns 2.116ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "12.313 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.569ns 0.522ns 1.227ns 0.882ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.836ns 0.000ns 0.916ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 MPU_D[4]~output MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "7.917 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4] {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~814 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~816 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1297w~817 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[4]~3219 {} MPU_D[4]~output {} MPU_D[4] {} } { 0.000ns 1.052ns 0.971ns 0.658ns 1.029ns 0.526ns 0.000ns } { 0.051ns 0.396ns 0.284ns 0.396ns 0.438ns 2.116ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MPU_A\[1\] MPU_D\[7\] 13.522 ns Longest " "Info: Longest tpd from source pin \"MPU_A\[1\]\" to destination pin \"MPU_D\[7\]\" is 13.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MPU_A\[1\] 1 PIN PIN_B6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B6; Fanout = 1; PIN Node = 'MPU_A\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_A[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.887 ns) 0.887 ns MPU_A\[1\]~input 2 COMB IOIBUF_X9_Y24_N22 59 " "Info: 2: + IC(0.000 ns) + CELL(0.887 ns) = 0.887 ns; Loc. = IOIBUF_X9_Y24_N22; Fanout = 59; COMB Node = 'MPU_A\[1\]~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { MPU_A[1] MPU_A[1]~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.527 ns) + CELL(0.420 ns) 5.834 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3178 3 COMB LCCOMB_X19_Y21_N28 1 " "Info: 3: + IC(4.527 ns) + CELL(0.420 ns) = 5.834 ns; Loc. = LCCOMB_X19_Y21_N28; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3178'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { MPU_A[1]~input AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.421 ns) 6.672 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3179 4 COMB LCCOMB_X18_Y21_N28 1 " "Info: 4: + IC(0.417 ns) + CELL(0.421 ns) = 6.672 ns; Loc. = LCCOMB_X18_Y21_N28; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3179'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.421 ns) 8.210 ns AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3180 5 COMB LCCOMB_X17_Y18_N4 1 " "Info: 5: + IC(1.117 ns) + CELL(0.421 ns) = 8.210 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX8:inst61\|lpm_mux:2\|mux_dqc:auto_generated\|result_node\[7\]~3180'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 } "NODE_NAME" } } { "db/mux_dqc.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_dqc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.154 ns) 9.390 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3226 6 COMB LCCOMB_X16_Y21_N26 1 " "Info: 6: + IC(1.026 ns) + CELL(0.154 ns) = 9.390 ns; Loc. = LCCOMB_X16_Y21_N26; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3226'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 10.087 ns AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228 7 COMB LCCOMB_X16_Y21_N4 1 " "Info: 7: + IC(0.277 ns) + CELL(0.420 ns) = 10.087 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC\|MUX32:inst26\|lpm_mux:2\|mux_src:auto_generated\|result_node\[7\]~3228'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 } "NODE_NAME" } } { "db/mux_src.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/mux_src.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(2.023 ns) 13.522 ns MPU_D\[7\]~output 8 COMB IOOBUF_X28_Y24_N23 1 " "Info: 8: + IC(1.412 ns) + CELL(2.023 ns) = 13.522 ns; Loc. = IOOBUF_X28_Y24_N23; Fanout = 1; COMB Node = 'MPU_D\[7\]~output'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 13.522 ns MPU_D\[7\] 9 PIN PIN_E10 0 " "Info: 9: + IC(0.000 ns) + CELL(0.000 ns) = 13.522 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'MPU_D\[7\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.746 ns ( 35.10 % ) " "Info: Total cell delay = 4.746 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.776 ns ( 64.90 % ) " "Info: Total interconnect delay = 8.776 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "13.522 ns" { MPU_A[1] MPU_A[1]~input AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 MPU_D[7]~output MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "13.522 ns" { MPU_A[1] {} MPU_A[1]~input {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3178 {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3179 {} AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated|result_node[7]~3180 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3226 {} AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228 {} MPU_D[7]~output {} MPU_D[7] {} } { 0.000ns 0.000ns 4.527ns 0.417ns 1.117ns 1.026ns 0.277ns 1.412ns 0.000ns } { 0.000ns 0.887ns 0.420ns 0.421ns 0.421ns 0.154ns 0.420ns 2.023ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 RS485_RXD CLK_6 2.220 ns register " "Info: th for register \"AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22\" (data pin = \"RS485_RXD\", clock pin = \"CLK_6\") is 2.220 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_6 PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] -3.218 ns + " "Info: + Offset between input clock \"CLK_6\" and output clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.218 ns" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] destination 10.829 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 10.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 2.100 ns PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G8 35 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.836 ns) 3.803 ns c\[1\] 3 REG FF_X33_Y12_N5 4 " "Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c\[1\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.836 ns) 6.525 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|38 4 REG FF_X9_Y17_N13 3 " "Info: 4: + IC(1.886 ns) + CELL(0.836 ns) = 6.525 ns; Loc. = FF_X9_Y17_N13; Fanout = 3; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|38'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.836 ns) 7.859 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] 5 REG FF_X10_Y17_N13 8 " "Info: 5: + IC(0.498 ns) + CELL(0.836 ns) = 7.859 ns; Loc. = FF_X10_Y17_N13; Fanout = 8; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.000 ns) 9.337 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl 6 COMB CLKCTRL_G3 121 " "Info: 6: + IC(1.478 ns) + CELL(0.000 ns) = 9.337 ns; Loc. = CLKCTRL_G3; Fanout = 121; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]~clkctrl'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl } "NODE_NAME" } } { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.606 ns) 10.829 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 7 REG FF_X8_Y18_N13 13 " "Info: 7: + IC(0.886 ns) + CELL(0.606 ns) = 10.829 ns; Loc. = FF_X8_Y18_N13; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 28.76 % ) " "Info: Total cell delay = 3.114 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.715 ns ( 71.24 % ) " "Info: Total interconnect delay = 7.715 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 1.478ns 0.886ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.184 ns + " "Info: + Micro hold delay of destination is 0.184 ns" {  } { { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RS485_RXD 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'RS485_RXD'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.878 ns) 0.878 ns RS485_RXD~input 2 COMB IOIBUF_X0_Y23_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y23_N8; Fanout = 1; COMB Node = 'RS485_RXD~input'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { RS485_RXD RS485_RXD~input } "NODE_NAME" } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.763 ns) + CELL(0.282 ns) 4.923 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115 3 COMB LCCOMB_X8_Y18_N14 1 " "Info: 3: + IC(3.763 ns) + CELL(0.282 ns) = 4.923 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 1; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~115'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "4.045 ns" { RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.284 ns) 5.472 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116 4 COMB LCCOMB_X8_Y18_N12 14 " "Info: 4: + IC(0.265 ns) + CELL(0.284 ns) = 5.472 ns; Loc. = LCCOMB_X8_Y18_N12; Fanout = 14; COMB Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:73\|5~116'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.103 ns) 5.575 ns AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22 5 REG FF_X8_Y18_N13 13 " "Info: 5: + IC(0.000 ns) + CELL(0.103 ns) = 5.575 ns; Loc. = FF_X8_Y18_N13; Fanout = 13; REG Node = 'AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|22'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.103 ns" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "rec_byte_me_108.gdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/rec_byte_me_108.gdf" { { 272 248 312 352 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns ( 27.75 % ) " "Info: Total cell delay = 1.547 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.028 ns ( 72.25 % ) " "Info: Total interconnect delay = 4.028 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.763ns 0.265ns 0.000ns } { 0.000ns 0.878ns 0.282ns 0.284ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl c[1] AduC842:AduC|me_108_rs485_top_all:inst4|38 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "10.829 ns" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] {} PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} c[1] {} AduC842:AduC|me_108_rs485_top_all:inst4|38 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 2.100ns 0.867ns 1.886ns 0.498ns 1.478ns 0.886ns } { 0.000ns 0.000ns 0.836ns 0.836ns 0.836ns 0.000ns 0.606ns } "" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { RS485_RXD RS485_RXD~input AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/q72/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { RS485_RXD {} RS485_RXD~input {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115 {} AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116 {} AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22 {} } { 0.000ns 0.000ns 3.763ns 0.265ns 0.000ns } { 0.000ns 0.878ns 0.282ns 0.284ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:15:05 2009 " "Info: Processing ended: Fri Jan 30 14:15:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:15:08 2009 " "Info: Processing started: Fri Jan 30 14:15:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_GENERATION" "afalina_tvk_vhd.sdo F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/simulation/activehdl/ simulation " "Info: Generated file afalina_tvk_vhd.sdo in folder \"F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Allocated 196 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:15:13 2009 " "Info: Processing ended: Fri Jan 30 14:15:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 321 s " "Info: Quartus II Full Compilation was successful. 0 errors, 321 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
