INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/defs.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/32fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter2_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter2_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter6_ack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter6_ack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/arbiter7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiter7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/b_c_arbiter6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_c_arbiter6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/b_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/bmsg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bmsg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l1_cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/cache_req_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache_req_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/soc/rndgen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rndgen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/soci/soci/soc_rnd/soc_rnd.srcs/sources_1/imports/2017paper/cpu_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/uart/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/fifo_snp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_snp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/toper_chan_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toper_chan_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_upreq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_upreq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/msg_fifo_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity msg_fifo_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/per_write_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity per_write_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/wb_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wb_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/oven/soc/ic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/real_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity real_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/mod_m_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod_m_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/monitor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity monitor_axi_read
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/monitor_cacheline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity monitor_cacheline
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/monitor_customized.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity monitor_customized
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/monitor_cutomized_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity monitor_customized_B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/new/monitor_write.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity monitor_axi_write
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/AppData/Roaming/Xilinx/Vivado/peripharals/peripharals.srcs/sources_1/imports/2017paper/peripheral.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/pwr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Downloads/uart/uart/project_1/project_1.srcs/sources_1/new/uart_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_peripheral
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/imports/cao2/Desktop/2017paper/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
