
*** Running vivado
    with args -log Top_level_BROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level_BROM.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top_level_BROM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 294.266 ; gain = 84.719
INFO: [Synth 8-638] synthesizing module 'Top_level_BROM' [c:/Users/edoardo/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/Top_level_BROM/synth/Top_level_BROM.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Top_level_BROM' (11#1) [c:/Users/edoardo/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/Top_level_BROM/synth/Top_level_BROM.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 578.262 ; gain = 368.715
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 578.262 ; gain = 368.715
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 709.516 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:15 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 709.516 ; gain = 499.969
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT2        |     2|
|2     |LUT3        |     2|
|3     |LUT4        |     1|
|4     |LUT5        |    14|
|5     |LUT6        |   150|
|6     |MUXF7       |    45|
|7     |RAMB18E1    |     1|
|8     |RAMB18E1_1  |     1|
|9     |RAMB18E1_2  |     1|
|10    |RAMB36E1    |     1|
|11    |RAMB36E1_1  |     1|
|12    |RAMB36E1_10 |     1|
|13    |RAMB36E1_11 |     1|
|14    |RAMB36E1_12 |     1|
|15    |RAMB36E1_13 |     1|
|16    |RAMB36E1_14 |     1|
|17    |RAMB36E1_15 |     1|
|18    |RAMB36E1_16 |     1|
|19    |RAMB36E1_17 |    11|
|20    |RAMB36E1_18 |     1|
|21    |RAMB36E1_19 |     1|
|22    |RAMB36E1_2  |     1|
|23    |RAMB36E1_20 |     1|
|24    |RAMB36E1_21 |     1|
|25    |RAMB36E1_22 |     1|
|26    |RAMB36E1_23 |     1|
|27    |RAMB36E1_24 |     1|
|28    |RAMB36E1_25 |     1|
|29    |RAMB36E1_26 |     1|
|30    |RAMB36E1_27 |     1|
|31    |RAMB36E1_28 |     1|
|32    |RAMB36E1_29 |     1|
|33    |RAMB36E1_3  |     1|
|34    |RAMB36E1_30 |     1|
|35    |RAMB36E1_31 |     1|
|36    |RAMB36E1_32 |     1|
|37    |RAMB36E1_33 |     1|
|38    |RAMB36E1_34 |     1|
|39    |RAMB36E1_35 |     1|
|40    |RAMB36E1_36 |     1|
|41    |RAMB36E1_37 |     1|
|42    |RAMB36E1_38 |     1|
|43    |RAMB36E1_39 |     1|
|44    |RAMB36E1_4  |     1|
|45    |RAMB36E1_40 |     1|
|46    |RAMB36E1_41 |     1|
|47    |RAMB36E1_42 |     1|
|48    |RAMB36E1_43 |     1|
|49    |RAMB36E1_44 |     1|
|50    |RAMB36E1_5  |     1|
|51    |RAMB36E1_6  |     1|
|52    |RAMB36E1_7  |     1|
|53    |RAMB36E1_8  |     1|
|54    |RAMB36E1_9  |     1|
|55    |FDRE        |    14|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 726.719 ; gain = 517.172
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 743.754 ; gain = 528.066
