Path: msuinfo!agate!howland.reston.ans.net!europa.eng.gtefsd.com!MathWorks.Com!news.kei.com!bloom-beacon.mit.edu!ai-lab!kiwi!lethin
From: lethin@kiwi.ai.mit.edu (Rich Lethin)
Newsgroups: sci.math,sci.crypt,alt.security,alt.security.pgp,alt.security.ripem,comp.security.misc,alt.privacy
Subject: Re: RSA-129
Date: 2 May 1994 23:07:06 GMT
Organization: MIT Artificial Intelligence Lab
Lines: 16
Message-ID: <2q412qINN735@life.ai.mit.edu>
References: <WARLORD.94Apr27000625@incommunicado.mit.edu> <strnlghtCoxF2o.DLA@netcom.com> <JET.94Apr28170538@boxer.nas.nasa.gov> <2q3hjp$pqc@linus.mitre.org>
NNTP-Posting-Host: kiwi.ai.mit.edu
Xref: msuinfo sci.math:71081 sci.crypt:26802 alt.security:16295 alt.security.pgp:12358 alt.security.ripem:811 comp.security.misc:9660 alt.privacy:14887

In article <2q3hjp$pqc@linus.mitre.org>,
Robert D. Silverman <bs@gauss.mitre.org> wrote:
::Now on a CM-5e machine, with 512 nodes, and 4 FPGAs per node instead
::of the vector units (for 2K FPGAs total), you'd probably be able to
::put a serious dent in some of the smaller primes.
: 
:Doesn't anyone listen to what I say? The extra FPGA's are almost
:useless. The algorithm is memory-bound. A shared-memory type 
:architecture runs into *drastic* bus and cache contention. Each
:of the gate-arrays would be fighting over the bus to memory at
:almost every cycle. There would be cache contention as well.

One of the purposes of the vector units on the CM-5 is to increase the
memory bandwidth since they have dedicated high-bandwidth access.  Since
the inner loop of MPQS appears to be a strided "vector+constant" access,
you probably don't even need FPGAs!
