# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:50 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/ALU.v 
# -- Compiling module ALU
# -- Compiling module talu
# 
# Top level modules:
# 	ALU
# 	talu
# End time: 14:07:50 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/BRIDGE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:50 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/BRIDGE.v 
# -- Compiling module BRIDGE
# -- Compiling module tBRIDGE
# 
# Top level modules:
# 	BRIDGE
# 	tBRIDGE
# End time: 14:07:50 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:50 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v 
# -- Compiling module CONTROL_UNIT
# 
# Top level modules:
# 	CONTROL_UNIT
# End time: 14:07:50 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/CPU.v 
# -- Compiling module CPU
# -- Compiling module CPU_CLOCK_GENERATOR
# 
# Top level modules:
# 	CPU
# End time: 14:07:51 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v 
# -- Compiling module MUX_FOR_BUS_B
# -- Compiling module tdmux
# 
# Top level modules:
# 	tdmux
# End time: 14:07:51 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/PROCESSOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/PROCESSOR.v 
# -- Compiling module PROCESSOR
# -- Compiling module tPRO
# 
# Top level modules:
# 	tPRO
# End time: 14:07:51 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/REGISTER.v 
# -- Compiling module REGISTER
# -- Compiling module treg
# 
# Top level modules:
# 	treg
# End time: 14:07:51 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/UART_MODULE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/UART_MODULE.v 
# -- Compiling module UART_MODULE
# -- Compiling module tUART
# -- Compiling module TRANSMITTER
# -- Compiling module RECEIVER
# -- Compiling module BAUD_GENERATOR
# -- Compiling module tBaudGen
# -- Compiling module tReceiver
# 
# Top level modules:
# 	tUART
# 	tBaudGen
# 	tReceiver
# End time: 14:07:51 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:51 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/WHERE_SHOULD_DATA_GO.v 
# -- Compiling module WHERE_SHOULD_DATA_GO
# 
# Top level modules:
# 	WHERE_SHOULD_DATA_GO
# End time: 14:07:52 on May 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:52 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v 
# -- Compiling module INSTRUCTION_ROM
# 
# Top level modules:
# 	INSTRUCTION_ROM
# End time: 14:07:52 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:52 on May 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 14:07:52 on May 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.tPRO -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.tPRO -Lf altera_mf_ver 
# Start time: 14:08:20 on May 23,2017
# Loading work.tPRO
# Loading work.PROCESSOR
# Loading work.CPU
# Loading work.CPU_CLOCK_GENERATOR
# Loading work.MUX_FOR_BUS_B
# Loading work.CONTROL_UNIT
# Loading work.REGISTER
# Loading work.ALU
# Loading work.INSTRUCTION_ROM
# Loading altera_mf_ver.altsyncram
# Loading work.RAM
# Loading work.UART_MODULE
# Loading work.TRANSMITTER
# Loading work.RECEIVER
# Loading work.BAUD_GENERATOR
# Loading work.BRIDGE
# Loading work.WHERE_SHOULD_DATA_GO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/tPRO/TIME
add wave -position end  sim:/tPRO/MAIN_CLOCK
add wave -position end  sim:/tPRO/RESET
add wave -position end  sim:/tPRO/RX
add wave -position end  sim:/tPRO/TX
add wave -position end  sim:/tPRO/WEN
add wave -position end  sim:/tPRO/ENABLE_PROCESS_START
add wave -position end  sim:/tPRO/ENABLE_DATA_TRANSMISSION
add wave -position end  sim:/tPRO/TICKK
add wave -position end  sim:/tPRO/Z_Flag
add wave -position end  sim:/tPRO/CURRENTADDRESS
add wave -position end  sim:/tPRO/REG_AC
add wave -position end  sim:/tPRO/BUS_TO_RAM
add wave -position end  sim:/tPRO/INSTRUCTIONADDRESS
add wave -position end  sim:/tPRO/CURRENTINSTRUCTION
add wave -position end  sim:/tPRO/OUTPUT_FROM_RAM
run -all
# ** Note: $finish    : C:/Users/Knight/Desktop/Processor/PROCESSOR.v(199)
#    Time: 65000200 ps  Iteration: 0  Instance: /tPRO
# 1
# Break in Module tPRO at C:/Users/Knight/Desktop/Processor/PROCESSOR.v line 199
# End time: 14:09:18 on May 23,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
