
main_mod.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007c  00800060  000004a8  0000053c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  008000dc  008000dc  000005b8  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000005b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000c84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000040  00000000  00000000  00000d09  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000179  00000000  00000000  00000d49  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000883  00000000  00000000  00000ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003b4  00000000  00000000  00001745  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000006e0  00000000  00000000  00001af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000100  00000000  00000000  000021dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000240  00000000  00000000  000022dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000550  00000000  00000000  0000251c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000070  00000000  00000000  00002a6c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 ea       	ldi	r30, 0xA8	; 168
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 3d       	cpi	r26, 0xDC	; 220
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	ac ed       	ldi	r26, 0xDC	; 220
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 3f       	cpi	r26, 0xFD	; 253
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 52 02 	jmp	0x4a4	; 0x4a4 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
#define COLORPORT 		PORTA
#define COLORPIN 		1

int main ()
{
	UPBIT(COLORDDRPORT, COLORPIN);
  92:	d1 9a       	sbi	0x1a, 1	; 26
	DOWNBIT(COLORPORT, COLORPIN);
  94:	d9 98       	cbi	0x1b, 1	; 27
	
	Init_Spi();
  96:	0e 94 6b 00 	call	0xd6	; 0xd6 <Init_Spi>
	RFM73_Initialize();
  9a:	0e 94 20 01 	call	0x240	; 0x240 <RFM73_Initialize>
	SwitchToRxMode();
  9e:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <SwitchToRxMode>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  a2:	8f e7       	ldi	r24, 0x7F	; 127
  a4:	9a e1       	ldi	r25, 0x1A	; 26
  a6:	a6 e0       	ldi	r26, 0x06	; 6
  a8:	81 50       	subi	r24, 0x01	; 1
  aa:	90 40       	sbci	r25, 0x00	; 0
  ac:	a0 40       	sbci	r26, 0x00	; 0
  ae:	e1 f7       	brne	.-8      	; 0xa8 <main+0x16>
  b0:	00 c0       	rjmp	.+0      	; 0xb2 <main+0x20>
  b2:	00 00       	nop
  b4:	a3 ec       	ldi	r26, 0xC3	; 195
  b6:	b9 e0       	ldi	r27, 0x09	; 9
  b8:	11 97       	sbiw	r26, 0x01	; 1
  ba:	f1 f7       	brne	.-4      	; 0xb8 <main+0x26>
  bc:	00 c0       	rjmp	.+0      	; 0xbe <main+0x2c>
  be:	00 00       	nop
	_delay_ms(2000);

	while (1)
	{
		_delay_ms(10);
		UINT8 len = Receive_Packet(rx_buf, MAX_PACKET_LEN);
  c0:	8c ed       	ldi	r24, 0xDC	; 220
  c2:	90 e0       	ldi	r25, 0x00	; 0
  c4:	60 e2       	ldi	r22, 0x20	; 32
  c6:	0e 94 26 02 	call	0x44c	; 0x44c <Receive_Packet>

		if (len > 0){
  ca:	88 23       	and	r24, r24
  cc:	11 f0       	breq	.+4      	; 0xd2 <main+0x40>
			// if (rx_buf[2] == 0xff)
			UPBIT(COLORPORT, COLORPIN);
  ce:	d9 9a       	sbi	0x1b, 1	; 27
  d0:	f1 cf       	rjmp	.-30     	; 0xb4 <main+0x22>
		} else {
			DOWNBIT(COLORPORT, COLORPIN);
  d2:	d9 98       	cbi	0x1b, 1	; 27
  d4:	ef cf       	rjmp	.-34     	; 0xb4 <main+0x22>

000000d6 <Init_Spi>:

//*************** SPI PART

void Init_Spi()
{
	PORTB=0x00;
  d6:	18 ba       	out	0x18, r1	; 24
	DDRB=0xB8;
  d8:	88 eb       	ldi	r24, 0xB8	; 184
  da:	87 bb       	out	0x17, r24	; 23
	SPCR=0x51;
  dc:	81 e5       	ldi	r24, 0x51	; 81
  de:	8d b9       	out	0x0d, r24	; 13
	SPSR=0x00;
  e0:	1e b8       	out	0x0e, r1	; 14
}
  e2:	08 95       	ret

000000e4 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
  e4:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
  e6:	77 9b       	sbis	0x0e, 7	; 14
  e8:	fe cf       	rjmp	.-4      	; 0xe6 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
  ea:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
  ec:	08 95       	ret

000000ee <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
  ee:	df 93       	push	r29
  f0:	cf 93       	push	r28
  f2:	0f 92       	push	r0
  f4:	cd b7       	in	r28, 0x3d	; 61
  f6:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
  f8:	c4 98       	cbi	0x18, 4	; 24
	op_status = ReadWrite_Spi(reg);      // select register
  fa:	69 83       	std	Y+1, r22	; 0x01
  fc:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
 100:	80 93 fc 00 	sts	0x00FC, r24
	ReadWrite_Spi(value);             // ..and write value to it..
 104:	69 81       	ldd	r22, Y+1	; 0x01
 106:	86 2f       	mov	r24, r22
 108:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
 10c:	c4 9a       	sbi	0x18, 4	; 24
}                                                         
 10e:	0f 90       	pop	r0
 110:	cf 91       	pop	r28
 112:	df 91       	pop	r29
 114:	08 95       	ret

00000116 <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
 116:	c4 98       	cbi	0x18, 4	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
 118:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
 11c:	80 93 fc 00 	sts	0x00FC, r24
	value = ReadWrite_Spi(0);    // ..then read register value
 120:	80 e0       	ldi	r24, 0x00	; 0
 122:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
 126:	c4 9a       	sbi	0x18, 4	; 24

	return(value);        // return register value
}                                                           
 128:	08 95       	ret

0000012a <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 12a:	ef 92       	push	r14
 12c:	ff 92       	push	r15
 12e:	0f 93       	push	r16
 130:	1f 93       	push	r17
 132:	df 93       	push	r29
 134:	cf 93       	push	r28
 136:	0f 92       	push	r0
 138:	cd b7       	in	r28, 0x3d	; 61
 13a:	de b7       	in	r29, 0x3e	; 62
 13c:	16 2f       	mov	r17, r22
 13e:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 140:	c4 98       	cbi	0x18, 4	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 142:	79 83       	std	Y+1, r23	; 0x01
 144:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 148:	79 81       	ldd	r23, Y+1	; 0x01
 14a:	41 2f       	mov	r20, r17
 14c:	57 2f       	mov	r21, r23
 14e:	7a 01       	movw	r14, r20
 150:	06 c0       	rjmp	.+12     	; 0x15e <SPI_Read_Buf+0x34>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 152:	80 e0       	ldi	r24, 0x00	; 0
 154:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
 158:	f7 01       	movw	r30, r14
 15a:	81 93       	st	Z+, r24
 15c:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 15e:	8e 2d       	mov	r24, r14
 160:	81 1b       	sub	r24, r17
 162:	80 17       	cp	r24, r16
 164:	b0 f3       	brcs	.-20     	; 0x152 <SPI_Read_Buf+0x28>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 166:	c4 9a       	sbi	0x18, 4	; 24
               
}                                                           
 168:	0f 90       	pop	r0
 16a:	cf 91       	pop	r28
 16c:	df 91       	pop	r29
 16e:	1f 91       	pop	r17
 170:	0f 91       	pop	r16
 172:	ff 90       	pop	r15
 174:	ef 90       	pop	r14
 176:	08 95       	ret

00000178 <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 178:	ef 92       	push	r14
 17a:	ff 92       	push	r15
 17c:	0f 93       	push	r16
 17e:	1f 93       	push	r17
 180:	df 93       	push	r29
 182:	cf 93       	push	r28
 184:	0f 92       	push	r0
 186:	cd b7       	in	r28, 0x3d	; 61
 188:	de b7       	in	r29, 0x3e	; 62
 18a:	16 2f       	mov	r17, r22
 18c:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 18e:	c4 98       	cbi	0x18, 4	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 190:	79 83       	std	Y+1, r23	; 0x01
 192:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
 196:	80 93 fc 00 	sts	0x00FC, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 19a:	79 81       	ldd	r23, Y+1	; 0x01
 19c:	41 2f       	mov	r20, r17
 19e:	57 2f       	mov	r21, r23
 1a0:	7a 01       	movw	r14, r20
 1a2:	05 c0       	rjmp	.+10     	; 0x1ae <SPI_Write_Buf+0x36>
		ReadWrite_Spi(*pBuf++);                                    
 1a4:	f7 01       	movw	r30, r14
 1a6:	81 91       	ld	r24, Z+
 1a8:	7f 01       	movw	r14, r30
 1aa:	0e 94 72 00 	call	0xe4	; 0xe4 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 1ae:	8e 2d       	mov	r24, r14
 1b0:	81 1b       	sub	r24, r17
 1b2:	80 17       	cp	r24, r16
 1b4:	b8 f3       	brcs	.-18     	; 0x1a4 <SPI_Write_Buf+0x2c>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 1b6:	c4 9a       	sbi	0x18, 4	; 24

}
 1b8:	0f 90       	pop	r0
 1ba:	cf 91       	pop	r28
 1bc:	df 91       	pop	r29
 1be:	1f 91       	pop	r17
 1c0:	0f 91       	pop	r16
 1c2:	ff 90       	pop	r15
 1c4:	ef 90       	pop	r14
 1c6:	08 95       	ret

000001c8 <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 1c8:	82 ee       	ldi	r24, 0xE2	; 226
 1ca:	60 e0       	ldi	r22, 0x00	; 0
 1cc:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 1d0:	87 e0       	ldi	r24, 0x07	; 7
 1d2:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
 1d6:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 1d8:	87 e2       	ldi	r24, 0x27	; 39
 1da:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 1de:	c3 98       	cbi	0x18, 3	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 1e0:	80 e0       	ldi	r24, 0x00	; 0
 1e2:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 1e6:	68 2f       	mov	r22, r24
 1e8:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 1ea:	80 e2       	ldi	r24, 0x20	; 32
 1ec:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 1f0:	c3 9a       	sbi	0x18, 3	; 24
}
 1f2:	08 95       	ret

000001f4 <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 1f4:	81 ee       	ldi	r24, 0xE1	; 225
 1f6:	60 e0       	ldi	r22, 0x00	; 0
 1f8:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 1fc:	c3 98       	cbi	0x18, 3	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 1fe:	80 e0       	ldi	r24, 0x00	; 0
 200:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 204:	68 2f       	mov	r22, r24
 206:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 208:	80 e2       	ldi	r24, 0x20	; 32
 20a:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 20e:	c3 9a       	sbi	0x18, 3	; 24
}
 210:	08 95       	ret

00000212 <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 212:	1f 93       	push	r17
 214:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 216:	87 e0       	ldi	r24, 0x07	; 7
 218:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 21c:	87 ff       	sbrs	r24, 7
 21e:	03 c0       	rjmp	.+6      	; 0x226 <SwitchCFG+0x14>
 220:	11 23       	and	r17, r17
 222:	19 f0       	breq	.+6      	; 0x22a <SwitchCFG+0x18>
 224:	06 c0       	rjmp	.+12     	; 0x232 <SwitchCFG+0x20>
	||( ((Tmp)==0)&&(_cfg) ) )
 226:	11 23       	and	r17, r17
 228:	21 f0       	breq	.+8      	; 0x232 <SwitchCFG+0x20>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 22a:	80 e5       	ldi	r24, 0x50	; 80
 22c:	63 e5       	ldi	r22, 0x53	; 83
 22e:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
	}
}
 232:	1f 91       	pop	r17
 234:	08 95       	ret

00000236 <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 236:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 238:	85 e2       	ldi	r24, 0x25	; 37
 23a:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
}
 23e:	08 95       	ret

00000240 <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 240:	cf 92       	push	r12
 242:	df 92       	push	r13
 244:	ef 92       	push	r14
 246:	ff 92       	push	r15
 248:	0f 93       	push	r16
 24a:	1f 93       	push	r17
 24c:	df 93       	push	r29
 24e:	cf 93       	push	r28
 250:	cd b7       	in	r28, 0x3d	; 61
 252:	de b7       	in	r29, 0x3e	; 62
 254:	2d 97       	sbiw	r28, 0x0d	; 13
 256:	0f b6       	in	r0, 0x3f	; 63
 258:	f8 94       	cli
 25a:	de bf       	out	0x3e, r29	; 62
 25c:	0f be       	out	0x3f, r0	; 63
 25e:	cd bf       	out	0x3d, r28	; 61
 260:	8f e4       	ldi	r24, 0x4F	; 79
 262:	93 ec       	ldi	r25, 0xC3	; 195
 264:	01 97       	sbiw	r24, 0x01	; 1
 266:	f1 f7       	brne	.-4      	; 0x264 <RFM73_Initialize+0x24>
 268:	00 c0       	rjmp	.+0      	; 0x26a <RFM73_Initialize+0x2a>
 26a:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 26c:	80 e0       	ldi	r24, 0x00	; 0
 26e:	0e 94 09 01 	call	0x212	; 0x212 <SwitchCFG>
 272:	03 ea       	ldi	r16, 0xA3	; 163
 274:	10 e0       	ldi	r17, 0x00	; 0

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 276:	f8 01       	movw	r30, r16
 278:	80 81       	ld	r24, Z
 27a:	80 62       	ori	r24, 0x20	; 32
 27c:	61 81       	ldd	r22, Z+1	; 0x01
 27e:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
 282:	0e 5f       	subi	r16, 0xFE	; 254
 284:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 286:	f0 e0       	ldi	r31, 0x00	; 0
 288:	0b 3c       	cpi	r16, 0xCB	; 203
 28a:	1f 07       	cpc	r17, r31
 28c:	a1 f7       	brne	.-24     	; 0x276 <RFM73_Initialize+0x36>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 28e:	34 e3       	ldi	r19, 0x34	; 52
 290:	c3 2e       	mov	r12, r19
 292:	c9 82       	std	Y+1, r12	; 0x01
 294:	23 e4       	ldi	r18, 0x43	; 67
 296:	d2 2e       	mov	r13, r18
 298:	da 82       	std	Y+2, r13	; 0x02
 29a:	90 e1       	ldi	r25, 0x10	; 16
 29c:	e9 2e       	mov	r14, r25
 29e:	eb 82       	std	Y+3, r14	; 0x03
 2a0:	ec 82       	std	Y+4, r14	; 0x04
 2a2:	ff 24       	eor	r15, r15
 2a4:	f3 94       	inc	r15
 2a6:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 2a8:	8a e2       	ldi	r24, 0x2A	; 42
 2aa:	8e 01       	movw	r16, r28
 2ac:	0f 5f       	subi	r16, 0xFF	; 255
 2ae:	1f 4f       	sbci	r17, 0xFF	; 255
 2b0:	b8 01       	movw	r22, r16
 2b2:	45 e0       	ldi	r20, 0x05	; 5
 2b4:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 2b8:	89 e3       	ldi	r24, 0x39	; 57
 2ba:	89 83       	std	Y+1, r24	; 0x01
 2bc:	88 e3       	ldi	r24, 0x38	; 56
 2be:	8a 83       	std	Y+2, r24	; 0x02
 2c0:	87 e3       	ldi	r24, 0x37	; 55
 2c2:	8b 83       	std	Y+3, r24	; 0x03
 2c4:	86 e3       	ldi	r24, 0x36	; 54
 2c6:	8c 83       	std	Y+4, r24	; 0x04
 2c8:	82 ec       	ldi	r24, 0xC2	; 194
 2ca:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 2cc:	8b e2       	ldi	r24, 0x2B	; 43
 2ce:	b8 01       	movw	r22, r16
 2d0:	45 e0       	ldi	r20, 0x05	; 5
 2d2:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 2d6:	c9 82       	std	Y+1, r12	; 0x01
 2d8:	da 82       	std	Y+2, r13	; 0x02
 2da:	eb 82       	std	Y+3, r14	; 0x03
 2dc:	ec 82       	std	Y+4, r14	; 0x04
 2de:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 2e0:	80 e3       	ldi	r24, 0x30	; 48
 2e2:	b8 01       	movw	r22, r16
 2e4:	45 e0       	ldi	r20, 0x05	; 5
 2e6:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????§??¶??¬?¤¶?»??? Payload With ACK?¬???????????¬·??? ACTIVATE????????????0x73),?»??????¶??¬?¤¶?»??? Payload With ACK (REG28,REG29).
 2ea:	8d e1       	ldi	r24, 0x1D	; 29
 2ec:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 2f0:	88 23       	and	r24, r24
 2f2:	21 f4       	brne	.+8      	; 0x2fc <RFM73_Initialize+0xbc>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 2f4:	80 e5       	ldi	r24, 0x50	; 80
 2f6:	63 e7       	ldi	r22, 0x73	; 115
 2f8:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 2fc:	8d e3       	ldi	r24, 0x3D	; 61
 2fe:	67 e0       	ldi	r22, 0x07	; 7
 300:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
 304:	8c e3       	ldi	r24, 0x3C	; 60
 306:	6f e3       	ldi	r22, 0x3F	; 63
 308:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 30c:	81 e0       	ldi	r24, 0x01	; 1
 30e:	0e 94 09 01 	call	0x212	; 0x212 <SwitchCFG>
 312:	00 e6       	ldi	r16, 0x60	; 96
 314:	10 e0       	ldi	r17, 0x00	; 0
	
	for(i=0;i<=8;i++)//reverse
 316:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 318:	7e 01       	movw	r14, r28
 31a:	08 94       	sec
 31c:	e1 1c       	adc	r14, r1
 31e:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 320:	f8 01       	movw	r30, r16
 322:	21 91       	ld	r18, Z+
 324:	31 91       	ld	r19, Z+
 326:	41 91       	ld	r20, Z+
 328:	51 91       	ld	r21, Z+
 32a:	8f 01       	movw	r16, r30
 32c:	29 83       	std	Y+1, r18	; 0x01
 32e:	3a 83       	std	Y+2, r19	; 0x02
 330:	4b 83       	std	Y+3, r20	; 0x03
 332:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 334:	89 2f       	mov	r24, r25
 336:	80 62       	ori	r24, 0x20	; 32
 338:	b7 01       	movw	r22, r14
 33a:	44 e0       	ldi	r20, 0x04	; 4
 33c:	9d 87       	std	Y+13, r25	; 0x0d
 33e:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 342:	9d 85       	ldd	r25, Y+13	; 0x0d
 344:	9f 5f       	subi	r25, 0xFF	; 255
 346:	99 30       	cpi	r25, 0x09	; 9
 348:	59 f7       	brne	.-42     	; 0x320 <RFM73_Initialize+0xe0>
 34a:	84 e8       	ldi	r24, 0x84	; 132
 34c:	e8 2e       	mov	r14, r24
 34e:	80 e0       	ldi	r24, 0x00	; 0
 350:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 352:	8e 01       	movw	r16, r28
 354:	0f 5f       	subi	r16, 0xFF	; 255
 356:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 358:	f7 01       	movw	r30, r14
 35a:	21 91       	ld	r18, Z+
 35c:	31 91       	ld	r19, Z+
 35e:	41 91       	ld	r20, Z+
 360:	51 91       	ld	r21, Z+
 362:	7f 01       	movw	r14, r30
 364:	59 83       	std	Y+1, r21	; 0x01
 366:	4a 83       	std	Y+2, r20	; 0x02
 368:	3b 83       	std	Y+3, r19	; 0x03
 36a:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 36c:	89 2f       	mov	r24, r25
 36e:	80 62       	ori	r24, 0x20	; 32
 370:	b8 01       	movw	r22, r16
 372:	44 e0       	ldi	r20, 0x04	; 4
 374:	9d 87       	std	Y+13, r25	; 0x0d
 376:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 37a:	9d 85       	ldd	r25, Y+13	; 0x0d
 37c:	9f 5f       	subi	r25, 0xFF	; 255
 37e:	9e 30       	cpi	r25, 0x0E	; 14
 380:	59 f7       	brne	.-42     	; 0x358 <RFM73_Initialize+0x118>
 382:	e8 e9       	ldi	r30, 0x98	; 152
 384:	f0 e0       	ldi	r31, 0x00	; 0
 386:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 388:	81 91       	ld	r24, Z+
 38a:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 38c:	80 e0       	ldi	r24, 0x00	; 0
 38e:	e3 3a       	cpi	r30, 0xA3	; 163
 390:	f8 07       	cpc	r31, r24
 392:	d1 f7       	brne	.-12     	; 0x388 <RFM73_Initialize+0x148>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 394:	8e e2       	ldi	r24, 0x2E	; 46
 396:	8e 01       	movw	r16, r28
 398:	0f 5f       	subi	r16, 0xFF	; 255
 39a:	1f 4f       	sbci	r17, 0xFF	; 255
 39c:	b8 01       	movw	r22, r16
 39e:	4b e0       	ldi	r20, 0x0B	; 11
 3a0:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 3a4:	86 e9       	ldi	r24, 0x96	; 150
 3a6:	8a 83       	std	Y+2, r24	; 0x02
 3a8:	82 e8       	ldi	r24, 0x82	; 130
 3aa:	8b 83       	std	Y+3, r24	; 0x03
 3ac:	8b e1       	ldi	r24, 0x1B	; 27
 3ae:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 3b0:	8f ed       	ldi	r24, 0xDF	; 223
 3b2:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 3b4:	84 e2       	ldi	r24, 0x24	; 36
 3b6:	b8 01       	movw	r22, r16
 3b8:	44 e0       	ldi	r20, 0x04	; 4
 3ba:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 3be:	89 81       	ldd	r24, Y+1	; 0x01
 3c0:	89 7f       	andi	r24, 0xF9	; 249
 3c2:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 3c4:	84 e2       	ldi	r24, 0x24	; 36
 3c6:	b8 01       	movw	r22, r16
 3c8:	44 e0       	ldi	r20, 0x04	; 4
 3ca:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
 3ce:	e3 ed       	ldi	r30, 0xD3	; 211
 3d0:	f0 e3       	ldi	r31, 0x30	; 48
 3d2:	31 97       	sbiw	r30, 0x01	; 1
 3d4:	f1 f7       	brne	.-4      	; 0x3d2 <RFM73_Initialize+0x192>
 3d6:	00 c0       	rjmp	.+0      	; 0x3d8 <RFM73_Initialize+0x198>
 3d8:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 3da:	80 e0       	ldi	r24, 0x00	; 0
 3dc:	0e 94 09 01 	call	0x212	; 0x212 <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 3e0:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <SwitchToRxMode>
}
 3e4:	2d 96       	adiw	r28, 0x0d	; 13
 3e6:	0f b6       	in	r0, 0x3f	; 63
 3e8:	f8 94       	cli
 3ea:	de bf       	out	0x3e, r29	; 62
 3ec:	0f be       	out	0x3f, r0	; 63
 3ee:	cd bf       	out	0x3d, r28	; 61
 3f0:	cf 91       	pop	r28
 3f2:	df 91       	pop	r29
 3f4:	1f 91       	pop	r17
 3f6:	0f 91       	pop	r16
 3f8:	ff 90       	pop	r15
 3fa:	ef 90       	pop	r14
 3fc:	df 90       	pop	r13
 3fe:	cf 90       	pop	r12
 400:	08 95       	ret

00000402 <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 402:	ef 92       	push	r14
 404:	ff 92       	push	r15
 406:	1f 93       	push	r17
 408:	df 93       	push	r29
 40a:	cf 93       	push	r28
 40c:	0f 92       	push	r0
 40e:	cd b7       	in	r28, 0x3d	; 61
 410:	de b7       	in	r29, 0x3e	; 62
 412:	18 2f       	mov	r17, r24
 414:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 416:	49 83       	std	Y+1, r20	; 0x01
 418:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 41c:	87 e1       	ldi	r24, 0x17	; 23
 41e:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 422:	49 81       	ldd	r20, Y+1	; 0x01
 424:	85 fd       	sbrc	r24, 5
 426:	0a c0       	rjmp	.+20     	; 0x43c <Send_Packet+0x3a>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 428:	81 2f       	mov	r24, r17
 42a:	b7 01       	movw	r22, r14
 42c:	0e 94 bc 00 	call	0x178	; 0x178 <SPI_Write_Buf>
 430:	87 ea       	ldi	r24, 0xA7	; 167
 432:	91 e6       	ldi	r25, 0x61	; 97
 434:	01 97       	sbiw	r24, 0x01	; 1
 436:	f1 f7       	brne	.-4      	; 0x434 <Send_Packet+0x32>
 438:	00 c0       	rjmp	.+0      	; 0x43a <Send_Packet+0x38>
 43a:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 43c:	80 e0       	ldi	r24, 0x00	; 0
 43e:	0f 90       	pop	r0
 440:	cf 91       	pop	r28
 442:	df 91       	pop	r29
 444:	1f 91       	pop	r17
 446:	ff 90       	pop	r15
 448:	ef 90       	pop	r14
 44a:	08 95       	ret

0000044c <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 44c:	0f 93       	push	r16
 44e:	1f 93       	push	r17
 450:	cf 93       	push	r28
 452:	df 93       	push	r29
 454:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 456:	87 e0       	ldi	r24, 0x07	; 7
 458:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
 45c:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 45e:	86 ff       	sbrs	r24, 6
 460:	16 c0       	rjmp	.+44     	; 0x48e <__stack+0x2f>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 462:	80 e6       	ldi	r24, 0x60	; 96
 464:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
 468:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 46a:	81 32       	cpi	r24, 0x21	; 33
 46c:	30 f4       	brcc	.+12     	; 0x47a <__stack+0x1b>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 46e:	81 e6       	ldi	r24, 0x61	; 97
 470:	be 01       	movw	r22, r28
 472:	41 2f       	mov	r20, r17
 474:	0e 94 95 00 	call	0x12a	; 0x12a <SPI_Read_Buf>
 478:	04 c0       	rjmp	.+8      	; 0x482 <__stack+0x23>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 47a:	82 ee       	ldi	r24, 0xE2	; 226
 47c:	60 e0       	ldi	r22, 0x00	; 0
 47e:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 482:	87 e1       	ldi	r24, 0x17	; 23
 484:	0e 94 8b 00 	call	0x116	; 0x116 <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 488:	80 ff       	sbrs	r24, 0
 48a:	eb cf       	rjmp	.-42     	; 0x462 <__stack+0x3>
 48c:	01 c0       	rjmp	.+2      	; 0x490 <__stack+0x31>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 48e:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 490:	87 e2       	ldi	r24, 0x27	; 39
 492:	60 2f       	mov	r22, r16
 494:	0e 94 77 00 	call	0xee	; 0xee <SPI_Write_Reg>
	
	return res;	
}
 498:	81 2f       	mov	r24, r17
 49a:	df 91       	pop	r29
 49c:	cf 91       	pop	r28
 49e:	1f 91       	pop	r17
 4a0:	0f 91       	pop	r16
 4a2:	08 95       	ret

000004a4 <_exit>:
 4a4:	f8 94       	cli

000004a6 <__stop_program>:
 4a6:	ff cf       	rjmp	.-2      	; 0x4a6 <__stop_program>
