
STM32F4_DSP_3_effects.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2e0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000c37a8  0800b468  0800b468  0001b468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080cec10  080cec10  000e04b8  2**0
                  CONTENTS
  4 .ARM          00000008  080cec10  080cec10  000dec10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080cec18  080cec18  000e04b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080cec18  080cec18  000dec18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080cec1c  080cec1c  000dec1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004b8  20000000  080cec20  000e0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000e04b8  2**0
                  CONTENTS
 10 .bss          00000d38  200004b8  200004b8  000e04b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011f0  200011f0  000e04b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000e04b8  2**0
                  CONTENTS, READONLY
 13 .comment      000000c2  00000000  00000000  000e04e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000139c1  00000000  00000000  000e05aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000335b  00000000  00000000  000f3f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011b8  00000000  00000000  000f72c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d97  00000000  00000000  000f8480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022b12  00000000  00000000  000f9217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000168b2  00000000  00000000  0011bd29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cb6f9  00000000  00000000  001325db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000050d0  00000000  00000000  001fdcd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000084  00000000  00000000  00202da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200004b8 	.word	0x200004b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b450 	.word	0x0800b450

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200004bc 	.word	0x200004bc
 80001c4:	0800b450 	.word	0x0800b450

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_uldivmod>:
 8000994:	b953      	cbnz	r3, 80009ac <__aeabi_uldivmod+0x18>
 8000996:	b94a      	cbnz	r2, 80009ac <__aeabi_uldivmod+0x18>
 8000998:	2900      	cmp	r1, #0
 800099a:	bf08      	it	eq
 800099c:	2800      	cmpeq	r0, #0
 800099e:	bf1c      	itt	ne
 80009a0:	f04f 31ff 	movne.w	r1, #4294967295
 80009a4:	f04f 30ff 	movne.w	r0, #4294967295
 80009a8:	f000 b970 	b.w	8000c8c <__aeabi_idiv0>
 80009ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80009b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009b4:	f000 f806 	bl	80009c4 <__udivmoddi4>
 80009b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009c0:	b004      	add	sp, #16
 80009c2:	4770      	bx	lr

080009c4 <__udivmoddi4>:
 80009c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009c8:	9e08      	ldr	r6, [sp, #32]
 80009ca:	460d      	mov	r5, r1
 80009cc:	4604      	mov	r4, r0
 80009ce:	460f      	mov	r7, r1
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d14a      	bne.n	8000a6a <__udivmoddi4+0xa6>
 80009d4:	428a      	cmp	r2, r1
 80009d6:	4694      	mov	ip, r2
 80009d8:	d965      	bls.n	8000aa6 <__udivmoddi4+0xe2>
 80009da:	fab2 f382 	clz	r3, r2
 80009de:	b143      	cbz	r3, 80009f2 <__udivmoddi4+0x2e>
 80009e0:	fa02 fc03 	lsl.w	ip, r2, r3
 80009e4:	f1c3 0220 	rsb	r2, r3, #32
 80009e8:	409f      	lsls	r7, r3
 80009ea:	fa20 f202 	lsr.w	r2, r0, r2
 80009ee:	4317      	orrs	r7, r2
 80009f0:	409c      	lsls	r4, r3
 80009f2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80009f6:	fa1f f58c 	uxth.w	r5, ip
 80009fa:	fbb7 f1fe 	udiv	r1, r7, lr
 80009fe:	0c22      	lsrs	r2, r4, #16
 8000a00:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a04:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a08:	fb01 f005 	mul.w	r0, r1, r5
 8000a0c:	4290      	cmp	r0, r2
 8000a0e:	d90a      	bls.n	8000a26 <__udivmoddi4+0x62>
 8000a10:	eb1c 0202 	adds.w	r2, ip, r2
 8000a14:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a18:	f080 811c 	bcs.w	8000c54 <__udivmoddi4+0x290>
 8000a1c:	4290      	cmp	r0, r2
 8000a1e:	f240 8119 	bls.w	8000c54 <__udivmoddi4+0x290>
 8000a22:	3902      	subs	r1, #2
 8000a24:	4462      	add	r2, ip
 8000a26:	1a12      	subs	r2, r2, r0
 8000a28:	b2a4      	uxth	r4, r4
 8000a2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a32:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000a36:	fb00 f505 	mul.w	r5, r0, r5
 8000a3a:	42a5      	cmp	r5, r4
 8000a3c:	d90a      	bls.n	8000a54 <__udivmoddi4+0x90>
 8000a3e:	eb1c 0404 	adds.w	r4, ip, r4
 8000a42:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a46:	f080 8107 	bcs.w	8000c58 <__udivmoddi4+0x294>
 8000a4a:	42a5      	cmp	r5, r4
 8000a4c:	f240 8104 	bls.w	8000c58 <__udivmoddi4+0x294>
 8000a50:	4464      	add	r4, ip
 8000a52:	3802      	subs	r0, #2
 8000a54:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a58:	1b64      	subs	r4, r4, r5
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	b11e      	cbz	r6, 8000a66 <__udivmoddi4+0xa2>
 8000a5e:	40dc      	lsrs	r4, r3
 8000a60:	2300      	movs	r3, #0
 8000a62:	e9c6 4300 	strd	r4, r3, [r6]
 8000a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a6a:	428b      	cmp	r3, r1
 8000a6c:	d908      	bls.n	8000a80 <__udivmoddi4+0xbc>
 8000a6e:	2e00      	cmp	r6, #0
 8000a70:	f000 80ed 	beq.w	8000c4e <__udivmoddi4+0x28a>
 8000a74:	2100      	movs	r1, #0
 8000a76:	e9c6 0500 	strd	r0, r5, [r6]
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a80:	fab3 f183 	clz	r1, r3
 8000a84:	2900      	cmp	r1, #0
 8000a86:	d149      	bne.n	8000b1c <__udivmoddi4+0x158>
 8000a88:	42ab      	cmp	r3, r5
 8000a8a:	d302      	bcc.n	8000a92 <__udivmoddi4+0xce>
 8000a8c:	4282      	cmp	r2, r0
 8000a8e:	f200 80f8 	bhi.w	8000c82 <__udivmoddi4+0x2be>
 8000a92:	1a84      	subs	r4, r0, r2
 8000a94:	eb65 0203 	sbc.w	r2, r5, r3
 8000a98:	2001      	movs	r0, #1
 8000a9a:	4617      	mov	r7, r2
 8000a9c:	2e00      	cmp	r6, #0
 8000a9e:	d0e2      	beq.n	8000a66 <__udivmoddi4+0xa2>
 8000aa0:	e9c6 4700 	strd	r4, r7, [r6]
 8000aa4:	e7df      	b.n	8000a66 <__udivmoddi4+0xa2>
 8000aa6:	b902      	cbnz	r2, 8000aaa <__udivmoddi4+0xe6>
 8000aa8:	deff      	udf	#255	; 0xff
 8000aaa:	fab2 f382 	clz	r3, r2
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f040 8090 	bne.w	8000bd4 <__udivmoddi4+0x210>
 8000ab4:	1a8a      	subs	r2, r1, r2
 8000ab6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aba:	fa1f fe8c 	uxth.w	lr, ip
 8000abe:	2101      	movs	r1, #1
 8000ac0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ac4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ac8:	0c22      	lsrs	r2, r4, #16
 8000aca:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ace:	fb0e f005 	mul.w	r0, lr, r5
 8000ad2:	4290      	cmp	r0, r2
 8000ad4:	d908      	bls.n	8000ae8 <__udivmoddi4+0x124>
 8000ad6:	eb1c 0202 	adds.w	r2, ip, r2
 8000ada:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ade:	d202      	bcs.n	8000ae6 <__udivmoddi4+0x122>
 8000ae0:	4290      	cmp	r0, r2
 8000ae2:	f200 80cb 	bhi.w	8000c7c <__udivmoddi4+0x2b8>
 8000ae6:	4645      	mov	r5, r8
 8000ae8:	1a12      	subs	r2, r2, r0
 8000aea:	b2a4      	uxth	r4, r4
 8000aec:	fbb2 f0f7 	udiv	r0, r2, r7
 8000af0:	fb07 2210 	mls	r2, r7, r0, r2
 8000af4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000af8:	fb0e fe00 	mul.w	lr, lr, r0
 8000afc:	45a6      	cmp	lr, r4
 8000afe:	d908      	bls.n	8000b12 <__udivmoddi4+0x14e>
 8000b00:	eb1c 0404 	adds.w	r4, ip, r4
 8000b04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b08:	d202      	bcs.n	8000b10 <__udivmoddi4+0x14c>
 8000b0a:	45a6      	cmp	lr, r4
 8000b0c:	f200 80bb 	bhi.w	8000c86 <__udivmoddi4+0x2c2>
 8000b10:	4610      	mov	r0, r2
 8000b12:	eba4 040e 	sub.w	r4, r4, lr
 8000b16:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b1a:	e79f      	b.n	8000a5c <__udivmoddi4+0x98>
 8000b1c:	f1c1 0720 	rsb	r7, r1, #32
 8000b20:	408b      	lsls	r3, r1
 8000b22:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b26:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b2a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b2e:	fa20 f307 	lsr.w	r3, r0, r7
 8000b32:	40fd      	lsrs	r5, r7
 8000b34:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b38:	4323      	orrs	r3, r4
 8000b3a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000b3e:	fa1f fe8c 	uxth.w	lr, ip
 8000b42:	fb09 5518 	mls	r5, r9, r8, r5
 8000b46:	0c1c      	lsrs	r4, r3, #16
 8000b48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b4c:	fb08 f50e 	mul.w	r5, r8, lr
 8000b50:	42a5      	cmp	r5, r4
 8000b52:	fa02 f201 	lsl.w	r2, r2, r1
 8000b56:	fa00 f001 	lsl.w	r0, r0, r1
 8000b5a:	d90b      	bls.n	8000b74 <__udivmoddi4+0x1b0>
 8000b5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000b60:	f108 3aff 	add.w	sl, r8, #4294967295
 8000b64:	f080 8088 	bcs.w	8000c78 <__udivmoddi4+0x2b4>
 8000b68:	42a5      	cmp	r5, r4
 8000b6a:	f240 8085 	bls.w	8000c78 <__udivmoddi4+0x2b4>
 8000b6e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b72:	4464      	add	r4, ip
 8000b74:	1b64      	subs	r4, r4, r5
 8000b76:	b29d      	uxth	r5, r3
 8000b78:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b7c:	fb09 4413 	mls	r4, r9, r3, r4
 8000b80:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000b84:	fb03 fe0e 	mul.w	lr, r3, lr
 8000b88:	45a6      	cmp	lr, r4
 8000b8a:	d908      	bls.n	8000b9e <__udivmoddi4+0x1da>
 8000b8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000b90:	f103 35ff 	add.w	r5, r3, #4294967295
 8000b94:	d26c      	bcs.n	8000c70 <__udivmoddi4+0x2ac>
 8000b96:	45a6      	cmp	lr, r4
 8000b98:	d96a      	bls.n	8000c70 <__udivmoddi4+0x2ac>
 8000b9a:	3b02      	subs	r3, #2
 8000b9c:	4464      	add	r4, ip
 8000b9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ba2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ba6:	eba4 040e 	sub.w	r4, r4, lr
 8000baa:	42ac      	cmp	r4, r5
 8000bac:	46c8      	mov	r8, r9
 8000bae:	46ae      	mov	lr, r5
 8000bb0:	d356      	bcc.n	8000c60 <__udivmoddi4+0x29c>
 8000bb2:	d053      	beq.n	8000c5c <__udivmoddi4+0x298>
 8000bb4:	b156      	cbz	r6, 8000bcc <__udivmoddi4+0x208>
 8000bb6:	ebb0 0208 	subs.w	r2, r0, r8
 8000bba:	eb64 040e 	sbc.w	r4, r4, lr
 8000bbe:	fa04 f707 	lsl.w	r7, r4, r7
 8000bc2:	40ca      	lsrs	r2, r1
 8000bc4:	40cc      	lsrs	r4, r1
 8000bc6:	4317      	orrs	r7, r2
 8000bc8:	e9c6 7400 	strd	r7, r4, [r6]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	2100      	movs	r1, #0
 8000bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd4:	f1c3 0120 	rsb	r1, r3, #32
 8000bd8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bdc:	fa20 f201 	lsr.w	r2, r0, r1
 8000be0:	fa25 f101 	lsr.w	r1, r5, r1
 8000be4:	409d      	lsls	r5, r3
 8000be6:	432a      	orrs	r2, r5
 8000be8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bec:	fa1f fe8c 	uxth.w	lr, ip
 8000bf0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bf4:	fb07 1510 	mls	r5, r7, r0, r1
 8000bf8:	0c11      	lsrs	r1, r2, #16
 8000bfa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000bfe:	fb00 f50e 	mul.w	r5, r0, lr
 8000c02:	428d      	cmp	r5, r1
 8000c04:	fa04 f403 	lsl.w	r4, r4, r3
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0x258>
 8000c0a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c0e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c12:	d22f      	bcs.n	8000c74 <__udivmoddi4+0x2b0>
 8000c14:	428d      	cmp	r5, r1
 8000c16:	d92d      	bls.n	8000c74 <__udivmoddi4+0x2b0>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	4461      	add	r1, ip
 8000c1c:	1b49      	subs	r1, r1, r5
 8000c1e:	b292      	uxth	r2, r2
 8000c20:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c24:	fb07 1115 	mls	r1, r7, r5, r1
 8000c28:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c2c:	fb05 f10e 	mul.w	r1, r5, lr
 8000c30:	4291      	cmp	r1, r2
 8000c32:	d908      	bls.n	8000c46 <__udivmoddi4+0x282>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c3c:	d216      	bcs.n	8000c6c <__udivmoddi4+0x2a8>
 8000c3e:	4291      	cmp	r1, r2
 8000c40:	d914      	bls.n	8000c6c <__udivmoddi4+0x2a8>
 8000c42:	3d02      	subs	r5, #2
 8000c44:	4462      	add	r2, ip
 8000c46:	1a52      	subs	r2, r2, r1
 8000c48:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000c4c:	e738      	b.n	8000ac0 <__udivmoddi4+0xfc>
 8000c4e:	4631      	mov	r1, r6
 8000c50:	4630      	mov	r0, r6
 8000c52:	e708      	b.n	8000a66 <__udivmoddi4+0xa2>
 8000c54:	4639      	mov	r1, r7
 8000c56:	e6e6      	b.n	8000a26 <__udivmoddi4+0x62>
 8000c58:	4610      	mov	r0, r2
 8000c5a:	e6fb      	b.n	8000a54 <__udivmoddi4+0x90>
 8000c5c:	4548      	cmp	r0, r9
 8000c5e:	d2a9      	bcs.n	8000bb4 <__udivmoddi4+0x1f0>
 8000c60:	ebb9 0802 	subs.w	r8, r9, r2
 8000c64:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	e7a3      	b.n	8000bb4 <__udivmoddi4+0x1f0>
 8000c6c:	4645      	mov	r5, r8
 8000c6e:	e7ea      	b.n	8000c46 <__udivmoddi4+0x282>
 8000c70:	462b      	mov	r3, r5
 8000c72:	e794      	b.n	8000b9e <__udivmoddi4+0x1da>
 8000c74:	4640      	mov	r0, r8
 8000c76:	e7d1      	b.n	8000c1c <__udivmoddi4+0x258>
 8000c78:	46d0      	mov	r8, sl
 8000c7a:	e77b      	b.n	8000b74 <__udivmoddi4+0x1b0>
 8000c7c:	3d02      	subs	r5, #2
 8000c7e:	4462      	add	r2, ip
 8000c80:	e732      	b.n	8000ae8 <__udivmoddi4+0x124>
 8000c82:	4608      	mov	r0, r1
 8000c84:	e70a      	b.n	8000a9c <__udivmoddi4+0xd8>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	e742      	b.n	8000b12 <__udivmoddi4+0x14e>

08000c8c <__aeabi_idiv0>:
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <Tremolo>:
float_t tremolo_rate = 5.0; // Adjust this for the tremolo speed
float_t tremolo_depth = 0.5; // Adjust this for the tremolo depth

// Tremolo effect function
int16_t Tremolo(int16_t InSample)
{
 8000c90:	b5b0      	push	{r4, r5, r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	80fb      	strh	r3, [r7, #6]
    // Update tremolo oscillator
    static float_t tremolo_phase = 0.0;
    tremolo_phase += tremolo_rate / SAMPLING_FREQ;
 8000c9a:	4b39      	ldr	r3, [pc, #228]	; (8000d80 <Tremolo+0xf0>)
 8000c9c:	edd3 7a00 	vldr	s15, [r3]
 8000ca0:	eddf 6a38 	vldr	s13, [pc, #224]	; 8000d84 <Tremolo+0xf4>
 8000ca4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000ca8:	4b37      	ldr	r3, [pc, #220]	; (8000d88 <Tremolo+0xf8>)
 8000caa:	edd3 7a00 	vldr	s15, [r3]
 8000cae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb2:	4b35      	ldr	r3, [pc, #212]	; (8000d88 <Tremolo+0xf8>)
 8000cb4:	edc3 7a00 	vstr	s15, [r3]
    if (tremolo_phase > 1.0) tremolo_phase -= 1.0;
 8000cb8:	4b33      	ldr	r3, [pc, #204]	; (8000d88 <Tremolo+0xf8>)
 8000cba:	edd3 7a00 	vldr	s15, [r3]
 8000cbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cca:	dd09      	ble.n	8000ce0 <Tremolo+0x50>
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	; (8000d88 <Tremolo+0xf8>)
 8000cce:	edd3 7a00 	vldr	s15, [r3]
 8000cd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000cda:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <Tremolo+0xf8>)
 8000cdc:	edc3 7a00 	vstr	s15, [r3]

    // Apply tremolo modulation to the input signal
    float_t tremolo_factor = 1.0 + tremolo_depth * sin(TWO_PI * tremolo_phase);
 8000ce0:	4b2a      	ldr	r3, [pc, #168]	; (8000d8c <Tremolo+0xfc>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff fcfd 	bl	80006e4 <__aeabi_f2d>
 8000cea:	4604      	mov	r4, r0
 8000cec:	460d      	mov	r5, r1
 8000cee:	4b26      	ldr	r3, [pc, #152]	; (8000d88 <Tremolo+0xf8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fcf6 	bl	80006e4 <__aeabi_f2d>
 8000cf8:	a31f      	add	r3, pc, #124	; (adr r3, 8000d78 <Tremolo+0xe8>)
 8000cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cfe:	f7ff fa63 	bl	80001c8 <__aeabi_dmul>
 8000d02:	4602      	mov	r2, r0
 8000d04:	460b      	mov	r3, r1
 8000d06:	ec43 2b17 	vmov	d7, r2, r3
 8000d0a:	eeb0 0a47 	vmov.f32	s0, s14
 8000d0e:	eef0 0a67 	vmov.f32	s1, s15
 8000d12:	f008 ff75 	bl	8009c00 <sin>
 8000d16:	ec53 2b10 	vmov	r2, r3, d0
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	4629      	mov	r1, r5
 8000d1e:	f7ff fa53 	bl	80001c8 <__aeabi_dmul>
 8000d22:	4602      	mov	r2, r0
 8000d24:	460b      	mov	r3, r1
 8000d26:	4610      	mov	r0, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	4b18      	ldr	r3, [pc, #96]	; (8000d90 <Tremolo+0x100>)
 8000d30:	f7ff fb7a 	bl	8000428 <__adddf3>
 8000d34:	4602      	mov	r2, r0
 8000d36:	460b      	mov	r3, r1
 8000d38:	4610      	mov	r0, r2
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f7ff fdda 	bl	80008f4 <__aeabi_d2f>
 8000d40:	4603      	mov	r3, r0
 8000d42:	60fb      	str	r3, [r7, #12]
    float_t OutSampleF = InSample * tremolo_factor;
 8000d44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d48:	ee07 3a90 	vmov	s15, r3
 8000d4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d50:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d58:	edc7 7a02 	vstr	s15, [r7, #8]

    return (int16_t)OutSampleF;
 8000d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000d60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d64:	ee17 3a90 	vmov	r3, s15
 8000d68:	b21b      	sxth	r3, r3
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bdb0      	pop	{r4, r5, r7, pc}
 8000d72:	bf00      	nop
 8000d74:	f3af 8000 	nop.w
 8000d78:	54442d18 	.word	0x54442d18
 8000d7c:	401921fb 	.word	0x401921fb
 8000d80:	2000041c 	.word	0x2000041c
 8000d84:	472c4400 	.word	0x472c4400
 8000d88:	20000f58 	.word	0x20000f58
 8000d8c:	20000420 	.word	0x20000420
 8000d90:	3ff00000 	.word	0x3ff00000

08000d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
		//Coeffs for the LP filter
		lp_b0 = b[0][0];
 8000d9a:	4b3f      	ldr	r3, [pc, #252]	; (8000e98 <main+0x104>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3f      	ldr	r2, [pc, #252]	; (8000e9c <main+0x108>)
 8000da0:	6013      	str	r3, [r2, #0]
		lp_b1 = b[0][1];
 8000da2:	4b3d      	ldr	r3, [pc, #244]	; (8000e98 <main+0x104>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	4a3e      	ldr	r2, [pc, #248]	; (8000ea0 <main+0x10c>)
 8000da8:	6013      	str	r3, [r2, #0]
		lp_b2 = b[0][2];
 8000daa:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <main+0x104>)
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	4a3d      	ldr	r2, [pc, #244]	; (8000ea4 <main+0x110>)
 8000db0:	6013      	str	r3, [r2, #0]
		lp_a1 = a[0][1];
 8000db2:	4b3d      	ldr	r3, [pc, #244]	; (8000ea8 <main+0x114>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	4a3d      	ldr	r2, [pc, #244]	; (8000eac <main+0x118>)
 8000db8:	6013      	str	r3, [r2, #0]
		lp_a2 = a[0][2];
 8000dba:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <main+0x114>)
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	4a3c      	ldr	r2, [pc, #240]	; (8000eb0 <main+0x11c>)
 8000dc0:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc2:	f001 fd0d 	bl	80027e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc6:	f000 f881 	bl	8000ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dca:	f000 f9e7 	bl	800119c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dce:	f000 f9c5 	bl	800115c <MX_DMA_Init>
  MX_I2C1_Init();
 8000dd2:	f000 f901 	bl	8000fd8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000dd6:	f000 f92d 	bl	8001034 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000dda:	f000 f95b 	bl	8001094 <MX_SPI1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000dde:	f000 f98f 	bl	8001100 <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 8000de2:	f000 f8dd 	bl	8000fa0 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 8000de6:	f006 ffa5 	bl	8007d34 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */

  	  	  /*** Input_Signal masyvo pradinis pildymas ***/
    	  for(int i = 0; i < BUFF_SIZE; i++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	e019      	b.n	8000e24 <main+0x90>
    	  {
    		  Input_Signal[i] = audio_data[audio_ptr];
 8000df0:	4b30      	ldr	r3, [pc, #192]	; (8000eb4 <main+0x120>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a30      	ldr	r2, [pc, #192]	; (8000eb8 <main+0x124>)
 8000df6:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000dfa:	4a30      	ldr	r2, [pc, #192]	; (8000ebc <main+0x128>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    		  audio_ptr++;
 8000e02:	4b2c      	ldr	r3, [pc, #176]	; (8000eb4 <main+0x120>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	3301      	adds	r3, #1
 8000e08:	4a2a      	ldr	r2, [pc, #168]	; (8000eb4 <main+0x120>)
 8000e0a:	6013      	str	r3, [r2, #0]
    		  if(audio_ptr == audio_data_size) audio_ptr = 0;
 8000e0c:	4b29      	ldr	r3, [pc, #164]	; (8000eb4 <main+0x120>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b2b      	ldr	r3, [pc, #172]	; (8000ec0 <main+0x12c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d102      	bne.n	8000e1e <main+0x8a>
 8000e18:	4b26      	ldr	r3, [pc, #152]	; (8000eb4 <main+0x120>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
    	  for(int i = 0; i < BUFF_SIZE; i++)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	3301      	adds	r3, #1
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b7f      	cmp	r3, #127	; 0x7f
 8000e28:	dde2      	ble.n	8000df0 <main+0x5c>
    	  }


    	  /*** Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
    	  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 60, SAMPLING_FREQ) != AUDIO_OK)
 8000e2a:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000e2e:	213c      	movs	r1, #60	; 0x3c
 8000e30:	2004      	movs	r0, #4
 8000e32:	f001 fa9b 	bl	800236c <BSP_AUDIO_OUT_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <main+0xac>
    	  {
    		  Error_Handler();
 8000e3c:	f000 fb84 	bl	8001548 <Error_Handler>
    	  }


    	  /*** Fill Output Buffer ***/
    	  for(int i = 0; i < BUFF_SIZE; i++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	e015      	b.n	8000e72 <main+0xde>
    	  {
    		  OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	491c      	ldr	r1, [pc, #112]	; (8000ebc <main+0x128>)
 8000e4c:	683a      	ldr	r2, [r7, #0]
 8000e4e:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000e52:	4a1c      	ldr	r2, [pc, #112]	; (8000ec4 <main+0x130>)
 8000e54:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	      OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];	//Mono Audio
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	4917      	ldr	r1, [pc, #92]	; (8000ebc <main+0x128>)
 8000e60:	683a      	ldr	r2, [r7, #0]
 8000e62:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000e66:	4a17      	ldr	r2, [pc, #92]	; (8000ec4 <main+0x130>)
 8000e68:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	  for(int i = 0; i < BUFF_SIZE; i++)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	2b7f      	cmp	r3, #127	; 0x7f
 8000e76:	dde6      	ble.n	8000e46 <main+0xb2>
    	  }


    	  /*** Start Audio play ***/
    	  BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], BUFF_SIZE*2);
 8000e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e7c:	4811      	ldr	r0, [pc, #68]	; (8000ec4 <main+0x130>)
 8000e7e:	f001 fac3 	bl	8002408 <BSP_AUDIO_OUT_Play>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000e82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e86:	4810      	ldr	r0, [pc, #64]	; (8000ec8 <main+0x134>)
 8000e88:	f002 fced 	bl	8003866 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000e8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e90:	f001 fd18 	bl	80028c4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000e94:	e7f5      	b.n	8000e82 <main+0xee>
 8000e96:	bf00      	nop
 8000e98:	20000404 	.word	0x20000404
 8000e9c:	20000f44 	.word	0x20000f44
 8000ea0:	20000f48 	.word	0x20000f48
 8000ea4:	20000f4c 	.word	0x20000f4c
 8000ea8:	20000410 	.word	0x20000410
 8000eac:	20000f50 	.word	0x20000f50
 8000eb0:	20000f54 	.word	0x20000f54
 8000eb4:	20000f40 	.word	0x20000f40
 8000eb8:	0800b4a0 	.word	0x0800b4a0
 8000ebc:	20000b40 	.word	0x20000b40
 8000ec0:	20000400 	.word	0x20000400
 8000ec4:	20000d40 	.word	0x20000d40
 8000ec8:	40020c00 	.word	0x40020c00

08000ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b094      	sub	sp, #80	; 0x50
 8000ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed2:	f107 0320 	add.w	r3, r7, #32
 8000ed6:	2230      	movs	r2, #48	; 0x30
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f008 fe5e 	bl	8009b9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	4b28      	ldr	r3, [pc, #160]	; (8000f98 <SystemClock_Config+0xcc>)
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	4a27      	ldr	r2, [pc, #156]	; (8000f98 <SystemClock_Config+0xcc>)
 8000efa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efe:	6413      	str	r3, [r2, #64]	; 0x40
 8000f00:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <SystemClock_Config+0xcc>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <SystemClock_Config+0xd0>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a21      	ldr	r2, [pc, #132]	; (8000f9c <SystemClock_Config+0xd0>)
 8000f16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	; (8000f9c <SystemClock_Config+0xd0>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f32:	2302      	movs	r3, #2
 8000f34:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f36:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f3c:	2308      	movs	r3, #8
 8000f3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f40:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f46:	2302      	movs	r3, #2
 8000f48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4e:	f107 0320 	add.w	r3, r7, #32
 8000f52:	4618      	mov	r0, r3
 8000f54:	f005 fa56 	bl	8006404 <HAL_RCC_OscConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f5e:	f000 faf3 	bl	8001548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f62:	230f      	movs	r3, #15
 8000f64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f66:	2302      	movs	r3, #2
 8000f68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f6e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	2105      	movs	r1, #5
 8000f80:	4618      	mov	r0, r3
 8000f82:	f005 fcb7 	bl	80068f4 <HAL_RCC_ClockConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f8c:	f000 fadc 	bl	8001548 <Error_Handler>
  }
}
 8000f90:	bf00      	nop
 8000f92:	3750      	adds	r7, #80	; 0x50
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40007000 	.word	0x40007000

08000fa0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <MX_CRC_Init+0x30>)
 8000fa6:	4a0b      	ldr	r2, [pc, #44]	; (8000fd4 <MX_CRC_Init+0x34>)
 8000fa8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000faa:	4809      	ldr	r0, [pc, #36]	; (8000fd0 <MX_CRC_Init+0x30>)
 8000fac:	f001 fdbf 	bl	8002b2e <HAL_CRC_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000fb6:	f000 fac7 	bl	8001548 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000fba:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <MX_CRC_Init+0x30>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	4b03      	ldr	r3, [pc, #12]	; (8000fd0 <MX_CRC_Init+0x30>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f042 0201 	orr.w	r2, r2, #1
 8000fc8:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200004d8 	.word	0x200004d8
 8000fd4:	40023000 	.word	0x40023000

08000fd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fde:	4a13      	ldr	r2, [pc, #76]	; (800102c <MX_I2C1_Init+0x54>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fe4:	4a12      	ldr	r2, [pc, #72]	; (8001030 <MX_I2C1_Init+0x58>)
 8000fe6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ff6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ffa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_I2C1_Init+0x50>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <MX_I2C1_Init+0x50>)
 800100a:	2200      	movs	r2, #0
 800100c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_I2C1_Init+0x50>)
 8001010:	2200      	movs	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_I2C1_Init+0x50>)
 8001016:	f002 fc41 	bl	800389c <HAL_I2C_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001020:	f000 fa92 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200004e0 	.word	0x200004e0
 800102c:	40005400 	.word	0x40005400
 8001030:	000186a0 	.word	0x000186a0

08001034 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <MX_I2S3_Init+0x54>)
 800103a:	4a14      	ldr	r2, [pc, #80]	; (800108c <MX_I2S3_Init+0x58>)
 800103c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800103e:	4b12      	ldr	r3, [pc, #72]	; (8001088 <MX_I2S3_Init+0x54>)
 8001040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001044:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001046:	4b10      	ldr	r3, [pc, #64]	; (8001088 <MX_I2S3_Init+0x54>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <MX_I2S3_Init+0x54>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001052:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <MX_I2S3_Init+0x54>)
 8001054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001058:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800105a:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <MX_I2S3_Init+0x54>)
 800105c:	4a0c      	ldr	r2, [pc, #48]	; (8001090 <MX_I2S3_Init+0x5c>)
 800105e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_I2S3_Init+0x54>)
 8001062:	2200      	movs	r2, #0
 8001064:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <MX_I2S3_Init+0x54>)
 8001068:	2200      	movs	r2, #0
 800106a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <MX_I2S3_Init+0x54>)
 800106e:	2200      	movs	r2, #0
 8001070:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001072:	4805      	ldr	r0, [pc, #20]	; (8001088 <MX_I2S3_Init+0x54>)
 8001074:	f003 fc10 	bl	8004898 <HAL_I2S_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800107e:	f000 fa63 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000534 	.word	0x20000534
 800108c:	40003c00 	.word	0x40003c00
 8001090:	00017700 	.word	0x00017700

08001094 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001098:	4b17      	ldr	r3, [pc, #92]	; (80010f8 <MX_SPI1_Init+0x64>)
 800109a:	4a18      	ldr	r2, [pc, #96]	; (80010fc <MX_SPI1_Init+0x68>)
 800109c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800109e:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010a6:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ac:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010b2:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010b8:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010d8:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010da:	2200      	movs	r2, #0
 80010dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010e0:	220a      	movs	r2, #10
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010e4:	4804      	ldr	r0, [pc, #16]	; (80010f8 <MX_SPI1_Init+0x64>)
 80010e6:	f005 ff7d 	bl	8006fe4 <HAL_SPI_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010f0:	f000 fa2a 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200005dc 	.word	0x200005dc
 80010fc:	40013000 	.word	0x40013000

08001100 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001104:	4b14      	ldr	r3, [pc, #80]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001106:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800110a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800110e:	2204      	movs	r2, #4
 8001110:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001114:	2202      	movs	r2, #2
 8001116:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001118:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001120:	2202      	movs	r2, #2
 8001122:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001124:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001126:	2200      	movs	r2, #0
 8001128:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800112c:	2200      	movs	r2, #0
 800112e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001130:	4b09      	ldr	r3, [pc, #36]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001132:	2200      	movs	r2, #0
 8001134:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001138:	2201      	movs	r2, #1
 800113a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800113c:	4b06      	ldr	r3, [pc, #24]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800113e:	2200      	movs	r2, #0
 8001140:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001144:	f004 f934 	bl	80053b0 <HAL_PCD_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800114e:	f000 f9fb 	bl	8001548 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000634 	.word	0x20000634

0800115c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <MX_DMA_Init+0x3c>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a0b      	ldr	r2, [pc, #44]	; (8001198 <MX_DMA_Init+0x3c>)
 800116c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b09      	ldr	r3, [pc, #36]	; (8001198 <MX_DMA_Init+0x3c>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	2010      	movs	r0, #16
 8001184:	f001 fc9d 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001188:	2010      	movs	r0, #16
 800118a:	f001 fcb6 	bl	8002afa <HAL_NVIC_EnableIRQ>

}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40023800 	.word	0x40023800

0800119c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	; 0x30
 80011a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
 80011b6:	4b72      	ldr	r3, [pc, #456]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ba:	4a71      	ldr	r2, [pc, #452]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011bc:	f043 0310 	orr.w	r3, r3, #16
 80011c0:	6313      	str	r3, [r2, #48]	; 0x30
 80011c2:	4b6f      	ldr	r3, [pc, #444]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	f003 0310 	and.w	r3, r3, #16
 80011ca:	61bb      	str	r3, [r7, #24]
 80011cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	4a6a      	ldr	r2, [pc, #424]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6313      	str	r3, [r2, #48]	; 0x30
 80011de:	4b68      	ldr	r3, [pc, #416]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	4b64      	ldr	r3, [pc, #400]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a63      	ldr	r2, [pc, #396]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b61      	ldr	r3, [pc, #388]	; (8001380 <MX_GPIO_Init+0x1e4>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	4b5d      	ldr	r3, [pc, #372]	; (8001380 <MX_GPIO_Init+0x1e4>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	4a5c      	ldr	r2, [pc, #368]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6313      	str	r3, [r2, #48]	; 0x30
 8001216:	4b5a      	ldr	r3, [pc, #360]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	4b56      	ldr	r3, [pc, #344]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a55      	ldr	r2, [pc, #340]	; (8001380 <MX_GPIO_Init+0x1e4>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b53      	ldr	r3, [pc, #332]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	4b4f      	ldr	r3, [pc, #316]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a4e      	ldr	r2, [pc, #312]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <MX_GPIO_Init+0x1e4>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	2108      	movs	r1, #8
 800125e:	4849      	ldr	r0, [pc, #292]	; (8001384 <MX_GPIO_Init+0x1e8>)
 8001260:	f002 fae8 	bl	8003834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2101      	movs	r1, #1
 8001268:	4847      	ldr	r0, [pc, #284]	; (8001388 <MX_GPIO_Init+0x1ec>)
 800126a:	f002 fae3 	bl	8003834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800126e:	2200      	movs	r2, #0
 8001270:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001274:	4845      	ldr	r0, [pc, #276]	; (800138c <MX_GPIO_Init+0x1f0>)
 8001276:	f002 fadd 	bl	8003834 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800127a:	2308      	movs	r3, #8
 800127c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127e:	2301      	movs	r3, #1
 8001280:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001286:	2300      	movs	r3, #0
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	4619      	mov	r1, r3
 8001290:	483c      	ldr	r0, [pc, #240]	; (8001384 <MX_GPIO_Init+0x1e8>)
 8001292:	f002 f837 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001296:	2301      	movs	r3, #1
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129a:	2301      	movs	r3, #1
 800129c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	4836      	ldr	r0, [pc, #216]	; (8001388 <MX_GPIO_Init+0x1ec>)
 80012ae:	f002 f829 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80012b2:	2308      	movs	r3, #8
 80012b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012be:	2300      	movs	r3, #0
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012c2:	2305      	movs	r3, #5
 80012c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80012c6:	f107 031c 	add.w	r3, r7, #28
 80012ca:	4619      	mov	r1, r3
 80012cc:	482e      	ldr	r0, [pc, #184]	; (8001388 <MX_GPIO_Init+0x1ec>)
 80012ce:	f002 f819 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012d2:	2301      	movs	r3, #1
 80012d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012d6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80012da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	4619      	mov	r1, r3
 80012e6:	482a      	ldr	r0, [pc, #168]	; (8001390 <MX_GPIO_Init+0x1f4>)
 80012e8:	f002 f80c 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012ec:	2304      	movs	r3, #4
 80012ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012f8:	f107 031c 	add.w	r3, r7, #28
 80012fc:	4619      	mov	r1, r3
 80012fe:	4825      	ldr	r0, [pc, #148]	; (8001394 <MX_GPIO_Init+0x1f8>)
 8001300:	f002 f800 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001308:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001316:	2305      	movs	r3, #5
 8001318:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	481c      	ldr	r0, [pc, #112]	; (8001394 <MX_GPIO_Init+0x1f8>)
 8001322:	f001 ffef 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001326:	f24f 0310 	movw	r3, #61456	; 0xf010
 800132a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	4813      	ldr	r0, [pc, #76]	; (800138c <MX_GPIO_Init+0x1f0>)
 8001340:	f001 ffe0 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001344:	2320      	movs	r3, #32
 8001346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001348:	2300      	movs	r3, #0
 800134a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	4619      	mov	r1, r3
 8001356:	480d      	ldr	r0, [pc, #52]	; (800138c <MX_GPIO_Init+0x1f0>)
 8001358:	f001 ffd4 	bl	8003304 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800135c:	2302      	movs	r3, #2
 800135e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001360:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	4619      	mov	r1, r3
 8001370:	4804      	ldr	r0, [pc, #16]	; (8001384 <MX_GPIO_Init+0x1e8>)
 8001372:	f001 ffc7 	bl	8003304 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001376:	bf00      	nop
 8001378:	3730      	adds	r7, #48	; 0x30
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800
 8001384:	40021000 	.word	0x40021000
 8001388:	40020800 	.word	0x40020800
 800138c:	40020c00 	.word	0x40020c00
 8001390:	40020000 	.word	0x40020000
 8001394:	40020400 	.word	0x40020400

08001398 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
	/* 1/2 buferio pertrauktis
	 * - atliekame 1-os dalies reiksmi atnaujinima
	 * - atliekame 1-os dalies filtravima ir t.t.
	 */
	void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
	{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0

		/*** Input_Signal masyvo pildymas ***/
		for(int i = 0; i < BUFF_SIZE/2; i++)
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	e019      	b.n	80013d8 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x40>
		{
		  	Input_Signal[i] = audio_data[audio_ptr];
 80013a4:	4b29      	ldr	r3, [pc, #164]	; (800144c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a29      	ldr	r2, [pc, #164]	; (8001450 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb8>)
 80013aa:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80013ae:	4a29      	ldr	r2, [pc, #164]	; (8001454 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xbc>)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  	audio_ptr++;
 80013b6:	4b25      	ldr	r3, [pc, #148]	; (800144c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	4a23      	ldr	r2, [pc, #140]	; (800144c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 80013be:	6013      	str	r3, [r2, #0]
		  	if(audio_ptr == audio_data_size) audio_ptr = 0;
 80013c0:	4b22      	ldr	r3, [pc, #136]	; (800144c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d102      	bne.n	80013d2 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x3a>
 80013cc:	4b1f      	ldr	r3, [pc, #124]	; (800144c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < BUFF_SIZE/2; i++)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	3301      	adds	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2b3f      	cmp	r3, #63	; 0x3f
 80013dc:	dde2      	ble.n	80013a4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc>
		}

		/*** Signalo apdorojimas ***/
		for(int i = 0; i < BUFF_SIZE/2; i++)
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	e00f      	b.n	8001404 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x6c>

			//Echo demo
			//Output_Signal[i] = Echo(Input_Signal[i]);

			// Tremolo
			Output_Signal[i] = Tremolo(Input_Signal[i]);
 80013e4:	4a1b      	ldr	r2, [pc, #108]	; (8001454 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xbc>)
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fc4f 	bl	8000c90 <Tremolo>
 80013f2:	4603      	mov	r3, r0
 80013f4:	4619      	mov	r1, r3
 80013f6:	4a19      	ldr	r2, [pc, #100]	; (800145c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < BUFF_SIZE/2; i++)
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	3301      	adds	r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	2b3f      	cmp	r3, #63	; 0x3f
 8001408:	ddec      	ble.n	80013e4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x4c>

		}

		 /*** Fill Output Buffer ***/
		 for(int i = 0; i < BUFF_SIZE/2; i++)
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	e015      	b.n	800143c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xa4>
		 {
			 //OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
			 //OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];
			 OutputBuffer[(i<<1)] = (int16_t)Output_Signal[i];
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4911      	ldr	r1, [pc, #68]	; (800145c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800141c:	4a10      	ldr	r2, [pc, #64]	; (8001460 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc8>)
 800141e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			 OutputBuffer[(i<<1)+1] = (int16_t)Output_Signal[i];
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	3301      	adds	r3, #1
 8001428:	490c      	ldr	r1, [pc, #48]	; (800145c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8001430:	4a0b      	ldr	r2, [pc, #44]	; (8001460 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc8>)
 8001432:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(int i = 0; i < BUFF_SIZE/2; i++)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	3301      	adds	r3, #1
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b3f      	cmp	r3, #63	; 0x3f
 8001440:	dde6      	ble.n	8001410 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x78>
		 }


	} //END BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
 8001442:	bf00      	nop
 8001444:	bf00      	nop
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000f40 	.word	0x20000f40
 8001450:	0800b4a0 	.word	0x0800b4a0
 8001454:	20000b40 	.word	0x20000b40
 8001458:	20000400 	.word	0x20000400
 800145c:	20000c40 	.word	0x20000c40
 8001460:	20000d40 	.word	0x20000d40

08001464 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
	 * - nukreipiame rodykle i bufferio pradzia
	 * - atliekame 2-os dalies reiksmiu atnaujinima
	 * - atliekame 2-os dalies filtravima ir t.t.	 *
	 */
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], BUFF_SIZE*2);
 800146a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800146e:	482f      	ldr	r0, [pc, #188]	; (800152c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 8001470:	f000 fff4 	bl	800245c <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001474:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001478:	482d      	ldr	r0, [pc, #180]	; (8001530 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xcc>)
 800147a:	f002 f9f4 	bl	8003866 <HAL_GPIO_TogglePin>

		/*** Input_Signal masyvo pildymas ***/
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 800147e:	2340      	movs	r3, #64	; 0x40
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	e019      	b.n	80014b8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x54>
		{
		  	Input_Signal[i] = audio_data[audio_ptr];
 8001484:	4b2b      	ldr	r3, [pc, #172]	; (8001534 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a2b      	ldr	r2, [pc, #172]	; (8001538 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd4>)
 800148a:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800148e:	4a2b      	ldr	r2, [pc, #172]	; (800153c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd8>)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  	audio_ptr++;
 8001496:	4b27      	ldr	r3, [pc, #156]	; (8001534 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	3301      	adds	r3, #1
 800149c:	4a25      	ldr	r2, [pc, #148]	; (8001534 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 800149e:	6013      	str	r3, [r2, #0]
		  	if(audio_ptr == audio_data_size) audio_ptr = 0;
 80014a0:	4b24      	ldr	r3, [pc, #144]	; (8001534 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b26      	ldr	r3, [pc, #152]	; (8001540 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xdc>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d102      	bne.n	80014b2 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4e>
 80014ac:	4b21      	ldr	r3, [pc, #132]	; (8001534 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	3301      	adds	r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2b7f      	cmp	r3, #127	; 0x7f
 80014bc:	dde2      	ble.n	8001484 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>
		}

		/*** Signalo apdorojimas ***/
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 80014be:	2340      	movs	r3, #64	; 0x40
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	e00f      	b.n	80014e4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x80>

			//Echo demo
			//Output_Signal[i] = Echo(Input_Signal[i]);

			//Tremolo
			Output_Signal[i] = Tremolo(Input_Signal[i]);
 80014c4:	4a1d      	ldr	r2, [pc, #116]	; (800153c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd8>)
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fbdf 	bl	8000c90 <Tremolo>
 80014d2:	4603      	mov	r3, r0
 80014d4:	4619      	mov	r1, r3
 80014d6:	4a1b      	ldr	r2, [pc, #108]	; (8001544 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	3301      	adds	r3, #1
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	2b7f      	cmp	r3, #127	; 0x7f
 80014e8:	ddec      	ble.n	80014c4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x60>
		}

		 /*** Fill Output Buffer ***/
		 for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 80014ea:	2340      	movs	r3, #64	; 0x40
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	e015      	b.n	800151c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xb8>
		 {
			 //OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
		     //OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];
		     OutputBuffer[(i<<1)] = (int16_t)Output_Signal[i];
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4913      	ldr	r1, [pc, #76]	; (8001544 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 80014fc:	4a0b      	ldr	r2, [pc, #44]	; (800152c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 80014fe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		     OutputBuffer[(i<<1)+1] = (int16_t)Output_Signal[i];
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	3301      	adds	r3, #1
 8001508:	490e      	ldr	r1, [pc, #56]	; (8001544 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8001510:	4a06      	ldr	r2, [pc, #24]	; (800152c <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 8001512:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3301      	adds	r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b7f      	cmp	r3, #127	; 0x7f
 8001520:	dde6      	ble.n	80014f0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x8c>
		 }

	} //BSP_AUDIO_OUT_TransferComplete_CallBack(void)
 8001522:	bf00      	nop
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000d40 	.word	0x20000d40
 8001530:	40020c00 	.word	0x40020c00
 8001534:	20000f40 	.word	0x20000f40
 8001538:	0800b4a0 	.word	0x0800b4a0
 800153c:	20000b40 	.word	0x20000b40
 8001540:	20000400 	.word	0x20000400
 8001544:	20000c40 	.word	0x20000c40

08001548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800154c:	b672      	cpsid	i
}
 800154e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8001550:	2201      	movs	r2, #1
 8001552:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001556:	4802      	ldr	r0, [pc, #8]	; (8001560 <Error_Handler+0x18>)
 8001558:	f002 f96c 	bl	8003834 <HAL_GPIO_WritePin>
  while (1)
 800155c:	e7fe      	b.n	800155c <Error_Handler+0x14>
 800155e:	bf00      	nop
 8001560:	40020c00 	.word	0x40020c00

08001564 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <HAL_MspInit+0x4c>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	4a0f      	ldr	r2, [pc, #60]	; (80015b0 <HAL_MspInit+0x4c>)
 8001574:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001578:	6453      	str	r3, [r2, #68]	; 0x44
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001586:	2300      	movs	r3, #0
 8001588:	603b      	str	r3, [r7, #0]
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_MspInit+0x4c>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	4a08      	ldr	r2, [pc, #32]	; (80015b0 <HAL_MspInit+0x4c>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001594:	6413      	str	r3, [r2, #64]	; 0x40
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015a2:	2007      	movs	r0, #7
 80015a4:	f001 fa82 	bl	8002aac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40023800 	.word	0x40023800

080015b4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0b      	ldr	r2, [pc, #44]	; (80015f0 <HAL_CRC_MspInit+0x3c>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d10d      	bne.n	80015e2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <HAL_CRC_MspInit+0x40>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a09      	ldr	r2, [pc, #36]	; (80015f4 <HAL_CRC_MspInit+0x40>)
 80015d0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <HAL_CRC_MspInit+0x40>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40023000 	.word	0x40023000
 80015f4:	40023800 	.word	0x40023800

080015f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a19      	ldr	r2, [pc, #100]	; (800167c <HAL_I2C_MspInit+0x84>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d12c      	bne.n	8001674 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a17      	ldr	r2, [pc, #92]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001636:	f44f 7310 	mov.w	r3, #576	; 0x240
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163c:	2312      	movs	r3, #18
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001640:	2301      	movs	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001648:	2304      	movs	r3, #4
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	480c      	ldr	r0, [pc, #48]	; (8001684 <HAL_I2C_MspInit+0x8c>)
 8001654:	f001 fe56 	bl	8003304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001662:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001666:	6413      	str	r3, [r2, #64]	; 0x40
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001674:	bf00      	nop
 8001676:	3728      	adds	r7, #40	; 0x28
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40005400 	.word	0x40005400
 8001680:	40023800 	.word	0x40023800
 8001684:	40020400 	.word	0x40020400

08001688 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <HAL_I2C_MspDeInit+0x38>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d10e      	bne.n	80016b8 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <HAL_I2C_MspDeInit+0x3c>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169e:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <HAL_I2C_MspDeInit+0x3c>)
 80016a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80016a4:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 80016a6:	2140      	movs	r1, #64	; 0x40
 80016a8:	4807      	ldr	r0, [pc, #28]	; (80016c8 <HAL_I2C_MspDeInit+0x40>)
 80016aa:	f001 ffc7 	bl	800363c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80016ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b2:	4805      	ldr	r0, [pc, #20]	; (80016c8 <HAL_I2C_MspDeInit+0x40>)
 80016b4:	f001 ffc2 	bl	800363c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40005400 	.word	0x40005400
 80016c4:	40023800 	.word	0x40023800
 80016c8:	40020400 	.word	0x40020400

080016cc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08e      	sub	sp, #56	; 0x38
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016e4:	f107 0314 	add.w	r3, r7, #20
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a49      	ldr	r2, [pc, #292]	; (800181c <HAL_I2S_MspInit+0x150>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	f040 808b 	bne.w	8001814 <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80016fe:	2301      	movs	r3, #1
 8001700:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001702:	23c0      	movs	r3, #192	; 0xc0
 8001704:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001706:	2302      	movs	r3, #2
 8001708:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4618      	mov	r0, r3
 8001710:	f005 fafc 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800171a:	f7ff ff15 	bl	8001548 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	4b3f      	ldr	r3, [pc, #252]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	4a3e      	ldr	r2, [pc, #248]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001728:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800172c:	6413      	str	r3, [r2, #64]	; 0x40
 800172e:	4b3c      	ldr	r3, [pc, #240]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	4b38      	ldr	r3, [pc, #224]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a37      	ldr	r2, [pc, #220]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b35      	ldr	r3, [pc, #212]	; (8001820 <HAL_I2S_MspInit+0x154>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	4b31      	ldr	r3, [pc, #196]	; (8001820 <HAL_I2S_MspInit+0x154>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a30      	ldr	r2, [pc, #192]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001760:	f043 0304 	orr.w	r3, r3, #4
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b2e      	ldr	r3, [pc, #184]	; (8001820 <HAL_I2S_MspInit+0x154>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0304 	and.w	r3, r3, #4
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001772:	2310      	movs	r3, #16
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001782:	2306      	movs	r3, #6
 8001784:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	4825      	ldr	r0, [pc, #148]	; (8001824 <HAL_I2S_MspInit+0x158>)
 800178e:	f001 fdb9 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001792:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001796:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017a4:	2306      	movs	r3, #6
 80017a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	481e      	ldr	r0, [pc, #120]	; (8001828 <HAL_I2S_MspInit+0x15c>)
 80017b0:	f001 fda8 	bl	8003304 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017b6:	4a1e      	ldr	r2, [pc, #120]	; (8001830 <HAL_I2S_MspInit+0x164>)
 80017b8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80017ba:	4b1c      	ldr	r3, [pc, #112]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017bc:	2200      	movs	r2, #0
 80017be:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017c0:	4b1a      	ldr	r3, [pc, #104]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017c2:	2240      	movs	r2, #64	; 0x40
 80017c4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c6:	4b19      	ldr	r3, [pc, #100]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017cc:	4b17      	ldr	r3, [pc, #92]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017d2:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d4:	4b15      	ldr	r3, [pc, #84]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017da:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017dc:	4b13      	ldr	r3, [pc, #76]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017e2:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017f0:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80017f8:	480c      	ldr	r0, [pc, #48]	; (800182c <HAL_I2S_MspInit+0x160>)
 80017fa:	f001 f9b5 	bl	8002b68 <HAL_DMA_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8001804:	f7ff fea0 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_I2S_MspInit+0x160>)
 800180c:	639a      	str	r2, [r3, #56]	; 0x38
 800180e:	4a07      	ldr	r2, [pc, #28]	; (800182c <HAL_I2S_MspInit+0x160>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001814:	bf00      	nop
 8001816:	3738      	adds	r7, #56	; 0x38
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40003c00 	.word	0x40003c00
 8001820:	40023800 	.word	0x40023800
 8001824:	40020000 	.word	0x40020000
 8001828:	40020800 	.word	0x40020800
 800182c:	2000057c 	.word	0x2000057c
 8001830:	40026088 	.word	0x40026088

08001834 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a19      	ldr	r2, [pc, #100]	; (80018b8 <HAL_SPI_MspInit+0x84>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d12b      	bne.n	80018ae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <HAL_SPI_MspInit+0x88>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185e:	4a17      	ldr	r2, [pc, #92]	; (80018bc <HAL_SPI_MspInit+0x88>)
 8001860:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001864:	6453      	str	r3, [r2, #68]	; 0x44
 8001866:	4b15      	ldr	r3, [pc, #84]	; (80018bc <HAL_SPI_MspInit+0x88>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_SPI_MspInit+0x88>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a10      	ldr	r2, [pc, #64]	; (80018bc <HAL_SPI_MspInit+0x88>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_SPI_MspInit+0x88>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800188e:	23e0      	movs	r3, #224	; 0xe0
 8001890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001892:	2302      	movs	r3, #2
 8001894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800189e:	2305      	movs	r3, #5
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	4619      	mov	r1, r3
 80018a8:	4805      	ldr	r0, [pc, #20]	; (80018c0 <HAL_SPI_MspInit+0x8c>)
 80018aa:	f001 fd2b 	bl	8003304 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018ae:	bf00      	nop
 80018b0:	3728      	adds	r7, #40	; 0x28
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40013000 	.word	0x40013000
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020000 	.word	0x40020000

080018c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018e4:	d147      	bne.n	8001976 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4b25      	ldr	r3, [pc, #148]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4a24      	ldr	r2, [pc, #144]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4b22      	ldr	r3, [pc, #136]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001902:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	481b      	ldr	r0, [pc, #108]	; (8001984 <HAL_PCD_MspInit+0xc0>)
 8001918:	f001 fcf4 	bl	8003304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800191c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2302      	movs	r3, #2
 8001924:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800192e:	230a      	movs	r3, #10
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	4619      	mov	r1, r3
 8001938:	4812      	ldr	r0, [pc, #72]	; (8001984 <HAL_PCD_MspInit+0xc0>)
 800193a:	f001 fce3 	bl	8003304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 8001940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001942:	4a0f      	ldr	r2, [pc, #60]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 8001944:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001948:	6353      	str	r3, [r2, #52]	; 0x34
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a0b      	ldr	r2, [pc, #44]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 8001954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <HAL_PCD_MspInit+0xbc>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	2043      	movs	r0, #67	; 0x43
 800196c:	f001 f8a9 	bl	8002ac2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001970:	2043      	movs	r0, #67	; 0x43
 8001972:	f001 f8c2 	bl	8002afa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001976:	bf00      	nop
 8001978:	3728      	adds	r7, #40	; 0x28
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	40020000 	.word	0x40020000

08001988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800198c:	e7fe      	b.n	800198c <NMI_Handler+0x4>

0800198e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <HardFault_Handler+0x4>

08001994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <MemManage_Handler+0x4>

0800199a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d4:	f000 ff56 	bl	8002884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}

080019dc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <DMA1_Stream5_IRQHandler+0x10>)
 80019e2:	f001 fa25 	bl	8002e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	2000057c 	.word	0x2000057c

080019f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <OTG_FS_IRQHandler+0x10>)
 80019f6:	f003 fdf8 	bl	80055ea <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000634 	.word	0x20000634

08001a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <SystemInit+0x20>)
 8001a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a0e:	4a05      	ldr	r2, [pc, #20]	; (8001a24 <SystemInit+0x20>)
 8001a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a2c:	480d      	ldr	r0, [pc, #52]	; (8001a64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a2e:	490e      	ldr	r1, [pc, #56]	; (8001a68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a30:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a34:	e002      	b.n	8001a3c <LoopCopyDataInit>

08001a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3a:	3304      	adds	r3, #4

08001a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a40:	d3f9      	bcc.n	8001a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a42:	4a0b      	ldr	r2, [pc, #44]	; (8001a70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a44:	4c0b      	ldr	r4, [pc, #44]	; (8001a74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a48:	e001      	b.n	8001a4e <LoopFillZerobss>

08001a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a4c:	3204      	adds	r2, #4

08001a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a50:	d3fb      	bcc.n	8001a4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a52:	f7ff ffd7 	bl	8001a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a56:	f008 f8af 	bl	8009bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5a:	f7ff f99b 	bl	8000d94 <main>
  bx  lr    
 8001a5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a68:	200004b8 	.word	0x200004b8
  ldr r2, =_sidata
 8001a6c:	080cec20 	.word	0x080cec20
  ldr r2, =_sbss
 8001a70:	200004b8 	.word	0x200004b8
  ldr r4, =_ebss
 8001a74:	200011f0 	.word	0x200011f0

08001a78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a78:	e7fe      	b.n	8001a78 <ADC_IRQHandler>
	...

08001a7c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	4603      	mov	r3, r0
 8001a86:	81fb      	strh	r3, [r7, #14]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	81bb      	strh	r3, [r7, #12]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001a94:	f000 fc04 	bl	80022a0 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001a98:	89fb      	ldrh	r3, [r7, #14]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f000 fb01 	bl	80020a8 <CODEC_IO_Write>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001ab0:	89bb      	ldrh	r3, [r7, #12]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d81b      	bhi.n	8001af0 <cs43l22_Init+0x74>
 8001ab8:	a201      	add	r2, pc, #4	; (adr r2, 8001ac0 <cs43l22_Init+0x44>)
 8001aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abe:	bf00      	nop
 8001ac0:	08001ad1 	.word	0x08001ad1
 8001ac4:	08001ad9 	.word	0x08001ad9
 8001ac8:	08001ae1 	.word	0x08001ae1
 8001acc:	08001ae9 	.word	0x08001ae9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001ad0:	4b5b      	ldr	r3, [pc, #364]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001ad2:	22fa      	movs	r2, #250	; 0xfa
 8001ad4:	701a      	strb	r2, [r3, #0]
    break;
 8001ad6:	e00f      	b.n	8001af8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001ad8:	4b59      	ldr	r3, [pc, #356]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001ada:	22af      	movs	r2, #175	; 0xaf
 8001adc:	701a      	strb	r2, [r3, #0]
    break;
 8001ade:	e00b      	b.n	8001af8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8001ae0:	4b57      	ldr	r3, [pc, #348]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001ae2:	22aa      	movs	r2, #170	; 0xaa
 8001ae4:	701a      	strb	r2, [r3, #0]
    break;
 8001ae6:	e007      	b.n	8001af8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001ae8:	4b55      	ldr	r3, [pc, #340]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001aea:	2205      	movs	r2, #5
 8001aec:	701a      	strb	r2, [r3, #0]
    break;    
 8001aee:	e003      	b.n	8001af8 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8001af0:	4b53      	ldr	r3, [pc, #332]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001af2:	2205      	movs	r2, #5
 8001af4:	701a      	strb	r2, [r3, #0]
    break;    
 8001af6:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001af8:	89fb      	ldrh	r3, [r7, #14]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	4a50      	ldr	r2, [pc, #320]	; (8001c40 <cs43l22_Init+0x1c4>)
 8001afe:	7812      	ldrb	r2, [r2, #0]
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	2104      	movs	r1, #4
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 facf 	bl	80020a8 <CODEC_IO_Write>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	4413      	add	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001b14:	89fb      	ldrh	r3, [r7, #14]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2281      	movs	r2, #129	; 0x81
 8001b1a:	2105      	movs	r1, #5
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 fac3 	bl	80020a8 <CODEC_IO_Write>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461a      	mov	r2, r3
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	4413      	add	r3, r2
 8001b2a:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001b2c:	89fb      	ldrh	r3, [r7, #14]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2204      	movs	r2, #4
 8001b32:	2106      	movs	r1, #6
 8001b34:	4618      	mov	r0, r3
 8001b36:	f000 fab7 	bl	80020a8 <CODEC_IO_Write>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	4413      	add	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001b44:	7afa      	ldrb	r2, [r7, #11]
 8001b46:	89fb      	ldrh	r3, [r7, #14]
 8001b48:	4611      	mov	r1, r2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f964 	bl	8001e18 <cs43l22_SetVolume>
 8001b50:	4602      	mov	r2, r0
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	4413      	add	r3, r2
 8001b56:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001b58:	89bb      	ldrh	r3, [r7, #12]
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d023      	beq.n	8001ba6 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001b5e:	89fb      	ldrh	r3, [r7, #14]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2206      	movs	r2, #6
 8001b64:	210f      	movs	r1, #15
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 fa9e 	bl	80020a8 <CODEC_IO_Write>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	4413      	add	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001b76:	89fb      	ldrh	r3, [r7, #14]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2124      	movs	r1, #36	; 0x24
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fa92 	bl	80020a8 <CODEC_IO_Write>
 8001b84:	4603      	mov	r3, r0
 8001b86:	461a      	mov	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001b8e:	89fb      	ldrh	r3, [r7, #14]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2200      	movs	r2, #0
 8001b94:	2125      	movs	r1, #37	; 0x25
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 fa86 	bl	80020a8 <CODEC_IO_Write>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8001ba6:	89fb      	ldrh	r3, [r7, #14]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2200      	movs	r2, #0
 8001bac:	210a      	movs	r1, #10
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 fa7a 	bl	80020a8 <CODEC_IO_Write>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	4413      	add	r3, r2
 8001bbc:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001bbe:	89fb      	ldrh	r3, [r7, #14]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2204      	movs	r2, #4
 8001bc4:	210e      	movs	r1, #14
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 fa6e 	bl	80020a8 <CODEC_IO_Write>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461a      	mov	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001bd6:	89fb      	ldrh	r3, [r7, #14]
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2127      	movs	r1, #39	; 0x27
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fa62 	bl	80020a8 <CODEC_IO_Write>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	4413      	add	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8001bee:	89fb      	ldrh	r3, [r7, #14]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	220f      	movs	r2, #15
 8001bf4:	211f      	movs	r1, #31
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 fa56 	bl	80020a8 <CODEC_IO_Write>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	4413      	add	r3, r2
 8001c04:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001c06:	89fb      	ldrh	r3, [r7, #14]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	220a      	movs	r2, #10
 8001c0c:	211a      	movs	r1, #26
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 fa4a 	bl	80020a8 <CODEC_IO_Write>
 8001c14:	4603      	mov	r3, r0
 8001c16:	461a      	mov	r2, r3
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001c1e:	89fb      	ldrh	r3, [r7, #14]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	220a      	movs	r2, #10
 8001c24:	211b      	movs	r1, #27
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 fa3e 	bl	80020a8 <CODEC_IO_Write>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	461a      	mov	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	4413      	add	r3, r2
 8001c34:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001c36:	697b      	ldr	r3, [r7, #20]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000f5c 	.word	0x20000f5c

08001c44 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001c48:	f000 fb62 	bl	8002310 <AUDIO_IO_DeInit>
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001c5a:	f000 fb21 	bl	80022a0 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2101      	movs	r1, #1
 8001c64:	4618      	mov	r0, r3
 8001c66:	f000 fb6d 	bl	8002344 <AUDIO_IO_Read>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	f023 0307 	bic.w	r3, r3, #7
 8001c74:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	6039      	str	r1, [r7, #0]
 8001c8a:	80fb      	strh	r3, [r7, #6]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001c94:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <cs43l22_Play+0x70>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d123      	bne.n	8001ce4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2206      	movs	r2, #6
 8001ca2:	210e      	movs	r1, #14
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f9ff 	bl	80020a8 <CODEC_IO_Write>
 8001caa:	4603      	mov	r3, r0
 8001cac:	461a      	mov	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 f919 	bl	8001ef0 <cs43l22_SetMute>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	229e      	movs	r2, #158	; 0x9e
 8001ccc:	2102      	movs	r1, #2
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 f9ea 	bl	80020a8 <CODEC_IO_Write>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001cde:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <cs43l22_Play+0x70>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001ce4:	68fb      	ldr	r3, [r7, #12]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000458 	.word	0x20000458

08001cf4 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	2101      	movs	r1, #1
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 f8f2 	bl	8001ef0 <cs43l22_SetMute>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4413      	add	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001d14:	88fb      	ldrh	r3, [r7, #6]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	2201      	movs	r2, #1
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f000 f9c3 	bl	80020a8 <CODEC_IO_Write>
 8001d22:	4603      	mov	r3, r0
 8001d24:	461a      	mov	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4413      	add	r3, r2
 8001d2a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
	...

08001d38 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 f8ce 	bl	8001ef0 <cs43l22_SetMute>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4413      	add	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	e002      	b.n	8001d68 <cs43l22_Resume+0x30>
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	3301      	adds	r3, #1
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	2bfe      	cmp	r3, #254	; 0xfe
 8001d6c:	d9f9      	bls.n	8001d62 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <cs43l22_Resume+0x74>)
 8001d74:	7812      	ldrb	r2, [r2, #0]
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	2104      	movs	r1, #4
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 f994 	bl	80020a8 <CODEC_IO_Write>
 8001d80:	4603      	mov	r3, r0
 8001d82:	461a      	mov	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4413      	add	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001d8a:	88fb      	ldrh	r3, [r7, #6]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	229e      	movs	r2, #158	; 0x9e
 8001d90:	2102      	movs	r1, #2
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 f988 	bl	80020a8 <CODEC_IO_Write>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4413      	add	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000f5c 	.word	0x20000f5c

08001db0 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	6039      	str	r1, [r7, #0]
 8001dba:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001dc0:	88fb      	ldrh	r3, [r7, #6]
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 f893 	bl	8001ef0 <cs43l22_SetMute>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	2204      	movs	r2, #4
 8001dd8:	210e      	movs	r1, #14
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f000 f964 	bl	80020a8 <CODEC_IO_Write>
 8001de0:	4603      	mov	r3, r0
 8001de2:	461a      	mov	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4413      	add	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	229f      	movs	r2, #159	; 0x9f
 8001df0:	2102      	movs	r1, #2
 8001df2:	4618      	mov	r0, r3
 8001df4:	f000 f958 	bl	80020a8 <CODEC_IO_Write>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <cs43l22_Stop+0x64>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001e08:	68fb      	ldr	r3, [r7, #12]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000458 	.word	0x20000458

08001e18 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	460a      	mov	r2, r1
 8001e22:	80fb      	strh	r3, [r7, #6]
 8001e24:	4613      	mov	r3, r2
 8001e26:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001e2c:	797b      	ldrb	r3, [r7, #5]
 8001e2e:	2b64      	cmp	r3, #100	; 0x64
 8001e30:	d80b      	bhi.n	8001e4a <cs43l22_SetVolume+0x32>
 8001e32:	797a      	ldrb	r2, [r7, #5]
 8001e34:	4613      	mov	r3, r2
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	1a9b      	subs	r3, r3, r2
 8001e3a:	4a25      	ldr	r2, [pc, #148]	; (8001ed0 <cs43l22_SetVolume+0xb8>)
 8001e3c:	fb82 1203 	smull	r1, r2, r2, r3
 8001e40:	1152      	asrs	r2, r2, #5
 8001e42:	17db      	asrs	r3, r3, #31
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	e000      	b.n	8001e4c <cs43l22_SetVolume+0x34>
 8001e4a:	23ff      	movs	r3, #255	; 0xff
 8001e4c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001e4e:	7afb      	ldrb	r3, [r7, #11]
 8001e50:	2be6      	cmp	r3, #230	; 0xe6
 8001e52:	d91c      	bls.n	8001e8e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001e54:	88fb      	ldrh	r3, [r7, #6]
 8001e56:	b2d8      	uxtb	r0, r3
 8001e58:	7afb      	ldrb	r3, [r7, #11]
 8001e5a:	3319      	adds	r3, #25
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	461a      	mov	r2, r3
 8001e60:	2120      	movs	r1, #32
 8001e62:	f000 f921 	bl	80020a8 <CODEC_IO_Write>
 8001e66:	4603      	mov	r3, r0
 8001e68:	461a      	mov	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001e70:	88fb      	ldrh	r3, [r7, #6]
 8001e72:	b2d8      	uxtb	r0, r3
 8001e74:	7afb      	ldrb	r3, [r7, #11]
 8001e76:	3319      	adds	r3, #25
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	2121      	movs	r1, #33	; 0x21
 8001e7e:	f000 f913 	bl	80020a8 <CODEC_IO_Write>
 8001e82:	4603      	mov	r3, r0
 8001e84:	461a      	mov	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	4413      	add	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	e01b      	b.n	8001ec6 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001e8e:	88fb      	ldrh	r3, [r7, #6]
 8001e90:	b2d8      	uxtb	r0, r3
 8001e92:	7afb      	ldrb	r3, [r7, #11]
 8001e94:	3319      	adds	r3, #25
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2120      	movs	r1, #32
 8001e9c:	f000 f904 	bl	80020a8 <CODEC_IO_Write>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	b2d8      	uxtb	r0, r3
 8001eae:	7afb      	ldrb	r3, [r7, #11]
 8001eb0:	3319      	adds	r3, #25
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2121      	movs	r1, #33	; 0x21
 8001eb8:	f000 f8f6 	bl	80020a8 <CODEC_IO_Write>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	51eb851f 	.word	0x51eb851f

08001ed4 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	6039      	str	r1, [r7, #0]
 8001ede:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
	...

08001ef0 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d124      	bne.n	8001f50 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	22ff      	movs	r2, #255	; 0xff
 8001f0c:	2104      	movs	r1, #4
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 f8ca 	bl	80020a8 <CODEC_IO_Write>
 8001f14:	4603      	mov	r3, r0
 8001f16:	461a      	mov	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2201      	movs	r2, #1
 8001f24:	2122      	movs	r1, #34	; 0x22
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 f8be 	bl	80020a8 <CODEC_IO_Write>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	461a      	mov	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	4413      	add	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2123      	movs	r1, #35	; 0x23
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 f8b2 	bl	80020a8 <CODEC_IO_Write>
 8001f44:	4603      	mov	r3, r0
 8001f46:	461a      	mov	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	e025      	b.n	8001f9c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001f50:	88fb      	ldrh	r3, [r7, #6]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2200      	movs	r2, #0
 8001f56:	2122      	movs	r1, #34	; 0x22
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f000 f8a5 	bl	80020a8 <CODEC_IO_Write>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	461a      	mov	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4413      	add	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001f68:	88fb      	ldrh	r3, [r7, #6]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2123      	movs	r1, #35	; 0x23
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 f899 	bl	80020a8 <CODEC_IO_Write>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	4a08      	ldr	r2, [pc, #32]	; (8001fa8 <cs43l22_SetMute+0xb8>)
 8001f86:	7812      	ldrb	r2, [r2, #0]
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f000 f88b 	bl	80020a8 <CODEC_IO_Write>
 8001f92:	4603      	mov	r3, r0
 8001f94:	461a      	mov	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000f5c 	.word	0x20000f5c

08001fac <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	460a      	mov	r2, r1
 8001fb6:	80fb      	strh	r3, [r7, #6]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001fc0:	797b      	ldrb	r3, [r7, #5]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d84b      	bhi.n	8002060 <cs43l22_SetOutputMode+0xb4>
 8001fc8:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <cs43l22_SetOutputMode+0x24>)
 8001fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fce:	bf00      	nop
 8001fd0:	08001fe1 	.word	0x08001fe1
 8001fd4:	08002001 	.word	0x08002001
 8001fd8:	08002021 	.word	0x08002021
 8001fdc:	08002041 	.word	0x08002041
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001fe0:	88fb      	ldrh	r3, [r7, #6]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	22fa      	movs	r2, #250	; 0xfa
 8001fe6:	2104      	movs	r1, #4
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 f85d 	bl	80020a8 <CODEC_IO_Write>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001ff8:	4b24      	ldr	r3, [pc, #144]	; (800208c <cs43l22_SetOutputMode+0xe0>)
 8001ffa:	22fa      	movs	r2, #250	; 0xfa
 8001ffc:	701a      	strb	r2, [r3, #0]
      break;
 8001ffe:	e03f      	b.n	8002080 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8002000:	88fb      	ldrh	r3, [r7, #6]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	22af      	movs	r2, #175	; 0xaf
 8002006:	2104      	movs	r1, #4
 8002008:	4618      	mov	r0, r3
 800200a:	f000 f84d 	bl	80020a8 <CODEC_IO_Write>
 800200e:	4603      	mov	r3, r0
 8002010:	461a      	mov	r2, r3
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4413      	add	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8002018:	4b1c      	ldr	r3, [pc, #112]	; (800208c <cs43l22_SetOutputMode+0xe0>)
 800201a:	22af      	movs	r2, #175	; 0xaf
 800201c:	701a      	strb	r2, [r3, #0]
      break;
 800201e:	e02f      	b.n	8002080 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8002020:	88fb      	ldrh	r3, [r7, #6]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	22aa      	movs	r2, #170	; 0xaa
 8002026:	2104      	movs	r1, #4
 8002028:	4618      	mov	r0, r3
 800202a:	f000 f83d 	bl	80020a8 <CODEC_IO_Write>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4413      	add	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8002038:	4b14      	ldr	r3, [pc, #80]	; (800208c <cs43l22_SetOutputMode+0xe0>)
 800203a:	22aa      	movs	r2, #170	; 0xaa
 800203c:	701a      	strb	r2, [r3, #0]
      break;
 800203e:	e01f      	b.n	8002080 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8002040:	88fb      	ldrh	r3, [r7, #6]
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2205      	movs	r2, #5
 8002046:	2104      	movs	r1, #4
 8002048:	4618      	mov	r0, r3
 800204a:	f000 f82d 	bl	80020a8 <CODEC_IO_Write>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4413      	add	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <cs43l22_SetOutputMode+0xe0>)
 800205a:	2205      	movs	r2, #5
 800205c:	701a      	strb	r2, [r3, #0]
      break;    
 800205e:	e00f      	b.n	8002080 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8002060:	88fb      	ldrh	r3, [r7, #6]
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2205      	movs	r2, #5
 8002066:	2104      	movs	r1, #4
 8002068:	4618      	mov	r0, r3
 800206a:	f000 f81d 	bl	80020a8 <CODEC_IO_Write>
 800206e:	4603      	mov	r3, r0
 8002070:	461a      	mov	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4413      	add	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <cs43l22_SetOutputMode+0xe0>)
 800207a:	2205      	movs	r2, #5
 800207c:	701a      	strb	r2, [r3, #0]
      break;
 800207e:	bf00      	nop
  }  
  return counter;
 8002080:	68fb      	ldr	r3, [r7, #12]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000f5c 	.word	0x20000f5c

08002090 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	80fb      	strh	r3, [r7, #6]
  return 0;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
 80020b2:	460b      	mov	r3, r1
 80020b4:	71bb      	strb	r3, [r7, #6]
 80020b6:	4613      	mov	r3, r2
 80020b8:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80020be:	797a      	ldrb	r2, [r7, #5]
 80020c0:	79b9      	ldrb	r1, [r7, #6]
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f000 f92a 	bl	800231e <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	b2db      	uxtb	r3, r3
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80020dc:	480e      	ldr	r0, [pc, #56]	; (8002118 <I2Cx_Init+0x40>)
 80020de:	f002 f871 	bl	80041c4 <HAL_I2C_GetState>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d114      	bne.n	8002112 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <I2Cx_Init+0x40>)
 80020ea:	4a0c      	ldr	r2, [pc, #48]	; (800211c <I2Cx_Init+0x44>)
 80020ec:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <I2Cx_Init+0x40>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <I2Cx_Init+0x40>)
 80020f6:	2233      	movs	r2, #51	; 0x33
 80020f8:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020fa:	4b07      	ldr	r3, [pc, #28]	; (8002118 <I2Cx_Init+0x40>)
 80020fc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002100:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8002102:	4b05      	ldr	r3, [pc, #20]	; (8002118 <I2Cx_Init+0x40>)
 8002104:	4a06      	ldr	r2, [pc, #24]	; (8002120 <I2Cx_Init+0x48>)
 8002106:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8002108:	f000 f876 	bl	80021f8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800210c:	4802      	ldr	r0, [pc, #8]	; (8002118 <I2Cx_Init+0x40>)
 800210e:	f001 fbc5 	bl	800389c <HAL_I2C_Init>
  }
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000f60 	.word	0x20000f60
 800211c:	000186a0 	.word	0x000186a0
 8002120:	40005400 	.word	0x40005400

08002124 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af04      	add	r7, sp, #16
 800212a:	4603      	mov	r3, r0
 800212c:	71fb      	strb	r3, [r7, #7]
 800212e:	460b      	mov	r3, r1
 8002130:	71bb      	strb	r3, [r7, #6]
 8002132:	4613      	mov	r3, r2
 8002134:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002136:	2300      	movs	r3, #0
 8002138:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	b299      	uxth	r1, r3
 800213e:	79bb      	ldrb	r3, [r7, #6]
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <I2Cx_WriteData+0x50>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	9302      	str	r3, [sp, #8]
 8002148:	2301      	movs	r3, #1
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	1d7b      	adds	r3, r7, #5
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2301      	movs	r3, #1
 8002152:	4809      	ldr	r0, [pc, #36]	; (8002178 <I2Cx_WriteData+0x54>)
 8002154:	f001 fd16 	bl	8003b84 <HAL_I2C_Mem_Write>
 8002158:	4603      	mov	r3, r0
 800215a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	4618      	mov	r0, r3
 8002166:	f000 f837 	bl	80021d8 <I2Cx_Error>
  }
}
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000045c 	.word	0x2000045c
 8002178:	20000f60 	.word	0x20000f60

0800217c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af04      	add	r7, sp, #16
 8002182:	4603      	mov	r3, r0
 8002184:	460a      	mov	r2, r1
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	4613      	mov	r3, r2
 800218a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002190:	2300      	movs	r3, #0
 8002192:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8002194:	79fb      	ldrb	r3, [r7, #7]
 8002196:	b299      	uxth	r1, r3
 8002198:	79bb      	ldrb	r3, [r7, #6]
 800219a:	b29a      	uxth	r2, r3
 800219c:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <I2Cx_ReadData+0x54>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	9302      	str	r3, [sp, #8]
 80021a2:	2301      	movs	r3, #1
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	f107 030e 	add.w	r3, r7, #14
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	2301      	movs	r3, #1
 80021ae:	4809      	ldr	r0, [pc, #36]	; (80021d4 <I2Cx_ReadData+0x58>)
 80021b0:	f001 fde2 	bl	8003d78 <HAL_I2C_Mem_Read>
 80021b4:	4603      	mov	r3, r0
 80021b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 f809 	bl	80021d8 <I2Cx_Error>
  }
  return value;
 80021c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2000045c 	.word	0x2000045c
 80021d4:	20000f60 	.word	0x20000f60

080021d8 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80021e2:	4804      	ldr	r0, [pc, #16]	; (80021f4 <I2Cx_Error+0x1c>)
 80021e4:	f001 fc9e 	bl	8003b24 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80021e8:	f7ff ff76 	bl	80020d8 <I2Cx_Init>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000f60 	.word	0x20000f60

080021f8 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	4b25      	ldr	r3, [pc, #148]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a24      	ldr	r2, [pc, #144]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800221a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800221e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002220:	2312      	movs	r3, #18
 8002222:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002224:	2302      	movs	r3, #2
 8002226:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 800222c:	2304      	movs	r3, #4
 800222e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8002230:	f107 030c 	add.w	r3, r7, #12
 8002234:	4619      	mov	r1, r3
 8002236:	4819      	ldr	r0, [pc, #100]	; (800229c <I2Cx_MspInit+0xa4>)
 8002238:	f001 f864 	bl	8003304 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800223c:	2300      	movs	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	4b15      	ldr	r3, [pc, #84]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	4a14      	ldr	r2, [pc, #80]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002246:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800224a:	6413      	str	r3, [r2, #64]	; 0x40
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <I2Cx_MspInit+0xa0>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002258:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <I2Cx_MspInit+0xa0>)
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	4a0e      	ldr	r2, [pc, #56]	; (8002298 <I2Cx_MspInit+0xa0>)
 800225e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002262:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002264:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <I2Cx_MspInit+0xa0>)
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	4a0b      	ldr	r2, [pc, #44]	; (8002298 <I2Cx_MspInit+0xa0>)
 800226a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800226e:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2100      	movs	r1, #0
 8002274:	201f      	movs	r0, #31
 8002276:	f000 fc24 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800227a:	201f      	movs	r0, #31
 800227c:	f000 fc3d 	bl	8002afa <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8002280:	2200      	movs	r2, #0
 8002282:	2100      	movs	r1, #0
 8002284:	2020      	movs	r0, #32
 8002286:	f000 fc1c 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800228a:	2020      	movs	r0, #32
 800228c:	f000 fc35 	bl	8002afa <HAL_NVIC_EnableIRQ>
}
 8002290:	bf00      	nop
 8002292:	3720      	adds	r7, #32
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40023800 	.word	0x40023800
 800229c:	40020400 	.word	0x40020400

080022a0 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	4b17      	ldr	r3, [pc, #92]	; (8002308 <AUDIO_IO_Init+0x68>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a16      	ldr	r2, [pc, #88]	; (8002308 <AUDIO_IO_Init+0x68>)
 80022b0:	f043 0308 	orr.w	r3, r3, #8
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b14      	ldr	r3, [pc, #80]	; (8002308 <AUDIO_IO_Init+0x68>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80022c2:	2310      	movs	r3, #16
 80022c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80022ca:	2302      	movs	r3, #2
 80022cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	4619      	mov	r1, r3
 80022d6:	480d      	ldr	r0, [pc, #52]	; (800230c <AUDIO_IO_Init+0x6c>)
 80022d8:	f001 f814 	bl	8003304 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80022dc:	f7ff fefc 	bl	80020d8 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2110      	movs	r1, #16
 80022e4:	4809      	ldr	r0, [pc, #36]	; (800230c <AUDIO_IO_Init+0x6c>)
 80022e6:	f001 faa5 	bl	8003834 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80022ea:	2005      	movs	r0, #5
 80022ec:	f000 faea 	bl	80028c4 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2110      	movs	r1, #16
 80022f4:	4805      	ldr	r0, [pc, #20]	; (800230c <AUDIO_IO_Init+0x6c>)
 80022f6:	f001 fa9d 	bl	8003834 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80022fa:	2005      	movs	r0, #5
 80022fc:	f000 fae2 	bl	80028c4 <HAL_Delay>
}
 8002300:	bf00      	nop
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40023800 	.word	0x40023800
 800230c:	40020c00 	.word	0x40020c00

08002310 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr

0800231e <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	71fb      	strb	r3, [r7, #7]
 8002328:	460b      	mov	r3, r1
 800232a:	71bb      	strb	r3, [r7, #6]
 800232c:	4613      	mov	r3, r2
 800232e:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002330:	797a      	ldrb	r2, [r7, #5]
 8002332:	79b9      	ldrb	r1, [r7, #6]
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff fef4 	bl	8002124 <I2Cx_WriteData>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	460a      	mov	r2, r1
 800234e:	71fb      	strb	r3, [r7, #7]
 8002350:	4613      	mov	r3, r2
 8002352:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002354:	79ba      	ldrb	r2, [r7, #6]
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff ff0e 	bl	800217c <I2Cx_ReadData>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 800236c:	b590      	push	{r4, r7, lr}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	603a      	str	r2, [r7, #0]
 8002376:	80fb      	strh	r3, [r7, #6]
 8002378:	460b      	mov	r3, r1
 800237a:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002380:	2200      	movs	r2, #0
 8002382:	6839      	ldr	r1, [r7, #0]
 8002384:	481c      	ldr	r0, [pc, #112]	; (80023f8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002386:	f000 f89f 	bl	80024c8 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800238a:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <BSP_AUDIO_OUT_Init+0x8c>)
 800238c:	4a1b      	ldr	r2, [pc, #108]	; (80023fc <BSP_AUDIO_OUT_Init+0x90>)
 800238e:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002390:	4819      	ldr	r0, [pc, #100]	; (80023f8 <BSP_AUDIO_OUT_Init+0x8c>)
 8002392:	f002 fc69 	bl	8004c68 <HAL_I2S_GetState>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d103      	bne.n	80023a4 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 800239c:	2100      	movs	r1, #0
 800239e:	4816      	ldr	r0, [pc, #88]	; (80023f8 <BSP_AUDIO_OUT_Init+0x8c>)
 80023a0:	f000 f8ec 	bl	800257c <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80023a4:	6838      	ldr	r0, [r7, #0]
 80023a6:	f000 f9b1 	bl	800270c <I2S3_Init>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d10e      	bne.n	80023d8 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80023ba:	4b11      	ldr	r3, [pc, #68]	; (8002400 <BSP_AUDIO_OUT_Init+0x94>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2094      	movs	r0, #148	; 0x94
 80023c0:	4798      	blx	r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80023c8:	2be0      	cmp	r3, #224	; 0xe0
 80023ca:	d103      	bne.n	80023d4 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80023cc:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <BSP_AUDIO_OUT_Init+0x98>)
 80023ce:	4a0c      	ldr	r2, [pc, #48]	; (8002400 <BSP_AUDIO_OUT_Init+0x94>)
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e001      	b.n	80023d8 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d107      	bne.n	80023ee <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <BSP_AUDIO_OUT_Init+0x98>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681c      	ldr	r4, [r3, #0]
 80023e4:	797a      	ldrb	r2, [r7, #5]
 80023e6:	88f9      	ldrh	r1, [r7, #6]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2094      	movs	r0, #148	; 0x94
 80023ec:	47a0      	blx	r4
  }
  
  return ret;
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd90      	pop	{r4, r7, pc}
 80023f8:	20000fb8 	.word	0x20000fb8
 80023fc:	40003c00 	.word	0x40003c00
 8002400:	20000428 	.word	0x20000428
 8002404:	20000fb4 	.word	0x20000fb4

08002408 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <BSP_AUDIO_OUT_Play+0x4c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	b292      	uxth	r2, r2
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	2094      	movs	r0, #148	; 0x94
 8002420:	4798      	blx	r3
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e00f      	b.n	800244c <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002432:	d203      	bcs.n	800243c <BSP_AUDIO_OUT_Play+0x34>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	085b      	lsrs	r3, r3, #1
 8002438:	b29b      	uxth	r3, r3
 800243a:	e001      	b.n	8002440 <BSP_AUDIO_OUT_Play+0x38>
 800243c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002440:	461a      	mov	r2, r3
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4804      	ldr	r0, [pc, #16]	; (8002458 <BSP_AUDIO_OUT_Play+0x50>)
 8002446:	f002 fb67 	bl	8004b18 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800244a:	2300      	movs	r3, #0
  }
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000fb4 	.word	0x20000fb4
 8002458:	20000fb8 	.word	0x20000fb8

0800245c <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8002468:	887b      	ldrh	r3, [r7, #2]
 800246a:	461a      	mov	r2, r3
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	4803      	ldr	r0, [pc, #12]	; (800247c <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8002470:	f002 fb52 	bl	8004b18 <HAL_I2S_Transmit_DMA>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000fb8 	.word	0x20000fb8

08002480 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_I2S_TxCpltCallback+0x20>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d101      	bne.n	8002496 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8002492:	f7fe ffe7 	bl	8001464 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40003c00 	.word	0x40003c00

080024a4 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d101      	bne.n	80024ba <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80024b6:	f7fe ff6f 	bl	8001398 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40003c00 	.word	0x40003c00

080024c8 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08a      	sub	sp, #40	; 0x28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80024da:	23ff      	movs	r3, #255	; 0xff
 80024dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80024e0:	2300      	movs	r3, #0
 80024e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80024e6:	e010      	b.n	800250a <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80024e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024ec:	4a20      	ldr	r2, [pc, #128]	; (8002570 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d103      	bne.n	8002500 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80024f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8002500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002504:	3301      	adds	r3, #1
 8002506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800250a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800250e:	2b07      	cmp	r3, #7
 8002510:	d9ea      	bls.n	80024e8 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8002512:	f107 0314 	add.w	r3, r7, #20
 8002516:	4618      	mov	r0, r3
 8002518:	f004 fcda 	bl	8006ed0 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 800251c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	2b00      	cmp	r3, #0
 8002526:	d113      	bne.n	8002550 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002528:	2301      	movs	r3, #1
 800252a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800252c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002530:	4a10      	ldr	r2, [pc, #64]	; (8002574 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8002532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002536:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8002538:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800253c:	4a0e      	ldr	r2, [pc, #56]	; (8002578 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 800253e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002542:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	4618      	mov	r0, r3
 800254a:	f004 fbdf 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800254e:	e00b      	b.n	8002568 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002550:	2301      	movs	r3, #1
 8002552:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8002554:	f44f 7381 	mov.w	r3, #258	; 0x102
 8002558:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800255a:	2303      	movs	r3, #3
 800255c:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800255e:	f107 0314 	add.w	r3, r7, #20
 8002562:	4618      	mov	r0, r3
 8002564:	f004 fbd2 	bl	8006d0c <HAL_RCCEx_PeriphCLKConfig>
}
 8002568:	bf00      	nop
 800256a:	3728      	adds	r7, #40	; 0x28
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	080ce9b8 	.word	0x080ce9b8
 8002574:	080ce9d8 	.word	0x080ce9d8
 8002578:	080ce9f8 	.word	0x080ce9f8

0800257c <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08c      	sub	sp, #48	; 0x30
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	4b56      	ldr	r3, [pc, #344]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a55      	ldr	r2, [pc, #340]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
 8002596:	4b53      	ldr	r3, [pc, #332]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800259e:	61bb      	str	r3, [r7, #24]
 80025a0:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	4b4f      	ldr	r3, [pc, #316]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	4a4e      	ldr	r2, [pc, #312]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025ac:	f043 0304 	orr.w	r3, r3, #4
 80025b0:	6313      	str	r3, [r2, #48]	; 0x30
 80025b2:	4b4c      	ldr	r3, [pc, #304]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	f003 0304 	and.w	r3, r3, #4
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	4b48      	ldr	r3, [pc, #288]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	4a47      	ldr	r2, [pc, #284]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	6313      	str	r3, [r2, #48]	; 0x30
 80025ce:	4b45      	ldr	r3, [pc, #276]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80025da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80025de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80025e0:	2302      	movs	r3, #2
 80025e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80025e8:	2302      	movs	r3, #2
 80025ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80025ec:	2306      	movs	r3, #6
 80025ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80025f0:	f107 031c 	add.w	r3, r7, #28
 80025f4:	4619      	mov	r1, r3
 80025f6:	483c      	ldr	r0, [pc, #240]	; (80026e8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 80025f8:	f000 fe84 	bl	8003304 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80025fc:	2310      	movs	r3, #16
 80025fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8002600:	f107 031c 	add.w	r3, r7, #28
 8002604:	4619      	mov	r1, r3
 8002606:	4839      	ldr	r0, [pc, #228]	; (80026ec <BSP_AUDIO_OUT_MspInit+0x170>)
 8002608:	f000 fe7c 	bl	8003304 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	4b34      	ldr	r3, [pc, #208]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	4a33      	ldr	r2, [pc, #204]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002616:	f043 0304 	orr.w	r3, r3, #4
 800261a:	6313      	str	r3, [r2, #48]	; 0x30
 800261c:	4b31      	ldr	r3, [pc, #196]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800261e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8002628:	2380      	movs	r3, #128	; 0x80
 800262a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 800262c:	f107 031c 	add.w	r3, r7, #28
 8002630:	4619      	mov	r1, r3
 8002632:	482d      	ldr	r0, [pc, #180]	; (80026e8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002634:	f000 fe66 	bl	8003304 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8002638:	2300      	movs	r3, #0
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	4b29      	ldr	r3, [pc, #164]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	4a28      	ldr	r2, [pc, #160]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002642:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002646:	6313      	str	r3, [r2, #48]	; 0x30
 8002648:	4b26      	ldr	r3, [pc, #152]	; (80026e4 <BSP_AUDIO_OUT_MspInit+0x168>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a25      	ldr	r2, [pc, #148]	; (80026f0 <BSP_AUDIO_OUT_MspInit+0x174>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d136      	bne.n	80026cc <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800265e:	4b25      	ldr	r3, [pc, #148]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002660:	2200      	movs	r2, #0
 8002662:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8002664:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002666:	2240      	movs	r2, #64	; 0x40
 8002668:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800266a:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 800266c:	2200      	movs	r2, #0
 800266e:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8002670:	4b20      	ldr	r3, [pc, #128]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002672:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002676:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8002678:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 800267a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800267e:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8002680:	4b1c      	ldr	r3, [pc, #112]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002682:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002686:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8002688:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 800268a:	2200      	movs	r2, #0
 800268c:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800268e:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002690:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002694:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8002696:	4b17      	ldr	r3, [pc, #92]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002698:	2204      	movs	r2, #4
 800269a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800269c:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 800269e:	2203      	movs	r2, #3
 80026a0:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80026a2:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80026ae:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026b0:	4a11      	ldr	r2, [pc, #68]	; (80026f8 <BSP_AUDIO_OUT_MspInit+0x17c>)
 80026b2:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a0f      	ldr	r2, [pc, #60]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026b8:	639a      	str	r2, [r3, #56]	; 0x38
 80026ba:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80026c0:	480c      	ldr	r0, [pc, #48]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026c2:	f000 faff 	bl	8002cc4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80026c6:	480b      	ldr	r0, [pc, #44]	; (80026f4 <BSP_AUDIO_OUT_MspInit+0x178>)
 80026c8:	f000 fa4e 	bl	8002b68 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80026cc:	2200      	movs	r2, #0
 80026ce:	210e      	movs	r1, #14
 80026d0:	202f      	movs	r0, #47	; 0x2f
 80026d2:	f000 f9f6 	bl	8002ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80026d6:	202f      	movs	r0, #47	; 0x2f
 80026d8:	f000 fa0f 	bl	8002afa <HAL_NVIC_EnableIRQ>
}
 80026dc:	bf00      	nop
 80026de:	3730      	adds	r7, #48	; 0x30
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40020800 	.word	0x40020800
 80026ec:	40020000 	.word	0x40020000
 80026f0:	40003c00 	.word	0x40003c00
 80026f4:	20001000 	.word	0x20001000
 80026f8:	400260b8 	.word	0x400260b8

080026fc <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
	...

0800270c <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002714:	4b17      	ldr	r3, [pc, #92]	; (8002774 <I2S3_Init+0x68>)
 8002716:	4a18      	ldr	r2, [pc, #96]	; (8002778 <I2S3_Init+0x6c>)
 8002718:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <I2S3_Init+0x68>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	69da      	ldr	r2, [r3, #28]
 8002720:	4b14      	ldr	r3, [pc, #80]	; (8002774 <I2S3_Init+0x68>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002728:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800272a:	4a12      	ldr	r2, [pc, #72]	; (8002774 <I2S3_Init+0x68>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8002730:	4b10      	ldr	r3, [pc, #64]	; (8002774 <I2S3_Init+0x68>)
 8002732:	2200      	movs	r2, #0
 8002734:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8002736:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <I2S3_Init+0x68>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 800273c:	4b0d      	ldr	r3, [pc, #52]	; (8002774 <I2S3_Init+0x68>)
 800273e:	2200      	movs	r2, #0
 8002740:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8002742:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <I2S3_Init+0x68>)
 8002744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002748:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800274a:	4b0a      	ldr	r3, [pc, #40]	; (8002774 <I2S3_Init+0x68>)
 800274c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002750:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8002752:	4b08      	ldr	r3, [pc, #32]	; (8002774 <I2S3_Init+0x68>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8002758:	4806      	ldr	r0, [pc, #24]	; (8002774 <I2S3_Init+0x68>)
 800275a:	f002 f89d 	bl	8004898 <HAL_I2S_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e000      	b.n	800276a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8002768:	2300      	movs	r3, #0
  }
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000fb8 	.word	0x20000fb8
 8002778:	40003c00 	.word	0x40003c00

0800277c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002784:	f000 f804 	bl	8002790 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80027a2:	bf00      	nop
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a07      	ldr	r2, [pc, #28]	; (80027d8 <HAL_I2S_ErrorCallback+0x2c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d101      	bne.n	80027c2 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80027be:	f7ff ff9d 	bl	80026fc <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a05      	ldr	r2, [pc, #20]	; (80027dc <HAL_I2S_ErrorCallback+0x30>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d101      	bne.n	80027d0 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80027cc:	f7ff ffe7 	bl	800279e <BSP_AUDIO_IN_Error_Callback>
  }
}
 80027d0:	bf00      	nop
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40003c00 	.word	0x40003c00
 80027dc:	40003800 	.word	0x40003800

080027e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <HAL_Init+0x40>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <HAL_Init+0x40>)
 80027ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <HAL_Init+0x40>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0a      	ldr	r2, [pc, #40]	; (8002820 <HAL_Init+0x40>)
 80027f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027fc:	4b08      	ldr	r3, [pc, #32]	; (8002820 <HAL_Init+0x40>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a07      	ldr	r2, [pc, #28]	; (8002820 <HAL_Init+0x40>)
 8002802:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002806:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002808:	2003      	movs	r0, #3
 800280a:	f000 f94f 	bl	8002aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800280e:	2000      	movs	r0, #0
 8002810:	f000 f808 	bl	8002824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002814:	f7fe fea6 	bl	8001564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40023c00 	.word	0x40023c00

08002824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800282c:	4b12      	ldr	r3, [pc, #72]	; (8002878 <HAL_InitTick+0x54>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_InitTick+0x58>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	4619      	mov	r1, r3
 8002836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283a:	fbb3 f3f1 	udiv	r3, r3, r1
 800283e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002842:	4618      	mov	r0, r3
 8002844:	f000 f967 	bl	8002b16 <HAL_SYSTICK_Config>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e00e      	b.n	8002870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b0f      	cmp	r3, #15
 8002856:	d80a      	bhi.n	800286e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002858:	2200      	movs	r2, #0
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	f04f 30ff 	mov.w	r0, #4294967295
 8002860:	f000 f92f 	bl	8002ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002864:	4a06      	ldr	r2, [pc, #24]	; (8002880 <HAL_InitTick+0x5c>)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	e000      	b.n	8002870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	20000424 	.word	0x20000424
 800287c:	20000464 	.word	0x20000464
 8002880:	20000460 	.word	0x20000460

08002884 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002888:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <HAL_IncTick+0x20>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	461a      	mov	r2, r3
 800288e:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_IncTick+0x24>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4413      	add	r3, r2
 8002894:	4a04      	ldr	r2, [pc, #16]	; (80028a8 <HAL_IncTick+0x24>)
 8002896:	6013      	str	r3, [r2, #0]
}
 8002898:	bf00      	nop
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	20000464 	.word	0x20000464
 80028a8:	20001060 	.word	0x20001060

080028ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return uwTick;
 80028b0:	4b03      	ldr	r3, [pc, #12]	; (80028c0 <HAL_GetTick+0x14>)
 80028b2:	681b      	ldr	r3, [r3, #0]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	20001060 	.word	0x20001060

080028c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028cc:	f7ff ffee 	bl	80028ac <HAL_GetTick>
 80028d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028dc:	d005      	beq.n	80028ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <HAL_Delay+0x44>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	461a      	mov	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4413      	add	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ea:	bf00      	nop
 80028ec:	f7ff ffde 	bl	80028ac <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d8f7      	bhi.n	80028ec <HAL_Delay+0x28>
  {
  }
}
 80028fc:	bf00      	nop
 80028fe:	bf00      	nop
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000464 	.word	0x20000464

0800290c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002928:	4013      	ands	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002934:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800293c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800293e:	4a04      	ldr	r2, [pc, #16]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	60d3      	str	r3, [r2, #12]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <__NVIC_GetPriorityGrouping+0x18>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 0307 	and.w	r3, r3, #7
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	db0b      	blt.n	800299a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	4907      	ldr	r1, [pc, #28]	; (80029a8 <__NVIC_EnableIRQ+0x38>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2001      	movs	r0, #1
 8002992:	fa00 f202 	lsl.w	r2, r0, r2
 8002996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	e000e100 	.word	0xe000e100

080029ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	6039      	str	r1, [r7, #0]
 80029b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	db0a      	blt.n	80029d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	490c      	ldr	r1, [pc, #48]	; (80029f8 <__NVIC_SetPriority+0x4c>)
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	0112      	lsls	r2, r2, #4
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	440b      	add	r3, r1
 80029d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d4:	e00a      	b.n	80029ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4908      	ldr	r1, [pc, #32]	; (80029fc <__NVIC_SetPriority+0x50>)
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	3b04      	subs	r3, #4
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	440b      	add	r3, r1
 80029ea:	761a      	strb	r2, [r3, #24]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f1c3 0307 	rsb	r3, r3, #7
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	bf28      	it	cs
 8002a1e:	2304      	movcs	r3, #4
 8002a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3304      	adds	r3, #4
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d902      	bls.n	8002a30 <NVIC_EncodePriority+0x30>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	3b03      	subs	r3, #3
 8002a2e:	e000      	b.n	8002a32 <NVIC_EncodePriority+0x32>
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a34:	f04f 32ff 	mov.w	r2, #4294967295
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43da      	mvns	r2, r3
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	401a      	ands	r2, r3
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a48:	f04f 31ff 	mov.w	r1, #4294967295
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a52:	43d9      	mvns	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	4313      	orrs	r3, r2
         );
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3724      	adds	r7, #36	; 0x24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a78:	d301      	bcc.n	8002a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e00f      	b.n	8002a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	; (8002aa8 <SysTick_Config+0x40>)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a86:	210f      	movs	r1, #15
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8c:	f7ff ff8e 	bl	80029ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <SysTick_Config+0x40>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a96:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <SysTick_Config+0x40>)
 8002a98:	2207      	movs	r2, #7
 8002a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	e000e010 	.word	0xe000e010

08002aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f7ff ff29 	bl	800290c <__NVIC_SetPriorityGrouping>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b086      	sub	sp, #24
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	4603      	mov	r3, r0
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
 8002ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ad4:	f7ff ff3e 	bl	8002954 <__NVIC_GetPriorityGrouping>
 8002ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68b9      	ldr	r1, [r7, #8]
 8002ade:	6978      	ldr	r0, [r7, #20]
 8002ae0:	f7ff ff8e 	bl	8002a00 <NVIC_EncodePriority>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aea:	4611      	mov	r1, r2
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff5d 	bl	80029ac <__NVIC_SetPriority>
}
 8002af2:	bf00      	nop
 8002af4:	3718      	adds	r7, #24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff ff31 	bl	8002970 <__NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7ff ffa2 	bl	8002a68 <SysTick_Config>
 8002b24:	4603      	mov	r3, r0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e00e      	b.n	8002b5e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	795b      	ldrb	r3, [r3, #5]
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d105      	bne.n	8002b56 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7fe fd2f 	bl	80015b4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
	...

08002b68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b74:	f7ff fe9a 	bl	80028ac <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e099      	b.n	8002cb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0201 	bic.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ba4:	e00f      	b.n	8002bc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ba6:	f7ff fe81 	bl	80028ac <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b05      	cmp	r3, #5
 8002bb2:	d908      	bls.n	8002bc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2220      	movs	r2, #32
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e078      	b.n	8002cb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e8      	bne.n	8002ba6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <HAL_DMA_Init+0x158>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d107      	bne.n	8002c30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f023 0307 	bic.w	r3, r3, #7
 8002c46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d117      	bne.n	8002c8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00e      	beq.n	8002c8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 facd 	bl	800320c <DMA_CheckFifoParam>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2240      	movs	r2, #64	; 0x40
 8002c7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c86:	2301      	movs	r3, #1
 8002c88:	e016      	b.n	8002cb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fa84 	bl	80031a0 <DMA_CalcBaseAndBitshift>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	223f      	movs	r2, #63	; 0x3f
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	f010803f 	.word	0xf010803f

08002cc4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e050      	b.n	8002d78 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d101      	bne.n	8002ce6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e048      	b.n	8002d78 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2200      	movs	r2, #0
 8002d04:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2221      	movs	r2, #33	; 0x21
 8002d24:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa3a 	bl	80031a0 <DMA_CalcBaseAndBitshift>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d58:	223f      	movs	r2, #63	; 0x3f
 8002d5a:	409a      	lsls	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
 8002d8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_DMA_Start_IT+0x26>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e040      	b.n	8002e28 <HAL_DMA_Start_IT+0xa8>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d12f      	bne.n	8002e1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 f9b8 	bl	8003144 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	223f      	movs	r2, #63	; 0x3f
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0216 	orr.w	r2, r2, #22
 8002dee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0208 	orr.w	r2, r2, #8
 8002e06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	e005      	b.n	8002e26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e22:	2302      	movs	r3, #2
 8002e24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e3c:	4b8e      	ldr	r3, [pc, #568]	; (8003078 <HAL_DMA_IRQHandler+0x248>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a8e      	ldr	r2, [pc, #568]	; (800307c <HAL_DMA_IRQHandler+0x24c>)
 8002e42:	fba2 2303 	umull	r2, r3, r2, r3
 8002e46:	0a9b      	lsrs	r3, r3, #10
 8002e48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5a:	2208      	movs	r2, #8
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d01a      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d013      	beq.n	8002e9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0204 	bic.w	r2, r2, #4
 8002e82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e88:	2208      	movs	r2, #8
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e94:	f043 0201 	orr.w	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	409a      	lsls	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d012      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	409a      	lsls	r2, r3
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eca:	f043 0202 	orr.w	r2, r3, #2
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d012      	beq.n	8002f08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00b      	beq.n	8002f08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f00:	f043 0204 	orr.w	r2, r3, #4
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0c:	2210      	movs	r2, #16
 8002f0e:	409a      	lsls	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d043      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d03c      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2a:	2210      	movs	r2, #16
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d018      	beq.n	8002f72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d108      	bne.n	8002f60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d024      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	4798      	blx	r3
 8002f5e:	e01f      	b.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d01b      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4798      	blx	r3
 8002f70:	e016      	b.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d107      	bne.n	8002f90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0208 	bic.w	r2, r2, #8
 8002f8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 808f 	beq.w	80030d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f000 8087 	beq.w	80030d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d136      	bne.n	8003048 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0216 	bic.w	r2, r2, #22
 8002fe8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	695a      	ldr	r2, [r3, #20]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ff8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d103      	bne.n	800300a <HAL_DMA_IRQHandler+0x1da>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003006:	2b00      	cmp	r3, #0
 8003008:	d007      	beq.n	800301a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0208 	bic.w	r2, r2, #8
 8003018:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301e:	223f      	movs	r2, #63	; 0x3f
 8003020:	409a      	lsls	r2, r3
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800303a:	2b00      	cmp	r3, #0
 800303c:	d07e      	beq.n	800313c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	4798      	blx	r3
        }
        return;
 8003046:	e079      	b.n	800313c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d01d      	beq.n	8003092 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10d      	bne.n	8003080 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003068:	2b00      	cmp	r3, #0
 800306a:	d031      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
 8003074:	e02c      	b.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
 8003076:	bf00      	nop
 8003078:	20000424 	.word	0x20000424
 800307c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003084:	2b00      	cmp	r3, #0
 8003086:	d023      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	4798      	blx	r3
 8003090:	e01e      	b.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10f      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0210 	bic.w	r2, r2, #16
 80030ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d032      	beq.n	800313e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d022      	beq.n	800312a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2205      	movs	r2, #5
 80030e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0201 	bic.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	3301      	adds	r3, #1
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	429a      	cmp	r2, r3
 8003106:	d307      	bcc.n	8003118 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f2      	bne.n	80030fc <HAL_DMA_IRQHandler+0x2cc>
 8003116:	e000      	b.n	800311a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003118:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	4798      	blx	r3
 800313a:	e000      	b.n	800313e <HAL_DMA_IRQHandler+0x30e>
        return;
 800313c:	bf00      	nop
    }
  }
}
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003160:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	2b40      	cmp	r3, #64	; 0x40
 8003170:	d108      	bne.n	8003184 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003182:	e007      	b.n	8003194 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	60da      	str	r2, [r3, #12]
}
 8003194:	bf00      	nop
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	3b10      	subs	r3, #16
 80031b0:	4a14      	ldr	r2, [pc, #80]	; (8003204 <DMA_CalcBaseAndBitshift+0x64>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031ba:	4a13      	ldr	r2, [pc, #76]	; (8003208 <DMA_CalcBaseAndBitshift+0x68>)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4413      	add	r3, r2
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	461a      	mov	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d909      	bls.n	80031e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031d6:	f023 0303 	bic.w	r3, r3, #3
 80031da:	1d1a      	adds	r2, r3, #4
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	659a      	str	r2, [r3, #88]	; 0x58
 80031e0:	e007      	b.n	80031f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031ea:	f023 0303 	bic.w	r3, r3, #3
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	aaaaaaab 	.word	0xaaaaaaab
 8003208:	080cea18 	.word	0x080cea18

0800320c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003214:	2300      	movs	r3, #0
 8003216:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11f      	bne.n	8003266 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b03      	cmp	r3, #3
 800322a:	d856      	bhi.n	80032da <DMA_CheckFifoParam+0xce>
 800322c:	a201      	add	r2, pc, #4	; (adr r2, 8003234 <DMA_CheckFifoParam+0x28>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003245 	.word	0x08003245
 8003238:	08003257 	.word	0x08003257
 800323c:	08003245 	.word	0x08003245
 8003240:	080032db 	.word	0x080032db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d046      	beq.n	80032de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003254:	e043      	b.n	80032de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800325e:	d140      	bne.n	80032e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003264:	e03d      	b.n	80032e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800326e:	d121      	bne.n	80032b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b03      	cmp	r3, #3
 8003274:	d837      	bhi.n	80032e6 <DMA_CheckFifoParam+0xda>
 8003276:	a201      	add	r2, pc, #4	; (adr r2, 800327c <DMA_CheckFifoParam+0x70>)
 8003278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327c:	0800328d 	.word	0x0800328d
 8003280:	08003293 	.word	0x08003293
 8003284:	0800328d 	.word	0x0800328d
 8003288:	080032a5 	.word	0x080032a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	73fb      	strb	r3, [r7, #15]
      break;
 8003290:	e030      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d025      	beq.n	80032ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a2:	e022      	b.n	80032ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032ac:	d11f      	bne.n	80032ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032b2:	e01c      	b.n	80032ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d903      	bls.n	80032c2 <DMA_CheckFifoParam+0xb6>
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d003      	beq.n	80032c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032c0:	e018      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	73fb      	strb	r3, [r7, #15]
      break;
 80032c6:	e015      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00e      	beq.n	80032f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      break;
 80032d8:	e00b      	b.n	80032f2 <DMA_CheckFifoParam+0xe6>
      break;
 80032da:	bf00      	nop
 80032dc:	e00a      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032de:	bf00      	nop
 80032e0:	e008      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032e2:	bf00      	nop
 80032e4:	e006      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032e6:	bf00      	nop
 80032e8:	e004      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032ea:	bf00      	nop
 80032ec:	e002      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80032ee:	bf00      	nop
 80032f0:	e000      	b.n	80032f4 <DMA_CheckFifoParam+0xe8>
      break;
 80032f2:	bf00      	nop
    }
  } 
  
  return status; 
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop

08003304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	; 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003316:	2300      	movs	r3, #0
 8003318:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	e16b      	b.n	80035f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003320:	2201      	movs	r2, #1
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	4013      	ands	r3, r2
 8003332:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	429a      	cmp	r2, r3
 800333a:	f040 815a 	bne.w	80035f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	2b01      	cmp	r3, #1
 8003348:	d005      	beq.n	8003356 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003352:	2b02      	cmp	r3, #2
 8003354:	d130      	bne.n	80033b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	2203      	movs	r2, #3
 8003362:	fa02 f303 	lsl.w	r3, r2, r3
 8003366:	43db      	mvns	r3, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4013      	ands	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800338c:	2201      	movs	r2, #1
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	091b      	lsrs	r3, r3, #4
 80033a2:	f003 0201 	and.w	r2, r3, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d017      	beq.n	80033f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	2203      	movs	r2, #3
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	4013      	ands	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d123      	bne.n	8003448 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	08da      	lsrs	r2, r3, #3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3208      	adds	r2, #8
 8003408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800340c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	220f      	movs	r2, #15
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	08da      	lsrs	r2, r3, #3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3208      	adds	r2, #8
 8003442:	69b9      	ldr	r1, [r7, #24]
 8003444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	2203      	movs	r2, #3
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	43db      	mvns	r3, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4013      	ands	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 0203 	and.w	r2, r3, #3
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4313      	orrs	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 80b4 	beq.w	80035f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	4b60      	ldr	r3, [pc, #384]	; (8003610 <HAL_GPIO_Init+0x30c>)
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	4a5f      	ldr	r2, [pc, #380]	; (8003610 <HAL_GPIO_Init+0x30c>)
 8003494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003498:	6453      	str	r3, [r2, #68]	; 0x44
 800349a:	4b5d      	ldr	r3, [pc, #372]	; (8003610 <HAL_GPIO_Init+0x30c>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034a6:	4a5b      	ldr	r2, [pc, #364]	; (8003614 <HAL_GPIO_Init+0x310>)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	089b      	lsrs	r3, r3, #2
 80034ac:	3302      	adds	r3, #2
 80034ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	220f      	movs	r2, #15
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a52      	ldr	r2, [pc, #328]	; (8003618 <HAL_GPIO_Init+0x314>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d02b      	beq.n	800352a <HAL_GPIO_Init+0x226>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a51      	ldr	r2, [pc, #324]	; (800361c <HAL_GPIO_Init+0x318>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d025      	beq.n	8003526 <HAL_GPIO_Init+0x222>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a50      	ldr	r2, [pc, #320]	; (8003620 <HAL_GPIO_Init+0x31c>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d01f      	beq.n	8003522 <HAL_GPIO_Init+0x21e>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a4f      	ldr	r2, [pc, #316]	; (8003624 <HAL_GPIO_Init+0x320>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d019      	beq.n	800351e <HAL_GPIO_Init+0x21a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a4e      	ldr	r2, [pc, #312]	; (8003628 <HAL_GPIO_Init+0x324>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d013      	beq.n	800351a <HAL_GPIO_Init+0x216>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a4d      	ldr	r2, [pc, #308]	; (800362c <HAL_GPIO_Init+0x328>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d00d      	beq.n	8003516 <HAL_GPIO_Init+0x212>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a4c      	ldr	r2, [pc, #304]	; (8003630 <HAL_GPIO_Init+0x32c>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d007      	beq.n	8003512 <HAL_GPIO_Init+0x20e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a4b      	ldr	r2, [pc, #300]	; (8003634 <HAL_GPIO_Init+0x330>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d101      	bne.n	800350e <HAL_GPIO_Init+0x20a>
 800350a:	2307      	movs	r3, #7
 800350c:	e00e      	b.n	800352c <HAL_GPIO_Init+0x228>
 800350e:	2308      	movs	r3, #8
 8003510:	e00c      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003512:	2306      	movs	r3, #6
 8003514:	e00a      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003516:	2305      	movs	r3, #5
 8003518:	e008      	b.n	800352c <HAL_GPIO_Init+0x228>
 800351a:	2304      	movs	r3, #4
 800351c:	e006      	b.n	800352c <HAL_GPIO_Init+0x228>
 800351e:	2303      	movs	r3, #3
 8003520:	e004      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003522:	2302      	movs	r3, #2
 8003524:	e002      	b.n	800352c <HAL_GPIO_Init+0x228>
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <HAL_GPIO_Init+0x228>
 800352a:	2300      	movs	r3, #0
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	f002 0203 	and.w	r2, r2, #3
 8003532:	0092      	lsls	r2, r2, #2
 8003534:	4093      	lsls	r3, r2
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4313      	orrs	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800353c:	4935      	ldr	r1, [pc, #212]	; (8003614 <HAL_GPIO_Init+0x310>)
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	3302      	adds	r3, #2
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800354a:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <HAL_GPIO_Init+0x334>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	43db      	mvns	r3, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4013      	ands	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800356e:	4a32      	ldr	r2, [pc, #200]	; (8003638 <HAL_GPIO_Init+0x334>)
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003574:	4b30      	ldr	r3, [pc, #192]	; (8003638 <HAL_GPIO_Init+0x334>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	43db      	mvns	r3, r3
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4013      	ands	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d003      	beq.n	8003598 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003598:	4a27      	ldr	r2, [pc, #156]	; (8003638 <HAL_GPIO_Init+0x334>)
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800359e:	4b26      	ldr	r3, [pc, #152]	; (8003638 <HAL_GPIO_Init+0x334>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	43db      	mvns	r3, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4013      	ands	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035c2:	4a1d      	ldr	r2, [pc, #116]	; (8003638 <HAL_GPIO_Init+0x334>)
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035c8:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <HAL_GPIO_Init+0x334>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	43db      	mvns	r3, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035ec:	4a12      	ldr	r2, [pc, #72]	; (8003638 <HAL_GPIO_Init+0x334>)
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	2b0f      	cmp	r3, #15
 80035fc:	f67f ae90 	bls.w	8003320 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003600:	bf00      	nop
 8003602:	bf00      	nop
 8003604:	3724      	adds	r7, #36	; 0x24
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	40023800 	.word	0x40023800
 8003614:	40013800 	.word	0x40013800
 8003618:	40020000 	.word	0x40020000
 800361c:	40020400 	.word	0x40020400
 8003620:	40020800 	.word	0x40020800
 8003624:	40020c00 	.word	0x40020c00
 8003628:	40021000 	.word	0x40021000
 800362c:	40021400 	.word	0x40021400
 8003630:	40021800 	.word	0x40021800
 8003634:	40021c00 	.word	0x40021c00
 8003638:	40013c00 	.word	0x40013c00

0800363c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003646:	2300      	movs	r3, #0
 8003648:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	e0cd      	b.n	80037f4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003658:	2201      	movs	r2, #1
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	4013      	ands	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	429a      	cmp	r2, r3
 8003670:	f040 80bd 	bne.w	80037ee <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003674:	4a65      	ldr	r2, [pc, #404]	; (800380c <HAL_GPIO_DeInit+0x1d0>)
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	089b      	lsrs	r3, r3, #2
 800367a:	3302      	adds	r3, #2
 800367c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003680:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	220f      	movs	r2, #15
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	4013      	ands	r3, r2
 8003694:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a5d      	ldr	r2, [pc, #372]	; (8003810 <HAL_GPIO_DeInit+0x1d4>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d02b      	beq.n	80036f6 <HAL_GPIO_DeInit+0xba>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a5c      	ldr	r2, [pc, #368]	; (8003814 <HAL_GPIO_DeInit+0x1d8>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d025      	beq.n	80036f2 <HAL_GPIO_DeInit+0xb6>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a5b      	ldr	r2, [pc, #364]	; (8003818 <HAL_GPIO_DeInit+0x1dc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d01f      	beq.n	80036ee <HAL_GPIO_DeInit+0xb2>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a5a      	ldr	r2, [pc, #360]	; (800381c <HAL_GPIO_DeInit+0x1e0>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d019      	beq.n	80036ea <HAL_GPIO_DeInit+0xae>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a59      	ldr	r2, [pc, #356]	; (8003820 <HAL_GPIO_DeInit+0x1e4>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d013      	beq.n	80036e6 <HAL_GPIO_DeInit+0xaa>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a58      	ldr	r2, [pc, #352]	; (8003824 <HAL_GPIO_DeInit+0x1e8>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d00d      	beq.n	80036e2 <HAL_GPIO_DeInit+0xa6>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a57      	ldr	r2, [pc, #348]	; (8003828 <HAL_GPIO_DeInit+0x1ec>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d007      	beq.n	80036de <HAL_GPIO_DeInit+0xa2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a56      	ldr	r2, [pc, #344]	; (800382c <HAL_GPIO_DeInit+0x1f0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d101      	bne.n	80036da <HAL_GPIO_DeInit+0x9e>
 80036d6:	2307      	movs	r3, #7
 80036d8:	e00e      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036da:	2308      	movs	r3, #8
 80036dc:	e00c      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036de:	2306      	movs	r3, #6
 80036e0:	e00a      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036e2:	2305      	movs	r3, #5
 80036e4:	e008      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036e6:	2304      	movs	r3, #4
 80036e8:	e006      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036ea:	2303      	movs	r3, #3
 80036ec:	e004      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e002      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <HAL_GPIO_DeInit+0xbc>
 80036f6:	2300      	movs	r3, #0
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	f002 0203 	and.w	r2, r2, #3
 80036fe:	0092      	lsls	r2, r2, #2
 8003700:	4093      	lsls	r3, r2
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	429a      	cmp	r2, r3
 8003706:	d132      	bne.n	800376e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003708:	4b49      	ldr	r3, [pc, #292]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	43db      	mvns	r3, r3
 8003710:	4947      	ldr	r1, [pc, #284]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 8003712:	4013      	ands	r3, r2
 8003714:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003716:	4b46      	ldr	r3, [pc, #280]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	43db      	mvns	r3, r3
 800371e:	4944      	ldr	r1, [pc, #272]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 8003720:	4013      	ands	r3, r2
 8003722:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003724:	4b42      	ldr	r3, [pc, #264]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 8003726:	68da      	ldr	r2, [r3, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	43db      	mvns	r3, r3
 800372c:	4940      	ldr	r1, [pc, #256]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 800372e:	4013      	ands	r3, r2
 8003730:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003732:	4b3f      	ldr	r3, [pc, #252]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	43db      	mvns	r3, r3
 800373a:	493d      	ldr	r1, [pc, #244]	; (8003830 <HAL_GPIO_DeInit+0x1f4>)
 800373c:	4013      	ands	r3, r2
 800373e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	220f      	movs	r2, #15
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003750:	4a2e      	ldr	r2, [pc, #184]	; (800380c <HAL_GPIO_DeInit+0x1d0>)
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	089b      	lsrs	r3, r3, #2
 8003756:	3302      	adds	r3, #2
 8003758:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	43da      	mvns	r2, r3
 8003760:	482a      	ldr	r0, [pc, #168]	; (800380c <HAL_GPIO_DeInit+0x1d0>)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	089b      	lsrs	r3, r3, #2
 8003766:	400a      	ands	r2, r1
 8003768:	3302      	adds	r3, #2
 800376a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	2103      	movs	r1, #3
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	43db      	mvns	r3, r3
 800377e:	401a      	ands	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	08da      	lsrs	r2, r3, #3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3208      	adds	r2, #8
 800378c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	220f      	movs	r2, #15
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	43db      	mvns	r3, r3
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	08d2      	lsrs	r2, r2, #3
 80037a4:	4019      	ands	r1, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3208      	adds	r2, #8
 80037aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	2103      	movs	r1, #3
 80037b8:	fa01 f303 	lsl.w	r3, r1, r3
 80037bc:	43db      	mvns	r3, r3
 80037be:	401a      	ands	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	2101      	movs	r1, #1
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	fa01 f303 	lsl.w	r3, r1, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	401a      	ands	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	2103      	movs	r1, #3
 80037e2:	fa01 f303 	lsl.w	r3, r1, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	401a      	ands	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	3301      	adds	r3, #1
 80037f2:	617b      	str	r3, [r7, #20]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2b0f      	cmp	r3, #15
 80037f8:	f67f af2e 	bls.w	8003658 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80037fc:	bf00      	nop
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	40013800 	.word	0x40013800
 8003810:	40020000 	.word	0x40020000
 8003814:	40020400 	.word	0x40020400
 8003818:	40020800 	.word	0x40020800
 800381c:	40020c00 	.word	0x40020c00
 8003820:	40021000 	.word	0x40021000
 8003824:	40021400 	.word	0x40021400
 8003828:	40021800 	.word	0x40021800
 800382c:	40021c00 	.word	0x40021c00
 8003830:	40013c00 	.word	0x40013c00

08003834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	460b      	mov	r3, r1
 800383e:	807b      	strh	r3, [r7, #2]
 8003840:	4613      	mov	r3, r2
 8003842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003844:	787b      	ldrb	r3, [r7, #1]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800384a:	887a      	ldrh	r2, [r7, #2]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003850:	e003      	b.n	800385a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003852:	887b      	ldrh	r3, [r7, #2]
 8003854:	041a      	lsls	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	619a      	str	r2, [r3, #24]
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003866:	b480      	push	{r7}
 8003868:	b085      	sub	sp, #20
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
 800386e:	460b      	mov	r3, r1
 8003870:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003878:	887a      	ldrh	r2, [r7, #2]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4013      	ands	r3, r2
 800387e:	041a      	lsls	r2, r3, #16
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	43d9      	mvns	r1, r3
 8003884:	887b      	ldrh	r3, [r7, #2]
 8003886:	400b      	ands	r3, r1
 8003888:	431a      	orrs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	619a      	str	r2, [r3, #24]
}
 800388e:	bf00      	nop
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e12b      	b.n	8003b06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fd fe98 	bl	80015f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2224      	movs	r2, #36	; 0x24
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0201 	bic.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003900:	f003 f9f0 	bl	8006ce4 <HAL_RCC_GetPCLK1Freq>
 8003904:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	4a81      	ldr	r2, [pc, #516]	; (8003b10 <HAL_I2C_Init+0x274>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d807      	bhi.n	8003920 <HAL_I2C_Init+0x84>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4a80      	ldr	r2, [pc, #512]	; (8003b14 <HAL_I2C_Init+0x278>)
 8003914:	4293      	cmp	r3, r2
 8003916:	bf94      	ite	ls
 8003918:	2301      	movls	r3, #1
 800391a:	2300      	movhi	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	e006      	b.n	800392e <HAL_I2C_Init+0x92>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4a7d      	ldr	r2, [pc, #500]	; (8003b18 <HAL_I2C_Init+0x27c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	bf94      	ite	ls
 8003928:	2301      	movls	r3, #1
 800392a:	2300      	movhi	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0e7      	b.n	8003b06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4a78      	ldr	r2, [pc, #480]	; (8003b1c <HAL_I2C_Init+0x280>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	0c9b      	lsrs	r3, r3, #18
 8003940:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4a6a      	ldr	r2, [pc, #424]	; (8003b10 <HAL_I2C_Init+0x274>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d802      	bhi.n	8003970 <HAL_I2C_Init+0xd4>
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	3301      	adds	r3, #1
 800396e:	e009      	b.n	8003984 <HAL_I2C_Init+0xe8>
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003976:	fb02 f303 	mul.w	r3, r2, r3
 800397a:	4a69      	ldr	r2, [pc, #420]	; (8003b20 <HAL_I2C_Init+0x284>)
 800397c:	fba2 2303 	umull	r2, r3, r2, r3
 8003980:	099b      	lsrs	r3, r3, #6
 8003982:	3301      	adds	r3, #1
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	430b      	orrs	r3, r1
 800398a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003996:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	495c      	ldr	r1, [pc, #368]	; (8003b10 <HAL_I2C_Init+0x274>)
 80039a0:	428b      	cmp	r3, r1
 80039a2:	d819      	bhi.n	80039d8 <HAL_I2C_Init+0x13c>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	1e59      	subs	r1, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b2:	1c59      	adds	r1, r3, #1
 80039b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039b8:	400b      	ands	r3, r1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_I2C_Init+0x138>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1e59      	subs	r1, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039cc:	3301      	adds	r3, #1
 80039ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d2:	e051      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 80039d4:	2304      	movs	r3, #4
 80039d6:	e04f      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d111      	bne.n	8003a04 <HAL_I2C_Init+0x168>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1e58      	subs	r0, r3, #1
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	440b      	add	r3, r1
 80039ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80039f2:	3301      	adds	r3, #1
 80039f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	bf0c      	ite	eq
 80039fc:	2301      	moveq	r3, #1
 80039fe:	2300      	movne	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	e012      	b.n	8003a2a <HAL_I2C_Init+0x18e>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	1e58      	subs	r0, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6859      	ldr	r1, [r3, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	0099      	lsls	r1, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf0c      	ite	eq
 8003a24:	2301      	moveq	r3, #1
 8003a26:	2300      	movne	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_I2C_Init+0x196>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e022      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10e      	bne.n	8003a58 <HAL_I2C_Init+0x1bc>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1e58      	subs	r0, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6859      	ldr	r1, [r3, #4]
 8003a42:	460b      	mov	r3, r1
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	440b      	add	r3, r1
 8003a48:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a56:	e00f      	b.n	8003a78 <HAL_I2C_Init+0x1dc>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	1e58      	subs	r0, r3, #1
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6859      	ldr	r1, [r3, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	0099      	lsls	r1, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a6e:	3301      	adds	r3, #1
 8003a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	6809      	ldr	r1, [r1, #0]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69da      	ldr	r2, [r3, #28]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003aa6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6911      	ldr	r1, [r2, #16]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	68d2      	ldr	r2, [r2, #12]
 8003ab2:	4311      	orrs	r1, r2
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6812      	ldr	r2, [r2, #0]
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2220      	movs	r2, #32
 8003af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	000186a0 	.word	0x000186a0
 8003b14:	001e847f 	.word	0x001e847f
 8003b18:	003d08ff 	.word	0x003d08ff
 8003b1c:	431bde83 	.word	0x431bde83
 8003b20:	10624dd3 	.word	0x10624dd3

08003b24 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e021      	b.n	8003b7a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2224      	movs	r2, #36	; 0x24
 8003b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0201 	bic.w	r2, r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7fd fd9a 	bl	8001688 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af02      	add	r7, sp, #8
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	4608      	mov	r0, r1
 8003b8e:	4611      	mov	r1, r2
 8003b90:	461a      	mov	r2, r3
 8003b92:	4603      	mov	r3, r0
 8003b94:	817b      	strh	r3, [r7, #10]
 8003b96:	460b      	mov	r3, r1
 8003b98:	813b      	strh	r3, [r7, #8]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b9e:	f7fe fe85 	bl	80028ac <HAL_GetTick>
 8003ba2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	f040 80d9 	bne.w	8003d64 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	2319      	movs	r3, #25
 8003bb8:	2201      	movs	r2, #1
 8003bba:	496d      	ldr	r1, [pc, #436]	; (8003d70 <HAL_I2C_Mem_Write+0x1ec>)
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fc8d 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e0cc      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d101      	bne.n	8003bda <HAL_I2C_Mem_Write+0x56>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	e0c5      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d007      	beq.n	8003c00 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2221      	movs	r2, #33	; 0x21
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2240      	movs	r2, #64	; 0x40
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a3a      	ldr	r2, [r7, #32]
 8003c2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4a4d      	ldr	r2, [pc, #308]	; (8003d74 <HAL_I2C_Mem_Write+0x1f0>)
 8003c40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c42:	88f8      	ldrh	r0, [r7, #6]
 8003c44:	893a      	ldrh	r2, [r7, #8]
 8003c46:	8979      	ldrh	r1, [r7, #10]
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	9301      	str	r3, [sp, #4]
 8003c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	4603      	mov	r3, r0
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 fac4 	bl	80041e0 <I2C_RequestMemoryWrite>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d052      	beq.n	8003d04 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e081      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fd0e 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00d      	beq.n	8003c8e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d107      	bne.n	8003c8a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e06b      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	781a      	ldrb	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b04      	cmp	r3, #4
 8003cca:	d11b      	bne.n	8003d04 <HAL_I2C_Mem_Write+0x180>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d017      	beq.n	8003d04 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	781a      	ldrb	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1aa      	bne.n	8003c62 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 fcfa 	bl	800470a <I2C_WaitOnBTFFlagUntilTimeout>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00d      	beq.n	8003d38 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d107      	bne.n	8003d34 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d32:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e016      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	e000      	b.n	8003d66 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003d64:	2302      	movs	r3, #2
  }
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	00100002 	.word	0x00100002
 8003d74:	ffff0000 	.word	0xffff0000

08003d78 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08c      	sub	sp, #48	; 0x30
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	4608      	mov	r0, r1
 8003d82:	4611      	mov	r1, r2
 8003d84:	461a      	mov	r2, r3
 8003d86:	4603      	mov	r3, r0
 8003d88:	817b      	strh	r3, [r7, #10]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	813b      	strh	r3, [r7, #8]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d92:	f7fe fd8b 	bl	80028ac <HAL_GetTick>
 8003d96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b20      	cmp	r3, #32
 8003da2:	f040 8208 	bne.w	80041b6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	2319      	movs	r3, #25
 8003dac:	2201      	movs	r2, #1
 8003dae:	497b      	ldr	r1, [pc, #492]	; (8003f9c <HAL_I2C_Mem_Read+0x224>)
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 fb93 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e1fb      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d101      	bne.n	8003dce <HAL_I2C_Mem_Read+0x56>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e1f4      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d007      	beq.n	8003df4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 0201 	orr.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e02:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2222      	movs	r2, #34	; 0x22
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2240      	movs	r2, #64	; 0x40
 8003e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003e24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4a5b      	ldr	r2, [pc, #364]	; (8003fa0 <HAL_I2C_Mem_Read+0x228>)
 8003e34:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e36:	88f8      	ldrh	r0, [r7, #6]
 8003e38:	893a      	ldrh	r2, [r7, #8]
 8003e3a:	8979      	ldrh	r1, [r7, #10]
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	9301      	str	r3, [sp, #4]
 8003e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	4603      	mov	r3, r0
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 fa60 	bl	800430c <I2C_RequestMemoryRead>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e1b0      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d113      	bne.n	8003e86 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	623b      	str	r3, [r7, #32]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	623b      	str	r3, [r7, #32]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	623b      	str	r3, [r7, #32]
 8003e72:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	e184      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d11b      	bne.n	8003ec6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	61fb      	str	r3, [r7, #28]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	e164      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d11b      	bne.n	8003f06 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003edc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	61bb      	str	r3, [r7, #24]
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	e144      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003f1c:	e138      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	f200 80f1 	bhi.w	800410a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d123      	bne.n	8003f78 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f000 fc29 	bl	800478c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e139      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691a      	ldr	r2, [r3, #16]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f76:	e10b      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d14e      	bne.n	800401e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f82:	9300      	str	r3, [sp, #0]
 8003f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f86:	2200      	movs	r2, #0
 8003f88:	4906      	ldr	r1, [pc, #24]	; (8003fa4 <HAL_I2C_Mem_Read+0x22c>)
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 faa6 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d008      	beq.n	8003fa8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e10e      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
 8003f9a:	bf00      	nop
 8003f9c:	00100002 	.word	0x00100002
 8003fa0:	ffff0000 	.word	0xffff0000
 8003fa4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691a      	ldr	r2, [r3, #16]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc2:	b2d2      	uxtb	r2, r2
 8003fc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	691a      	ldr	r2, [r3, #16]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800401c:	e0b8      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004024:	2200      	movs	r2, #0
 8004026:	4966      	ldr	r1, [pc, #408]	; (80041c0 <HAL_I2C_Mem_Read+0x448>)
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fa57 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0bf      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004046:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	691a      	ldr	r2, [r3, #16]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004064:	3b01      	subs	r3, #1
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800407a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004080:	2200      	movs	r2, #0
 8004082:	494f      	ldr	r1, [pc, #316]	; (80041c0 <HAL_I2C_Mem_Read+0x448>)
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fa29 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e091      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	691a      	ldr	r2, [r3, #16]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	b2d2      	uxtb	r2, r2
 80040e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e8:	1c5a      	adds	r2, r3, #1
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040f2:	3b01      	subs	r3, #1
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004108:	e042      	b.n	8004190 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800410a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800410c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fb3c 	bl	800478c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e04c      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	691a      	ldr	r2, [r3, #16]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004128:	b2d2      	uxtb	r2, r2
 800412a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413a:	3b01      	subs	r3, #1
 800413c:	b29a      	uxth	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b04      	cmp	r3, #4
 800415c:	d118      	bne.n	8004190 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	691a      	ldr	r2, [r3, #16]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	b2d2      	uxtb	r2, r2
 800416a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004186:	b29b      	uxth	r3, r3
 8004188:	3b01      	subs	r3, #1
 800418a:	b29a      	uxth	r2, r3
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004194:	2b00      	cmp	r3, #0
 8004196:	f47f aec2 	bne.w	8003f1e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2220      	movs	r2, #32
 800419e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041b2:	2300      	movs	r3, #0
 80041b4:	e000      	b.n	80041b8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80041b6:	2302      	movs	r3, #2
  }
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3728      	adds	r7, #40	; 0x28
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	00010004 	.word	0x00010004

080041c4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d2:	b2db      	uxtb	r3, r3
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b088      	sub	sp, #32
 80041e4:	af02      	add	r7, sp, #8
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	4608      	mov	r0, r1
 80041ea:	4611      	mov	r1, r2
 80041ec:	461a      	mov	r2, r3
 80041ee:	4603      	mov	r3, r0
 80041f0:	817b      	strh	r3, [r7, #10]
 80041f2:	460b      	mov	r3, r1
 80041f4:	813b      	strh	r3, [r7, #8]
 80041f6:	4613      	mov	r3, r2
 80041f8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004208:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	2200      	movs	r2, #0
 8004212:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 f960 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00d      	beq.n	800423e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004230:	d103      	bne.n	800423a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004238:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e05f      	b.n	80042fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423e:	897b      	ldrh	r3, [r7, #10]
 8004240:	b2db      	uxtb	r3, r3
 8004242:	461a      	mov	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800424c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	6a3a      	ldr	r2, [r7, #32]
 8004252:	492d      	ldr	r1, [pc, #180]	; (8004308 <I2C_RequestMemoryWrite+0x128>)
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 f998 	bl	800458a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e04c      	b.n	80042fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	617b      	str	r3, [r7, #20]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800427c:	6a39      	ldr	r1, [r7, #32]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 fa02 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00d      	beq.n	80042a6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	2b04      	cmp	r3, #4
 8004290:	d107      	bne.n	80042a2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e02b      	b.n	80042fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042a6:	88fb      	ldrh	r3, [r7, #6]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d105      	bne.n	80042b8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042ac:	893b      	ldrh	r3, [r7, #8]
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	611a      	str	r2, [r3, #16]
 80042b6:	e021      	b.n	80042fc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042b8:	893b      	ldrh	r3, [r7, #8]
 80042ba:	0a1b      	lsrs	r3, r3, #8
 80042bc:	b29b      	uxth	r3, r3
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c8:	6a39      	ldr	r1, [r7, #32]
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 f9dc 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00d      	beq.n	80042f2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d107      	bne.n	80042ee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e005      	b.n	80042fe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042f2:	893b      	ldrh	r3, [r7, #8]
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	00010002 	.word	0x00010002

0800430c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b088      	sub	sp, #32
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	4608      	mov	r0, r1
 8004316:	4611      	mov	r1, r2
 8004318:	461a      	mov	r2, r3
 800431a:	4603      	mov	r3, r0
 800431c:	817b      	strh	r3, [r7, #10]
 800431e:	460b      	mov	r3, r1
 8004320:	813b      	strh	r3, [r7, #8]
 8004322:	4613      	mov	r3, r2
 8004324:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004334:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004344:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	2200      	movs	r2, #0
 800434e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 f8c2 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00d      	beq.n	800437a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004368:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800436c:	d103      	bne.n	8004376 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004374:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e0aa      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800437a:	897b      	ldrh	r3, [r7, #10]
 800437c:	b2db      	uxtb	r3, r3
 800437e:	461a      	mov	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004388:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	6a3a      	ldr	r2, [r7, #32]
 800438e:	4952      	ldr	r1, [pc, #328]	; (80044d8 <I2C_RequestMemoryRead+0x1cc>)
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f8fa 	bl	800458a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e097      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b8:	6a39      	ldr	r1, [r7, #32]
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f964 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00d      	beq.n	80043e2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d107      	bne.n	80043de <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e076      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043e2:	88fb      	ldrh	r3, [r7, #6]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d105      	bne.n	80043f4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043e8:	893b      	ldrh	r3, [r7, #8]
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	611a      	str	r2, [r3, #16]
 80043f2:	e021      	b.n	8004438 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043f4:	893b      	ldrh	r3, [r7, #8]
 80043f6:	0a1b      	lsrs	r3, r3, #8
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004404:	6a39      	ldr	r1, [r7, #32]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f93e 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00d      	beq.n	800442e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	2b04      	cmp	r3, #4
 8004418:	d107      	bne.n	800442a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004428:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e050      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800442e:	893b      	ldrh	r3, [r7, #8]
 8004430:	b2da      	uxtb	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800443a:	6a39      	ldr	r1, [r7, #32]
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 f923 	bl	8004688 <I2C_WaitOnTXEFlagUntilTimeout>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00d      	beq.n	8004464 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	2b04      	cmp	r3, #4
 800444e:	d107      	bne.n	8004460 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800445e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e035      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004472:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	2200      	movs	r2, #0
 800447c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 f82b 	bl	80044dc <I2C_WaitOnFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00d      	beq.n	80044a8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800449a:	d103      	bne.n	80044a4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e013      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80044a8:	897b      	ldrh	r3, [r7, #10]
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	f043 0301 	orr.w	r3, r3, #1
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	6a3a      	ldr	r2, [r7, #32]
 80044bc:	4906      	ldr	r1, [pc, #24]	; (80044d8 <I2C_RequestMemoryRead+0x1cc>)
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 f863 	bl	800458a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e000      	b.n	80044d0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	00010002 	.word	0x00010002

080044dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	603b      	str	r3, [r7, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044ec:	e025      	b.n	800453a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f4:	d021      	beq.n	800453a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f6:	f7fe f9d9 	bl	80028ac <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d302      	bcc.n	800450c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d116      	bne.n	800453a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2220      	movs	r2, #32
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	f043 0220 	orr.w	r2, r3, #32
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e023      	b.n	8004582 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	0c1b      	lsrs	r3, r3, #16
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d10d      	bne.n	8004560 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	43da      	mvns	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	4013      	ands	r3, r2
 8004550:	b29b      	uxth	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	bf0c      	ite	eq
 8004556:	2301      	moveq	r3, #1
 8004558:	2300      	movne	r3, #0
 800455a:	b2db      	uxtb	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	e00c      	b.n	800457a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	43da      	mvns	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4013      	ands	r3, r2
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	bf0c      	ite	eq
 8004572:	2301      	moveq	r3, #1
 8004574:	2300      	movne	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	429a      	cmp	r2, r3
 800457e:	d0b6      	beq.n	80044ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b084      	sub	sp, #16
 800458e:	af00      	add	r7, sp, #0
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004598:	e051      	b.n	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045a8:	d123      	bne.n	80045f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045c2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045de:	f043 0204 	orr.w	r2, r3, #4
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e046      	b.n	8004680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f8:	d021      	beq.n	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fa:	f7fe f957 	bl	80028ac <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	429a      	cmp	r2, r3
 8004608:	d302      	bcc.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d116      	bne.n	800463e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2220      	movs	r2, #32
 800461a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	f043 0220 	orr.w	r2, r3, #32
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e020      	b.n	8004680 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	0c1b      	lsrs	r3, r3, #16
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b01      	cmp	r3, #1
 8004646:	d10c      	bne.n	8004662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	43da      	mvns	r2, r3
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	4013      	ands	r3, r2
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	bf14      	ite	ne
 800465a:	2301      	movne	r3, #1
 800465c:	2300      	moveq	r3, #0
 800465e:	b2db      	uxtb	r3, r3
 8004660:	e00b      	b.n	800467a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	43da      	mvns	r2, r3
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	4013      	ands	r3, r2
 800466e:	b29b      	uxth	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	bf14      	ite	ne
 8004674:	2301      	movne	r3, #1
 8004676:	2300      	moveq	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d18d      	bne.n	800459a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004694:	e02d      	b.n	80046f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 f8ce 	bl	8004838 <I2C_IsAcknowledgeFailed>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e02d      	b.n	8004702 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ac:	d021      	beq.n	80046f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ae:	f7fe f8fd 	bl	80028ac <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d302      	bcc.n	80046c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d116      	bne.n	80046f2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	f043 0220 	orr.w	r2, r3, #32
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e007      	b.n	8004702 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046fc:	2b80      	cmp	r3, #128	; 0x80
 80046fe:	d1ca      	bne.n	8004696 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b084      	sub	sp, #16
 800470e:	af00      	add	r7, sp, #0
 8004710:	60f8      	str	r0, [r7, #12]
 8004712:	60b9      	str	r1, [r7, #8]
 8004714:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004716:	e02d      	b.n	8004774 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f88d 	bl	8004838 <I2C_IsAcknowledgeFailed>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e02d      	b.n	8004784 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472e:	d021      	beq.n	8004774 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004730:	f7fe f8bc 	bl	80028ac <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	429a      	cmp	r2, r3
 800473e:	d302      	bcc.n	8004746 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d116      	bne.n	8004774 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004760:	f043 0220 	orr.w	r2, r3, #32
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e007      	b.n	8004784 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f003 0304 	and.w	r3, r3, #4
 800477e:	2b04      	cmp	r3, #4
 8004780:	d1ca      	bne.n	8004718 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004798:	e042      	b.n	8004820 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	f003 0310 	and.w	r3, r3, #16
 80047a4:	2b10      	cmp	r3, #16
 80047a6:	d119      	bne.n	80047dc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f06f 0210 	mvn.w	r2, #16
 80047b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e029      	b.n	8004830 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047dc:	f7fe f866 	bl	80028ac <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d302      	bcc.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d116      	bne.n	8004820 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2220      	movs	r2, #32
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	f043 0220 	orr.w	r2, r3, #32
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e007      	b.n	8004830 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482a:	2b40      	cmp	r3, #64	; 0x40
 800482c:	d1b5      	bne.n	800479a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800484e:	d11b      	bne.n	8004888 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004858:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2220      	movs	r2, #32
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	f043 0204 	orr.w	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e000      	b.n	800488a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
	...

08004898 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e128      	b.n	8004afc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d109      	bne.n	80048ca <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a90      	ldr	r2, [pc, #576]	; (8004b04 <HAL_I2S_Init+0x26c>)
 80048c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7fc ff01 	bl	80016cc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2202      	movs	r2, #2
 80048ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69db      	ldr	r3, [r3, #28]
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80048e0:	f023 030f 	bic.w	r3, r3, #15
 80048e4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2202      	movs	r2, #2
 80048ec:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d060      	beq.n	80049b8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d102      	bne.n	8004904 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80048fe:	2310      	movs	r3, #16
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	e001      	b.n	8004908 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004904:	2320      	movs	r3, #32
 8004906:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2b20      	cmp	r3, #32
 800490e:	d802      	bhi.n	8004916 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004916:	2001      	movs	r0, #1
 8004918:	f002 fb06 	bl	8006f28 <HAL_RCCEx_GetPeriphCLKFreq>
 800491c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004926:	d125      	bne.n	8004974 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d010      	beq.n	8004952 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	fbb2 f2f3 	udiv	r2, r2, r3
 800493a:	4613      	mov	r3, r2
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4413      	add	r3, r2
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	461a      	mov	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	fbb2 f3f3 	udiv	r3, r2, r3
 800494c:	3305      	adds	r3, #5
 800494e:	613b      	str	r3, [r7, #16]
 8004950:	e01f      	b.n	8004992 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	fbb2 f2f3 	udiv	r2, r2, r3
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	461a      	mov	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	3305      	adds	r3, #5
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	e00e      	b.n	8004992 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	fbb2 f2f3 	udiv	r2, r2, r3
 800497c:	4613      	mov	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	461a      	mov	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	fbb2 f3f3 	udiv	r3, r2, r3
 800498e:	3305      	adds	r3, #5
 8004990:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	4a5c      	ldr	r2, [pc, #368]	; (8004b08 <HAL_I2S_Init+0x270>)
 8004996:	fba2 2303 	umull	r2, r3, r2, r3
 800499a:	08db      	lsrs	r3, r3, #3
 800499c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	085b      	lsrs	r3, r3, #1
 80049ae:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	61bb      	str	r3, [r7, #24]
 80049b6:	e003      	b.n	80049c0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80049b8:	2302      	movs	r3, #2
 80049ba:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d902      	bls.n	80049cc <HAL_I2S_Init+0x134>
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	2bff      	cmp	r3, #255	; 0xff
 80049ca:	d907      	bls.n	80049dc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d0:	f043 0210 	orr.w	r2, r3, #16
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e08f      	b.n	8004afc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	ea42 0103 	orr.w	r1, r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80049fa:	f023 030f 	bic.w	r3, r3, #15
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	6851      	ldr	r1, [r2, #4]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6892      	ldr	r2, [r2, #8]
 8004a06:	4311      	orrs	r1, r2
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	68d2      	ldr	r2, [r2, #12]
 8004a0c:	4311      	orrs	r1, r2
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6992      	ldr	r2, [r2, #24]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a1e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d161      	bne.n	8004aec <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a38      	ldr	r2, [pc, #224]	; (8004b0c <HAL_I2S_Init+0x274>)
 8004a2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a37      	ldr	r2, [pc, #220]	; (8004b10 <HAL_I2S_Init+0x278>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d101      	bne.n	8004a3c <HAL_I2S_Init+0x1a4>
 8004a38:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <HAL_I2S_Init+0x27c>)
 8004a3a:	e001      	b.n	8004a40 <HAL_I2S_Init+0x1a8>
 8004a3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	4932      	ldr	r1, [pc, #200]	; (8004b10 <HAL_I2S_Init+0x278>)
 8004a48:	428a      	cmp	r2, r1
 8004a4a:	d101      	bne.n	8004a50 <HAL_I2S_Init+0x1b8>
 8004a4c:	4a31      	ldr	r2, [pc, #196]	; (8004b14 <HAL_I2S_Init+0x27c>)
 8004a4e:	e001      	b.n	8004a54 <HAL_I2S_Init+0x1bc>
 8004a50:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004a54:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a58:	f023 030f 	bic.w	r3, r3, #15
 8004a5c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a2b      	ldr	r2, [pc, #172]	; (8004b10 <HAL_I2S_Init+0x278>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d101      	bne.n	8004a6c <HAL_I2S_Init+0x1d4>
 8004a68:	4b2a      	ldr	r3, [pc, #168]	; (8004b14 <HAL_I2S_Init+0x27c>)
 8004a6a:	e001      	b.n	8004a70 <HAL_I2S_Init+0x1d8>
 8004a6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a70:	2202      	movs	r2, #2
 8004a72:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a25      	ldr	r2, [pc, #148]	; (8004b10 <HAL_I2S_Init+0x278>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d101      	bne.n	8004a82 <HAL_I2S_Init+0x1ea>
 8004a7e:	4b25      	ldr	r3, [pc, #148]	; (8004b14 <HAL_I2S_Init+0x27c>)
 8004a80:	e001      	b.n	8004a86 <HAL_I2S_Init+0x1ee>
 8004a82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a92:	d003      	beq.n	8004a9c <HAL_I2S_Init+0x204>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d103      	bne.n	8004aa4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004a9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	e001      	b.n	8004aa8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004abc:	4313      	orrs	r3, r2
 8004abe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	897b      	ldrh	r3, [r7, #10]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ad4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a0d      	ldr	r2, [pc, #52]	; (8004b10 <HAL_I2S_Init+0x278>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d101      	bne.n	8004ae4 <HAL_I2S_Init+0x24c>
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	; (8004b14 <HAL_I2S_Init+0x27c>)
 8004ae2:	e001      	b.n	8004ae8 <HAL_I2S_Init+0x250>
 8004ae4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ae8:	897a      	ldrh	r2, [r7, #10]
 8004aea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3720      	adds	r7, #32
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	08004de9 	.word	0x08004de9
 8004b08:	cccccccd 	.word	0xcccccccd
 8004b0c:	08004efd 	.word	0x08004efd
 8004b10:	40003800 	.word	0x40003800
 8004b14:	40003400 	.word	0x40003400

08004b18 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	4613      	mov	r3, r2
 8004b24:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d002      	beq.n	8004b32 <HAL_I2S_Transmit_DMA+0x1a>
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e08e      	b.n	8004c54 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d101      	bne.n	8004b46 <HAL_I2S_Transmit_DMA+0x2e>
 8004b42:	2302      	movs	r3, #2
 8004b44:	e086      	b.n	8004c54 <HAL_I2S_Transmit_DMA+0x13c>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d005      	beq.n	8004b66 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004b62:	2302      	movs	r3, #2
 8004b64:	e076      	b.n	8004c54 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2203      	movs	r2, #3
 8004b6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69db      	ldr	r3, [r3, #28]
 8004b80:	f003 0307 	and.w	r3, r3, #7
 8004b84:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2b03      	cmp	r3, #3
 8004b8a:	d002      	beq.n	8004b92 <HAL_I2S_Transmit_DMA+0x7a>
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	2b05      	cmp	r3, #5
 8004b90:	d10a      	bne.n	8004ba8 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004b92:	88fb      	ldrh	r3, [r7, #6]
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004b9c:	88fb      	ldrh	r3, [r7, #6]
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ba6:	e005      	b.n	8004bb4 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	88fa      	ldrh	r2, [r7, #6]
 8004bac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	88fa      	ldrh	r2, [r7, #6]
 8004bb2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb8:	4a28      	ldr	r2, [pc, #160]	; (8004c5c <HAL_I2S_Transmit_DMA+0x144>)
 8004bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc0:	4a27      	ldr	r2, [pc, #156]	; (8004c60 <HAL_I2S_Transmit_DMA+0x148>)
 8004bc2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc8:	4a26      	ldr	r2, [pc, #152]	; (8004c64 <HAL_I2S_Transmit_DMA+0x14c>)
 8004bca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bd4:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004bdc:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004be4:	f7fe f8cc 	bl	8002d80 <HAL_DMA_Start_IT>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00f      	beq.n	8004c0e <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf2:	f043 0208 	orr.w	r2, r3, #8
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e022      	b.n	8004c54 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d107      	bne.n	8004c2c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	69da      	ldr	r2, [r3, #28]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c2a:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d107      	bne.n	8004c4a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f042 0202 	orr.w	r2, r2, #2
 8004c48:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	08004cc7 	.word	0x08004cc7
 8004c60:	08004c85 	.word	0x08004c85
 8004c64:	08004ce3 	.word	0x08004ce3

08004c68 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c76:	b2db      	uxtb	r3, r3
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c90:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10e      	bne.n	8004cb8 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0202 	bic.w	r2, r2, #2
 8004ca8:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7fd fbe1 	bl	8002480 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004cbe:	bf00      	nop
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7fd fbe5 	bl	80024a4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0203 	bic.w	r2, r2, #3
 8004cfe:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d18:	f043 0208 	orr.w	r2, r3, #8
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f7fd fd43 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004d26:	bf00      	nop
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b082      	sub	sp, #8
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	881a      	ldrh	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d46:	1c9a      	adds	r2, r3, #2
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10e      	bne.n	8004d82 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d72:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7fd fb7f 	bl	8002480 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004d82:	bf00      	nop
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b082      	sub	sp, #8
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d9c:	b292      	uxth	r2, r2
 8004d9e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da4:	1c9a      	adds	r2, r3, #2
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d10e      	bne.n	8004de0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004dd0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7fd fcce 	bl	800277c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004de0:	bf00      	nop
 8004de2:	3708      	adds	r7, #8
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b04      	cmp	r3, #4
 8004e02:	d13a      	bne.n	8004e7a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d109      	bne.n	8004e22 <I2S_IRQHandler+0x3a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e18:	2b40      	cmp	r3, #64	; 0x40
 8004e1a:	d102      	bne.n	8004e22 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff ffb4 	bl	8004d8a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e28:	2b40      	cmp	r3, #64	; 0x40
 8004e2a:	d126      	bne.n	8004e7a <I2S_IRQHandler+0x92>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f003 0320 	and.w	r3, r3, #32
 8004e36:	2b20      	cmp	r3, #32
 8004e38:	d11f      	bne.n	8004e7a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e48:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6c:	f043 0202 	orr.w	r2, r3, #2
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7fd fc99 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d136      	bne.n	8004ef4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d109      	bne.n	8004ea4 <I2S_IRQHandler+0xbc>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e9a:	2b80      	cmp	r3, #128	; 0x80
 8004e9c:	d102      	bne.n	8004ea4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f7ff ff45 	bl	8004d2e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d122      	bne.n	8004ef4 <I2S_IRQHandler+0x10c>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d11b      	bne.n	8004ef4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004eca:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004ecc:	2300      	movs	r3, #0
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee6:	f043 0204 	orr.w	r2, r3, #4
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fd fc5c 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ef4:	bf00      	nop
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a92      	ldr	r2, [pc, #584]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004f16:	4b92      	ldr	r3, [pc, #584]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f18:	e001      	b.n	8004f1e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004f1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a8b      	ldr	r2, [pc, #556]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d101      	bne.n	8004f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004f34:	4b8a      	ldr	r3, [pc, #552]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004f36:	e001      	b.n	8004f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004f38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f48:	d004      	beq.n	8004f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f040 8099 	bne.w	8005086 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d107      	bne.n	8004f6e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 f925 	bl	80051b8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d107      	bne.n	8004f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f9c8 	bl	8005318 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	d13a      	bne.n	8005008 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f003 0320 	and.w	r3, r3, #32
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d035      	beq.n	8005008 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a6e      	ldr	r2, [pc, #440]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d101      	bne.n	8004faa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004fa6:	4b6e      	ldr	r3, [pc, #440]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fa8:	e001      	b.n	8004fae <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004faa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4969      	ldr	r1, [pc, #420]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004fb6:	428b      	cmp	r3, r1
 8004fb8:	d101      	bne.n	8004fbe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004fba:	4b69      	ldr	r3, [pc, #420]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004fbc:	e001      	b.n	8004fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004fbe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fc2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004fc6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fd6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004fd8:	2300      	movs	r3, #0
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffa:	f043 0202 	orr.w	r2, r3, #2
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fd fbd2 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b08      	cmp	r3, #8
 8005010:	f040 80c3 	bne.w	800519a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f003 0320 	and.w	r3, r3, #32
 800501a:	2b00      	cmp	r3, #0
 800501c:	f000 80bd 	beq.w	800519a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	685a      	ldr	r2, [r3, #4]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800502e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a49      	ldr	r2, [pc, #292]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d101      	bne.n	800503e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800503a:	4b49      	ldr	r3, [pc, #292]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800503c:	e001      	b.n	8005042 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800503e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4944      	ldr	r1, [pc, #272]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800504a:	428b      	cmp	r3, r1
 800504c:	d101      	bne.n	8005052 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800504e:	4b44      	ldr	r3, [pc, #272]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005050:	e001      	b.n	8005056 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005052:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005056:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800505a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800505c:	2300      	movs	r3, #0
 800505e:	60bb      	str	r3, [r7, #8]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	60bb      	str	r3, [r7, #8]
 8005068:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005076:	f043 0204 	orr.w	r2, r3, #4
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7fd fb94 	bl	80027ac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005084:	e089      	b.n	800519a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b02      	cmp	r3, #2
 800508e:	d107      	bne.n	80050a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005096:	2b00      	cmp	r3, #0
 8005098:	d002      	beq.n	80050a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f8be 	bl	800521c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d107      	bne.n	80050ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d002      	beq.n	80050ba <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f8fd 	bl	80052b4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c0:	2b40      	cmp	r3, #64	; 0x40
 80050c2:	d12f      	bne.n	8005124 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f003 0320 	and.w	r3, r3, #32
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d02a      	beq.n	8005124 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050dc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a1e      	ldr	r2, [pc, #120]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d101      	bne.n	80050ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80050e8:	4b1d      	ldr	r3, [pc, #116]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050ea:	e001      	b.n	80050f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80050ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4919      	ldr	r1, [pc, #100]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050f8:	428b      	cmp	r3, r1
 80050fa:	d101      	bne.n	8005100 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80050fc:	4b18      	ldr	r3, [pc, #96]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050fe:	e001      	b.n	8005104 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005100:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005104:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005108:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005116:	f043 0202 	orr.w	r2, r3, #2
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fd fb44 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	f003 0308 	and.w	r3, r3, #8
 800512a:	2b08      	cmp	r3, #8
 800512c:	d136      	bne.n	800519c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b00      	cmp	r3, #0
 8005136:	d031      	beq.n	800519c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a07      	ldr	r2, [pc, #28]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d101      	bne.n	8005146 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005142:	4b07      	ldr	r3, [pc, #28]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005144:	e001      	b.n	800514a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005146:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4902      	ldr	r1, [pc, #8]	; (800515c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005152:	428b      	cmp	r3, r1
 8005154:	d106      	bne.n	8005164 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005156:	4b02      	ldr	r3, [pc, #8]	; (8005160 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005158:	e006      	b.n	8005168 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800515a:	bf00      	nop
 800515c:	40003800 	.word	0x40003800
 8005160:	40003400 	.word	0x40003400
 8005164:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005168:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800516c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800517c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800518a:	f043 0204 	orr.w	r2, r3, #4
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fd fb0a 	bl	80027ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005198:	e000      	b.n	800519c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800519a:	bf00      	nop
}
 800519c:	bf00      	nop
 800519e:	3720      	adds	r7, #32
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	1c99      	adds	r1, r3, #2
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6251      	str	r1, [r2, #36]	; 0x24
 80051ca:	881a      	ldrh	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d113      	bne.n	8005212 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80051f8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d106      	bne.n	8005212 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff ffc9 	bl	80051a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005212:	bf00      	nop
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	1c99      	adds	r1, r3, #2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6251      	str	r1, [r2, #36]	; 0x24
 800522e:	8819      	ldrh	r1, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a1d      	ldr	r2, [pc, #116]	; (80052ac <I2SEx_TxISR_I2SExt+0x90>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d101      	bne.n	800523e <I2SEx_TxISR_I2SExt+0x22>
 800523a:	4b1d      	ldr	r3, [pc, #116]	; (80052b0 <I2SEx_TxISR_I2SExt+0x94>)
 800523c:	e001      	b.n	8005242 <I2SEx_TxISR_I2SExt+0x26>
 800523e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005242:	460a      	mov	r2, r1
 8005244:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005258:	b29b      	uxth	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d121      	bne.n	80052a2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a12      	ldr	r2, [pc, #72]	; (80052ac <I2SEx_TxISR_I2SExt+0x90>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d101      	bne.n	800526c <I2SEx_TxISR_I2SExt+0x50>
 8005268:	4b11      	ldr	r3, [pc, #68]	; (80052b0 <I2SEx_TxISR_I2SExt+0x94>)
 800526a:	e001      	b.n	8005270 <I2SEx_TxISR_I2SExt+0x54>
 800526c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	490d      	ldr	r1, [pc, #52]	; (80052ac <I2SEx_TxISR_I2SExt+0x90>)
 8005278:	428b      	cmp	r3, r1
 800527a:	d101      	bne.n	8005280 <I2SEx_TxISR_I2SExt+0x64>
 800527c:	4b0c      	ldr	r3, [pc, #48]	; (80052b0 <I2SEx_TxISR_I2SExt+0x94>)
 800527e:	e001      	b.n	8005284 <I2SEx_TxISR_I2SExt+0x68>
 8005280:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005284:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005288:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d106      	bne.n	80052a2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7ff ff81 	bl	80051a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	40003800 	.word	0x40003800
 80052b0:	40003400 	.word	0x40003400

080052b4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68d8      	ldr	r0, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c6:	1c99      	adds	r1, r3, #2
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	62d1      	str	r1, [r2, #44]	; 0x2c
 80052cc:	b282      	uxth	r2, r0
 80052ce:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d113      	bne.n	8005310 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80052f6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d106      	bne.n	8005310 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7ff ff4a 	bl	80051a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a20      	ldr	r2, [pc, #128]	; (80053a8 <I2SEx_RxISR_I2SExt+0x90>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d101      	bne.n	800532e <I2SEx_RxISR_I2SExt+0x16>
 800532a:	4b20      	ldr	r3, [pc, #128]	; (80053ac <I2SEx_RxISR_I2SExt+0x94>)
 800532c:	e001      	b.n	8005332 <I2SEx_RxISR_I2SExt+0x1a>
 800532e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005332:	68d8      	ldr	r0, [r3, #12]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005338:	1c99      	adds	r1, r3, #2
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800533e:	b282      	uxth	r2, r0
 8005340:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005354:	b29b      	uxth	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d121      	bne.n	800539e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a12      	ldr	r2, [pc, #72]	; (80053a8 <I2SEx_RxISR_I2SExt+0x90>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d101      	bne.n	8005368 <I2SEx_RxISR_I2SExt+0x50>
 8005364:	4b11      	ldr	r3, [pc, #68]	; (80053ac <I2SEx_RxISR_I2SExt+0x94>)
 8005366:	e001      	b.n	800536c <I2SEx_RxISR_I2SExt+0x54>
 8005368:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	490d      	ldr	r1, [pc, #52]	; (80053a8 <I2SEx_RxISR_I2SExt+0x90>)
 8005374:	428b      	cmp	r3, r1
 8005376:	d101      	bne.n	800537c <I2SEx_RxISR_I2SExt+0x64>
 8005378:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <I2SEx_RxISR_I2SExt+0x94>)
 800537a:	e001      	b.n	8005380 <I2SEx_RxISR_I2SExt+0x68>
 800537c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005380:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005384:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538a:	b29b      	uxth	r3, r3
 800538c:	2b00      	cmp	r3, #0
 800538e:	d106      	bne.n	800539e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff ff03 	bl	80051a4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800539e:	bf00      	nop
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40003800 	.word	0x40003800
 80053ac:	40003400 	.word	0x40003400

080053b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80053b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053b2:	b08f      	sub	sp, #60	; 0x3c
 80053b4:	af0a      	add	r7, sp, #40	; 0x28
 80053b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e10f      	b.n	80055e2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d106      	bne.n	80053e2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7fc fa71 	bl	80018c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2203      	movs	r2, #3
 80053e6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d102      	bne.n	80053fc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4618      	mov	r0, r3
 8005402:	f001 ff7b 	bl	80072fc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	603b      	str	r3, [r7, #0]
 800540c:	687e      	ldr	r6, [r7, #4]
 800540e:	466d      	mov	r5, sp
 8005410:	f106 0410 	add.w	r4, r6, #16
 8005414:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005418:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800541a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800541c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005420:	e885 0003 	stmia.w	r5, {r0, r1}
 8005424:	1d33      	adds	r3, r6, #4
 8005426:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005428:	6838      	ldr	r0, [r7, #0]
 800542a:	f001 fe64 	bl	80070f6 <USB_CoreInit>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d005      	beq.n	8005440 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e0d0      	b.n	80055e2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f001 ff69 	bl	800731e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800544c:	2300      	movs	r3, #0
 800544e:	73fb      	strb	r3, [r7, #15]
 8005450:	e04a      	b.n	80054e8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005452:	7bfa      	ldrb	r2, [r7, #15]
 8005454:	6879      	ldr	r1, [r7, #4]
 8005456:	4613      	mov	r3, r2
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	440b      	add	r3, r1
 8005460:	333d      	adds	r3, #61	; 0x3d
 8005462:	2201      	movs	r2, #1
 8005464:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005466:	7bfa      	ldrb	r2, [r7, #15]
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	4613      	mov	r3, r2
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4413      	add	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	440b      	add	r3, r1
 8005474:	333c      	adds	r3, #60	; 0x3c
 8005476:	7bfa      	ldrb	r2, [r7, #15]
 8005478:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800547a:	7bfa      	ldrb	r2, [r7, #15]
 800547c:	7bfb      	ldrb	r3, [r7, #15]
 800547e:	b298      	uxth	r0, r3
 8005480:	6879      	ldr	r1, [r7, #4]
 8005482:	4613      	mov	r3, r2
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	4413      	add	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	440b      	add	r3, r1
 800548c:	3344      	adds	r3, #68	; 0x44
 800548e:	4602      	mov	r2, r0
 8005490:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005492:	7bfa      	ldrb	r2, [r7, #15]
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	4613      	mov	r3, r2
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	4413      	add	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	440b      	add	r3, r1
 80054a0:	3340      	adds	r3, #64	; 0x40
 80054a2:	2200      	movs	r2, #0
 80054a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054a6:	7bfa      	ldrb	r2, [r7, #15]
 80054a8:	6879      	ldr	r1, [r7, #4]
 80054aa:	4613      	mov	r3, r2
 80054ac:	00db      	lsls	r3, r3, #3
 80054ae:	4413      	add	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	440b      	add	r3, r1
 80054b4:	3348      	adds	r3, #72	; 0x48
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80054ba:	7bfa      	ldrb	r2, [r7, #15]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	00db      	lsls	r3, r3, #3
 80054c2:	4413      	add	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	334c      	adds	r3, #76	; 0x4c
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80054ce:	7bfa      	ldrb	r2, [r7, #15]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4413      	add	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	3354      	adds	r3, #84	; 0x54
 80054de:	2200      	movs	r2, #0
 80054e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054e2:	7bfb      	ldrb	r3, [r7, #15]
 80054e4:	3301      	adds	r3, #1
 80054e6:	73fb      	strb	r3, [r7, #15]
 80054e8:	7bfa      	ldrb	r2, [r7, #15]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d3af      	bcc.n	8005452 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054f2:	2300      	movs	r3, #0
 80054f4:	73fb      	strb	r3, [r7, #15]
 80054f6:	e044      	b.n	8005582 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80054f8:	7bfa      	ldrb	r2, [r7, #15]
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	4613      	mov	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	4413      	add	r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800550a:	2200      	movs	r2, #0
 800550c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800550e:	7bfa      	ldrb	r2, [r7, #15]
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005520:	7bfa      	ldrb	r2, [r7, #15]
 8005522:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005524:	7bfa      	ldrb	r2, [r7, #15]
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	4613      	mov	r3, r2
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005536:	2200      	movs	r2, #0
 8005538:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800553a:	7bfa      	ldrb	r2, [r7, #15]
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	4413      	add	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	440b      	add	r3, r1
 800555e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005562:	2200      	movs	r2, #0
 8005564:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005566:	7bfa      	ldrb	r2, [r7, #15]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005578:	2200      	movs	r2, #0
 800557a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800557c:	7bfb      	ldrb	r3, [r7, #15]
 800557e:	3301      	adds	r3, #1
 8005580:	73fb      	strb	r3, [r7, #15]
 8005582:	7bfa      	ldrb	r2, [r7, #15]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	429a      	cmp	r2, r3
 800558a:	d3b5      	bcc.n	80054f8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	603b      	str	r3, [r7, #0]
 8005592:	687e      	ldr	r6, [r7, #4]
 8005594:	466d      	mov	r5, sp
 8005596:	f106 0410 	add.w	r4, r6, #16
 800559a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800559c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800559e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80055a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80055aa:	1d33      	adds	r3, r6, #4
 80055ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055ae:	6838      	ldr	r0, [r7, #0]
 80055b0:	f001 ff02 	bl	80073b8 <USB_DevInit>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d005      	beq.n	80055c6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2202      	movs	r2, #2
 80055be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e00d      	b.n	80055e2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f002 fa32 	bl	8007a44 <USB_DevDisconnect>

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3714      	adds	r7, #20
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055ea <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80055ea:	b590      	push	{r4, r7, lr}
 80055ec:	b08d      	sub	sp, #52	; 0x34
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4618      	mov	r0, r3
 8005602:	f002 fad3 	bl	8007bac <USB_GetMode>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	f040 848a 	bne.w	8005f22 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f002 fa37 	bl	8007a86 <USB_ReadInterrupts>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 8480 	beq.w	8005f20 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	0a1b      	lsrs	r3, r3, #8
 800562a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4618      	mov	r0, r3
 800563a:	f002 fa24 	bl	8007a86 <USB_ReadInterrupts>
 800563e:	4603      	mov	r3, r0
 8005640:	f003 0302 	and.w	r3, r3, #2
 8005644:	2b02      	cmp	r3, #2
 8005646:	d107      	bne.n	8005658 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f002 0202 	and.w	r2, r2, #2
 8005656:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4618      	mov	r0, r3
 800565e:	f002 fa12 	bl	8007a86 <USB_ReadInterrupts>
 8005662:	4603      	mov	r3, r0
 8005664:	f003 0310 	and.w	r3, r3, #16
 8005668:	2b10      	cmp	r3, #16
 800566a:	d161      	bne.n	8005730 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0210 	bic.w	r2, r2, #16
 800567a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	f003 020f 	and.w	r2, r3, #15
 8005688:	4613      	mov	r3, r2
 800568a:	00db      	lsls	r3, r3, #3
 800568c:	4413      	add	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	4413      	add	r3, r2
 8005698:	3304      	adds	r3, #4
 800569a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	0c5b      	lsrs	r3, r3, #17
 80056a0:	f003 030f 	and.w	r3, r3, #15
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d124      	bne.n	80056f2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d035      	beq.n	8005720 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	091b      	lsrs	r3, r3, #4
 80056bc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	461a      	mov	r2, r3
 80056c6:	6a38      	ldr	r0, [r7, #32]
 80056c8:	f002 f964 	bl	8007994 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	691a      	ldr	r2, [r3, #16]
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	091b      	lsrs	r3, r3, #4
 80056d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056d8:	441a      	add	r2, r3
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	6a1a      	ldr	r2, [r3, #32]
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	091b      	lsrs	r3, r3, #4
 80056e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056ea:	441a      	add	r2, r3
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	621a      	str	r2, [r3, #32]
 80056f0:	e016      	b.n	8005720 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	0c5b      	lsrs	r3, r3, #17
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	2b06      	cmp	r3, #6
 80056fc:	d110      	bne.n	8005720 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005704:	2208      	movs	r2, #8
 8005706:	4619      	mov	r1, r3
 8005708:	6a38      	ldr	r0, [r7, #32]
 800570a:	f002 f943 	bl	8007994 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	6a1a      	ldr	r2, [r3, #32]
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	091b      	lsrs	r3, r3, #4
 8005716:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800571a:	441a      	add	r2, r3
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699a      	ldr	r2, [r3, #24]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0210 	orr.w	r2, r2, #16
 800572e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4618      	mov	r0, r3
 8005736:	f002 f9a6 	bl	8007a86 <USB_ReadInterrupts>
 800573a:	4603      	mov	r3, r0
 800573c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005740:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005744:	f040 80a7 	bne.w	8005896 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f002 f9ab 	bl	8007aac <USB_ReadDevAllOutEpInterrupt>
 8005756:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005758:	e099      	b.n	800588e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800575a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 808e 	beq.w	8005882 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	4611      	mov	r1, r2
 8005770:	4618      	mov	r0, r3
 8005772:	f002 f9cf 	bl	8007b14 <USB_ReadDevOutEPInterrupt>
 8005776:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00c      	beq.n	800579c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005784:	015a      	lsls	r2, r3, #5
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	4413      	add	r3, r2
 800578a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800578e:	461a      	mov	r2, r3
 8005790:	2301      	movs	r3, #1
 8005792:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005794:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fcfa 	bl	8006190 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f003 0308 	and.w	r3, r3, #8
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00c      	beq.n	80057c0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	015a      	lsls	r2, r3, #5
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	4413      	add	r3, r2
 80057ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b2:	461a      	mov	r2, r3
 80057b4:	2308      	movs	r3, #8
 80057b6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80057b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fdd0 	bl	8006360 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d008      	beq.n	80057dc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	015a      	lsls	r2, r3, #5
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	4413      	add	r3, r2
 80057d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d6:	461a      	mov	r2, r3
 80057d8:	2310      	movs	r3, #16
 80057da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d030      	beq.n	8005848 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ee:	2b80      	cmp	r3, #128	; 0x80
 80057f0:	d109      	bne.n	8005806 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	69fa      	ldr	r2, [r7, #28]
 80057fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005800:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005804:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005808:	4613      	mov	r3, r2
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	4413      	add	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	4413      	add	r3, r2
 8005818:	3304      	adds	r3, #4
 800581a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	78db      	ldrb	r3, [r3, #3]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d108      	bne.n	8005836 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	2200      	movs	r2, #0
 8005828:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800582a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582c:	b2db      	uxtb	r3, r3
 800582e:	4619      	mov	r1, r3
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 fbc3 	bl	8005fbc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005838:	015a      	lsls	r2, r3, #5
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	4413      	add	r3, r2
 800583e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005842:	461a      	mov	r2, r3
 8005844:	2302      	movs	r3, #2
 8005846:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f003 0320 	and.w	r3, r3, #32
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585e:	461a      	mov	r2, r3
 8005860:	2320      	movs	r3, #32
 8005862:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d009      	beq.n	8005882 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800587a:	461a      	mov	r2, r3
 800587c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005880:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	3301      	adds	r3, #1
 8005886:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	085b      	lsrs	r3, r3, #1
 800588c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800588e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005890:	2b00      	cmp	r3, #0
 8005892:	f47f af62 	bne.w	800575a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f002 f8f3 	bl	8007a86 <USB_ReadInterrupts>
 80058a0:	4603      	mov	r3, r0
 80058a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80058aa:	f040 80db 	bne.w	8005a64 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f002 f914 	bl	8007ae0 <USB_ReadDevAllInEpInterrupt>
 80058b8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80058be:	e0cd      	b.n	8005a5c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80058c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 80c2 	beq.w	8005a50 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d2:	b2d2      	uxtb	r2, r2
 80058d4:	4611      	mov	r1, r2
 80058d6:	4618      	mov	r0, r3
 80058d8:	f002 f93a 	bl	8007b50 <USB_ReadDevInEPInterrupt>
 80058dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	f003 0301 	and.w	r3, r3, #1
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d057      	beq.n	8005998 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	f003 030f 	and.w	r3, r3, #15
 80058ee:	2201      	movs	r2, #1
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	43db      	mvns	r3, r3
 8005902:	69f9      	ldr	r1, [r7, #28]
 8005904:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005908:	4013      	ands	r3, r2
 800590a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	4413      	add	r3, r2
 8005914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005918:	461a      	mov	r2, r3
 800591a:	2301      	movs	r3, #1
 800591c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d132      	bne.n	800598c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005926:	6879      	ldr	r1, [r7, #4]
 8005928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800592a:	4613      	mov	r3, r2
 800592c:	00db      	lsls	r3, r3, #3
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	334c      	adds	r3, #76	; 0x4c
 8005936:	6819      	ldr	r1, [r3, #0]
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800593c:	4613      	mov	r3, r2
 800593e:	00db      	lsls	r3, r3, #3
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4403      	add	r3, r0
 8005946:	3348      	adds	r3, #72	; 0x48
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4419      	add	r1, r3
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005950:	4613      	mov	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4413      	add	r3, r2
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4403      	add	r3, r0
 800595a:	334c      	adds	r3, #76	; 0x4c
 800595c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	2b00      	cmp	r3, #0
 8005962:	d113      	bne.n	800598c <HAL_PCD_IRQHandler+0x3a2>
 8005964:	6879      	ldr	r1, [r7, #4]
 8005966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005968:	4613      	mov	r3, r2
 800596a:	00db      	lsls	r3, r3, #3
 800596c:	4413      	add	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	440b      	add	r3, r1
 8005972:	3354      	adds	r3, #84	; 0x54
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d108      	bne.n	800598c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005984:	461a      	mov	r2, r3
 8005986:	2101      	movs	r1, #1
 8005988:	f002 f942 	bl	8007c10 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800598c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598e:	b2db      	uxtb	r3, r3
 8005990:	4619      	mov	r1, r3
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fad4 	bl	8005f40 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d008      	beq.n	80059b4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	015a      	lsls	r2, r3, #5
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	4413      	add	r3, r2
 80059aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ae:	461a      	mov	r2, r3
 80059b0:	2308      	movs	r3, #8
 80059b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f003 0310 	and.w	r3, r3, #16
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d008      	beq.n	80059d0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	015a      	lsls	r2, r3, #5
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	4413      	add	r3, r2
 80059c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059ca:	461a      	mov	r2, r3
 80059cc:	2310      	movs	r3, #16
 80059ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d008      	beq.n	80059ec <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80059da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059e6:	461a      	mov	r2, r3
 80059e8:	2340      	movs	r3, #64	; 0x40
 80059ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d023      	beq.n	8005a3e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80059f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80059f8:	6a38      	ldr	r0, [r7, #32]
 80059fa:	f001 fe41 	bl	8007680 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80059fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a00:	4613      	mov	r3, r2
 8005a02:	00db      	lsls	r3, r3, #3
 8005a04:	4413      	add	r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	3338      	adds	r3, #56	; 0x38
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	4413      	add	r3, r2
 8005a0e:	3304      	adds	r3, #4
 8005a10:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	78db      	ldrb	r3, [r3, #3]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d108      	bne.n	8005a2c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	4619      	mov	r1, r3
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 fad4 	bl	8005fd4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a38:	461a      	mov	r2, r3
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005a48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 fb13 	bl	8006076 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	3301      	adds	r3, #1
 8005a54:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a58:	085b      	lsrs	r3, r3, #1
 8005a5a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f47f af2e 	bne.w	80058c0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f002 f80c 	bl	8007a86 <USB_ReadInterrupts>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a78:	d122      	bne.n	8005ac0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	69fa      	ldr	r2, [r7, #28]
 8005a84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a88:	f023 0301 	bic.w	r3, r3, #1
 8005a8c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d108      	bne.n	8005aaa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 fca2 	bl	80063ec <HAL_PCDEx_LPM_Callback>
 8005aa8:	e002      	b.n	8005ab0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa7c 	bl	8005fa8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695a      	ldr	r2, [r3, #20]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005abe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f001 ffde 	bl	8007a86 <USB_ReadInterrupts>
 8005aca:	4603      	mov	r3, r0
 8005acc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ad0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ad4:	d112      	bne.n	8005afc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d102      	bne.n	8005aec <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fa54 	bl	8005f94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695a      	ldr	r2, [r3, #20]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005afa:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 ffc0 	bl	8007a86 <USB_ReadInterrupts>
 8005b06:	4603      	mov	r3, r0
 8005b08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b10:	f040 80b7 	bne.w	8005c82 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	69fa      	ldr	r2, [r7, #28]
 8005b1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b22:	f023 0301 	bic.w	r3, r3, #1
 8005b26:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2110      	movs	r1, #16
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f001 fda6 	bl	8007680 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b34:	2300      	movs	r3, #0
 8005b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b38:	e046      	b.n	8005bc8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b3c:	015a      	lsls	r2, r3, #5
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	4413      	add	r3, r2
 8005b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b46:	461a      	mov	r2, r3
 8005b48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b4c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b50:	015a      	lsls	r2, r3, #5
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4413      	add	r3, r2
 8005b56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b5e:	0151      	lsls	r1, r2, #5
 8005b60:	69fa      	ldr	r2, [r7, #28]
 8005b62:	440a      	add	r2, r1
 8005b64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b68:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b6c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b80:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b84:	015a      	lsls	r2, r3, #5
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	4413      	add	r3, r2
 8005b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b92:	0151      	lsls	r1, r2, #5
 8005b94:	69fa      	ldr	r2, [r7, #28]
 8005b96:	440a      	add	r2, r1
 8005b98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b9c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ba0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bb2:	0151      	lsls	r1, r2, #5
 8005bb4:	69fa      	ldr	r2, [r7, #28]
 8005bb6:	440a      	add	r2, r1
 8005bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005bbc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005bc0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d3b3      	bcc.n	8005b3a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	69fa      	ldr	r2, [r7, #28]
 8005bdc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005be0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005be4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d016      	beq.n	8005c1c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bf8:	69fa      	ldr	r2, [r7, #28]
 8005bfa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bfe:	f043 030b 	orr.w	r3, r3, #11
 8005c02:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c14:	f043 030b 	orr.w	r3, r3, #11
 8005c18:	6453      	str	r3, [r2, #68]	; 0x44
 8005c1a:	e015      	b.n	8005c48 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c22:	695b      	ldr	r3, [r3, #20]
 8005c24:	69fa      	ldr	r2, [r7, #28]
 8005c26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005c2e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005c32:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c42:	f043 030b 	orr.w	r3, r3, #11
 8005c46:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c56:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005c5a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6818      	ldr	r0, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	f001 ffcf 	bl	8007c10 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	695a      	ldr	r2, [r3, #20]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005c80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4618      	mov	r0, r3
 8005c88:	f001 fefd 	bl	8007a86 <USB_ReadInterrupts>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c96:	d124      	bne.n	8005ce2 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f001 ff93 	bl	8007bc8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f001 fd67 	bl	800777a <USB_GetDevSpeed>
 8005cac:	4603      	mov	r3, r0
 8005cae:	461a      	mov	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681c      	ldr	r4, [r3, #0]
 8005cb8:	f001 f808 	bl	8006ccc <HAL_RCC_GetHCLKFreq>
 8005cbc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f001 fa76 	bl	80071b8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f957 	bl	8005f80 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	695a      	ldr	r2, [r3, #20]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005ce0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f001 fecd 	bl	8007a86 <USB_ReadInterrupts>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f003 0308 	and.w	r3, r3, #8
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d10a      	bne.n	8005d0c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f938 	bl	8005f6c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	695a      	ldr	r2, [r3, #20]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f002 0208 	and.w	r2, r2, #8
 8005d0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f001 feb8 	bl	8007a86 <USB_ReadInterrupts>
 8005d16:	4603      	mov	r3, r0
 8005d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1c:	2b80      	cmp	r3, #128	; 0x80
 8005d1e:	d122      	bne.n	8005d66 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005d20:	6a3b      	ldr	r3, [r7, #32]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d28:	6a3b      	ldr	r3, [r7, #32]
 8005d2a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d30:	e014      	b.n	8005d5c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005d32:	6879      	ldr	r1, [r7, #4]
 8005d34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d36:	4613      	mov	r3, r2
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	440b      	add	r3, r1
 8005d40:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d105      	bne.n	8005d56 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	4619      	mov	r1, r3
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f95f 	bl	8006014 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d58:	3301      	adds	r3, #1
 8005d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d3e5      	bcc.n	8005d32 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f001 fe8b 	bl	8007a86 <USB_ReadInterrupts>
 8005d70:	4603      	mov	r3, r0
 8005d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d7a:	d13b      	bne.n	8005df4 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d80:	e02b      	b.n	8005dda <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	015a      	lsls	r2, r3, #5
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	4413      	add	r3, r2
 8005d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d96:	4613      	mov	r3, r2
 8005d98:	00db      	lsls	r3, r3, #3
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	440b      	add	r3, r1
 8005da0:	3340      	adds	r3, #64	; 0x40
 8005da2:	781b      	ldrb	r3, [r3, #0]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d115      	bne.n	8005dd4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005da8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	da12      	bge.n	8005dd4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005dae:	6879      	ldr	r1, [r7, #4]
 8005db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db2:	4613      	mov	r3, r2
 8005db4:	00db      	lsls	r3, r3, #3
 8005db6:	4413      	add	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	440b      	add	r3, r1
 8005dbc:	333f      	adds	r3, #63	; 0x3f
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f920 	bl	8006014 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d3ce      	bcc.n	8005d82 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695a      	ldr	r2, [r3, #20]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005df2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f001 fe44 	bl	8007a86 <USB_ReadInterrupts>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e08:	d155      	bne.n	8005eb6 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e0e:	e045      	b.n	8005e9c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e20:	6879      	ldr	r1, [r7, #4]
 8005e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e24:	4613      	mov	r3, r2
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	4413      	add	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	440b      	add	r3, r1
 8005e2e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d12e      	bne.n	8005e96 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e38:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	da2b      	bge.n	8005e96 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005e4a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d121      	bne.n	8005e96 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005e52:	6879      	ldr	r1, [r7, #4]
 8005e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e56:	4613      	mov	r3, r2
 8005e58:	00db      	lsls	r3, r3, #3
 8005e5a:	4413      	add	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	440b      	add	r3, r1
 8005e60:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005e64:	2201      	movs	r2, #1
 8005e66:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005e68:	6a3b      	ldr	r3, [r7, #32]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005e74:	6a3b      	ldr	r3, [r7, #32]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d10a      	bne.n	8005e96 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	69fa      	ldr	r2, [r7, #28]
 8005e8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e92:	6053      	str	r3, [r2, #4]
            break;
 8005e94:	e007      	b.n	8005ea6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	3301      	adds	r3, #1
 8005e9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d3b4      	bcc.n	8005e10 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	695a      	ldr	r2, [r3, #20]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005eb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f001 fde3 	bl	8007a86 <USB_ReadInterrupts>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eca:	d10a      	bne.n	8005ee2 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f88d 	bl	8005fec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	695a      	ldr	r2, [r3, #20]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005ee0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f001 fdcd 	bl	8007a86 <USB_ReadInterrupts>
 8005eec:	4603      	mov	r3, r0
 8005eee:	f003 0304 	and.w	r3, r3, #4
 8005ef2:	2b04      	cmp	r3, #4
 8005ef4:	d115      	bne.n	8005f22 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d002      	beq.n	8005f0e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f879 	bl	8006000 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6859      	ldr	r1, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	605a      	str	r2, [r3, #4]
 8005f1e:	e000      	b.n	8005f22 <HAL_PCD_IRQHandler+0x938>
      return;
 8005f20:	bf00      	nop
    }
  }
}
 8005f22:	3734      	adds	r7, #52	; 0x34
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd90      	pop	{r4, r7, pc}

08005f28 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	460b      	mov	r3, r1
 8005fde:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	460b      	mov	r3, r1
 800601e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006020:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006024:	2b00      	cmp	r3, #0
 8006026:	da0c      	bge.n	8006042 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006028:	78fb      	ldrb	r3, [r7, #3]
 800602a:	f003 020f 	and.w	r2, r3, #15
 800602e:	4613      	mov	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	4413      	add	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	3338      	adds	r3, #56	; 0x38
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	4413      	add	r3, r2
 800603c:	3304      	adds	r3, #4
 800603e:	60fb      	str	r3, [r7, #12]
 8006040:	e00c      	b.n	800605c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006042:	78fb      	ldrb	r3, [r7, #3]
 8006044:	f003 020f 	and.w	r2, r3, #15
 8006048:	4613      	mov	r3, r2
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	4413      	add	r3, r2
 8006058:	3304      	adds	r3, #4
 800605a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68f9      	ldr	r1, [r7, #12]
 8006062:	4618      	mov	r0, r3
 8006064:	f001 fbae 	bl	80077c4 <USB_EPStopXfer>
 8006068:	4603      	mov	r3, r0
 800606a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800606c:	7afb      	ldrb	r3, [r7, #11]
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b08a      	sub	sp, #40	; 0x28
 800607a:	af02      	add	r7, sp, #8
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	00db      	lsls	r3, r3, #3
 8006090:	4413      	add	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	3338      	adds	r3, #56	; 0x38
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	4413      	add	r3, r2
 800609a:	3304      	adds	r3, #4
 800609c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6a1a      	ldr	r2, [r3, #32]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d901      	bls.n	80060ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e06c      	b.n	8006188 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	699a      	ldr	r2, [r3, #24]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	69fa      	ldr	r2, [r7, #28]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d902      	bls.n	80060ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	3303      	adds	r3, #3
 80060ce:	089b      	lsrs	r3, r3, #2
 80060d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80060d2:	e02b      	b.n	800612c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	699a      	ldr	r2, [r3, #24]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	69fa      	ldr	r2, [r7, #28]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d902      	bls.n	80060f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	3303      	adds	r3, #3
 80060f4:	089b      	lsrs	r3, r3, #2
 80060f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6919      	ldr	r1, [r3, #16]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	b2da      	uxtb	r2, r3
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006108:	b2db      	uxtb	r3, r3
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	4603      	mov	r3, r0
 800610e:	6978      	ldr	r0, [r7, #20]
 8006110:	f001 fc02 	bl	8007918 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	441a      	add	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1a      	ldr	r2, [r3, #32]
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	441a      	add	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	4413      	add	r3, r2
 8006134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	429a      	cmp	r2, r3
 8006140:	d809      	bhi.n	8006156 <PCD_WriteEmptyTxFifo+0xe0>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6a1a      	ldr	r2, [r3, #32]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800614a:	429a      	cmp	r2, r3
 800614c:	d203      	bcs.n	8006156 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1be      	bne.n	80060d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	699a      	ldr	r2, [r3, #24]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	429a      	cmp	r2, r3
 8006160:	d811      	bhi.n	8006186 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	f003 030f 	and.w	r3, r3, #15
 8006168:	2201      	movs	r2, #1
 800616a:	fa02 f303 	lsl.w	r3, r2, r3
 800616e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	43db      	mvns	r3, r3
 800617c:	6939      	ldr	r1, [r7, #16]
 800617e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006182:	4013      	ands	r3, r2
 8006184:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3720      	adds	r7, #32
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b088      	sub	sp, #32
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	333c      	adds	r3, #60	; 0x3c
 80061a8:	3304      	adds	r3, #4
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	015a      	lsls	r2, r3, #5
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	4413      	add	r3, r2
 80061b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d17b      	bne.n	80062be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	f003 0308 	and.w	r3, r3, #8
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d015      	beq.n	80061fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	4a61      	ldr	r2, [pc, #388]	; (8006358 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	f240 80b9 	bls.w	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 80b3 	beq.w	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f2:	461a      	mov	r2, r3
 80061f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061f8:	6093      	str	r3, [r2, #8]
 80061fa:	e0a7      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	d009      	beq.n	800621a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	4413      	add	r3, r2
 800620e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006212:	461a      	mov	r2, r3
 8006214:	2320      	movs	r3, #32
 8006216:	6093      	str	r3, [r2, #8]
 8006218:	e098      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006220:	2b00      	cmp	r3, #0
 8006222:	f040 8093 	bne.w	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	4a4b      	ldr	r2, [pc, #300]	; (8006358 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d90f      	bls.n	800624e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00a      	beq.n	800624e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	015a      	lsls	r2, r3, #5
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	4413      	add	r3, r2
 8006240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006244:	461a      	mov	r2, r3
 8006246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800624a:	6093      	str	r3, [r2, #8]
 800624c:	e07e      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	4613      	mov	r3, r2
 8006252:	00db      	lsls	r3, r3, #3
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	4413      	add	r3, r2
 8006260:	3304      	adds	r3, #4
 8006262:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	69da      	ldr	r2, [r3, #28]
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	0159      	lsls	r1, r3, #5
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	440b      	add	r3, r1
 8006270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800627a:	1ad2      	subs	r2, r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d114      	bne.n	80062b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d109      	bne.n	80062a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6818      	ldr	r0, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006298:	461a      	mov	r2, r3
 800629a:	2101      	movs	r1, #1
 800629c:	f001 fcb8 	bl	8007c10 <USB_EP0_OutStart>
 80062a0:	e006      	b.n	80062b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	691a      	ldr	r2, [r3, #16]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	441a      	add	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	4619      	mov	r1, r3
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7ff fe36 	bl	8005f28 <HAL_PCD_DataOutStageCallback>
 80062bc:	e046      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	4a26      	ldr	r2, [pc, #152]	; (800635c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d124      	bne.n	8006310 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00a      	beq.n	80062e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062dc:	461a      	mov	r2, r3
 80062de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062e2:	6093      	str	r3, [r2, #8]
 80062e4:	e032      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f003 0320 	and.w	r3, r3, #32
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d008      	beq.n	8006302 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	015a      	lsls	r2, r3, #5
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	4413      	add	r3, r2
 80062f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062fc:	461a      	mov	r2, r3
 80062fe:	2320      	movs	r3, #32
 8006300:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	b2db      	uxtb	r3, r3
 8006306:	4619      	mov	r1, r3
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff fe0d 	bl	8005f28 <HAL_PCD_DataOutStageCallback>
 800630e:	e01d      	b.n	800634c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d114      	bne.n	8006340 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	4613      	mov	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	440b      	add	r3, r1
 8006324:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d108      	bne.n	8006340 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6818      	ldr	r0, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006338:	461a      	mov	r2, r3
 800633a:	2100      	movs	r1, #0
 800633c:	f001 fc68 	bl	8007c10 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	b2db      	uxtb	r3, r3
 8006344:	4619      	mov	r1, r3
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff fdee 	bl	8005f28 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	4f54300a 	.word	0x4f54300a
 800635c:	4f54310a 	.word	0x4f54310a

08006360 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	333c      	adds	r3, #60	; 0x3c
 8006378:	3304      	adds	r3, #4
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	4413      	add	r3, r2
 8006386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	4a15      	ldr	r2, [pc, #84]	; (80063e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d90e      	bls.n	80063b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800639c:	2b00      	cmp	r3, #0
 800639e:	d009      	beq.n	80063b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063ac:	461a      	mov	r2, r3
 80063ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f7ff fdcf 	bl	8005f58 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4a0a      	ldr	r2, [pc, #40]	; (80063e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d90c      	bls.n	80063dc <PCD_EP_OutSetupPacket_int+0x7c>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d108      	bne.n	80063dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80063d4:	461a      	mov	r2, r3
 80063d6:	2101      	movs	r1, #1
 80063d8:	f001 fc1a 	bl	8007c10 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3718      	adds	r7, #24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	4f54300a 	.word	0x4f54300a

080063ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b086      	sub	sp, #24
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e267      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d075      	beq.n	800650e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006422:	4b88      	ldr	r3, [pc, #544]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f003 030c 	and.w	r3, r3, #12
 800642a:	2b04      	cmp	r3, #4
 800642c:	d00c      	beq.n	8006448 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800642e:	4b85      	ldr	r3, [pc, #532]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006436:	2b08      	cmp	r3, #8
 8006438:	d112      	bne.n	8006460 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800643a:	4b82      	ldr	r3, [pc, #520]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006442:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006446:	d10b      	bne.n	8006460 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006448:	4b7e      	ldr	r3, [pc, #504]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d05b      	beq.n	800650c <HAL_RCC_OscConfig+0x108>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d157      	bne.n	800650c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e242      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006468:	d106      	bne.n	8006478 <HAL_RCC_OscConfig+0x74>
 800646a:	4b76      	ldr	r3, [pc, #472]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a75      	ldr	r2, [pc, #468]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006474:	6013      	str	r3, [r2, #0]
 8006476:	e01d      	b.n	80064b4 <HAL_RCC_OscConfig+0xb0>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006480:	d10c      	bne.n	800649c <HAL_RCC_OscConfig+0x98>
 8006482:	4b70      	ldr	r3, [pc, #448]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a6f      	ldr	r2, [pc, #444]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800648c:	6013      	str	r3, [r2, #0]
 800648e:	4b6d      	ldr	r3, [pc, #436]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a6c      	ldr	r2, [pc, #432]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006498:	6013      	str	r3, [r2, #0]
 800649a:	e00b      	b.n	80064b4 <HAL_RCC_OscConfig+0xb0>
 800649c:	4b69      	ldr	r3, [pc, #420]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a68      	ldr	r2, [pc, #416]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80064a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064a6:	6013      	str	r3, [r2, #0]
 80064a8:	4b66      	ldr	r3, [pc, #408]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a65      	ldr	r2, [pc, #404]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80064ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80064b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d013      	beq.n	80064e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064bc:	f7fc f9f6 	bl	80028ac <HAL_GetTick>
 80064c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064c2:	e008      	b.n	80064d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064c4:	f7fc f9f2 	bl	80028ac <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b64      	cmp	r3, #100	; 0x64
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e207      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064d6:	4b5b      	ldr	r3, [pc, #364]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d0f0      	beq.n	80064c4 <HAL_RCC_OscConfig+0xc0>
 80064e2:	e014      	b.n	800650e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064e4:	f7fc f9e2 	bl	80028ac <HAL_GetTick>
 80064e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064ec:	f7fc f9de 	bl	80028ac <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b64      	cmp	r3, #100	; 0x64
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e1f3      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064fe:	4b51      	ldr	r3, [pc, #324]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1f0      	bne.n	80064ec <HAL_RCC_OscConfig+0xe8>
 800650a:	e000      	b.n	800650e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800650c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d063      	beq.n	80065e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800651a:	4b4a      	ldr	r3, [pc, #296]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f003 030c 	and.w	r3, r3, #12
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00b      	beq.n	800653e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006526:	4b47      	ldr	r3, [pc, #284]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800652e:	2b08      	cmp	r3, #8
 8006530:	d11c      	bne.n	800656c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006532:	4b44      	ldr	r3, [pc, #272]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d116      	bne.n	800656c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800653e:	4b41      	ldr	r3, [pc, #260]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_RCC_OscConfig+0x152>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	2b01      	cmp	r3, #1
 8006550:	d001      	beq.n	8006556 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e1c7      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006556:	4b3b      	ldr	r3, [pc, #236]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	4937      	ldr	r1, [pc, #220]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006566:	4313      	orrs	r3, r2
 8006568:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800656a:	e03a      	b.n	80065e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d020      	beq.n	80065b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006574:	4b34      	ldr	r3, [pc, #208]	; (8006648 <HAL_RCC_OscConfig+0x244>)
 8006576:	2201      	movs	r2, #1
 8006578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800657a:	f7fc f997 	bl	80028ac <HAL_GetTick>
 800657e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006580:	e008      	b.n	8006594 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006582:	f7fc f993 	bl	80028ac <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	2b02      	cmp	r3, #2
 800658e:	d901      	bls.n	8006594 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e1a8      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006594:	4b2b      	ldr	r3, [pc, #172]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b00      	cmp	r3, #0
 800659e:	d0f0      	beq.n	8006582 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065a0:	4b28      	ldr	r3, [pc, #160]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	00db      	lsls	r3, r3, #3
 80065ae:	4925      	ldr	r1, [pc, #148]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	600b      	str	r3, [r1, #0]
 80065b4:	e015      	b.n	80065e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065b6:	4b24      	ldr	r3, [pc, #144]	; (8006648 <HAL_RCC_OscConfig+0x244>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065bc:	f7fc f976 	bl	80028ac <HAL_GetTick>
 80065c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065c4:	f7fc f972 	bl	80028ac <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e187      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065d6:	4b1b      	ldr	r3, [pc, #108]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1f0      	bne.n	80065c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d036      	beq.n	800665c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	695b      	ldr	r3, [r3, #20]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d016      	beq.n	8006624 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065f6:	4b15      	ldr	r3, [pc, #84]	; (800664c <HAL_RCC_OscConfig+0x248>)
 80065f8:	2201      	movs	r2, #1
 80065fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065fc:	f7fc f956 	bl	80028ac <HAL_GetTick>
 8006600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006604:	f7fc f952 	bl	80028ac <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e167      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006616:	4b0b      	ldr	r3, [pc, #44]	; (8006644 <HAL_RCC_OscConfig+0x240>)
 8006618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0f0      	beq.n	8006604 <HAL_RCC_OscConfig+0x200>
 8006622:	e01b      	b.n	800665c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006624:	4b09      	ldr	r3, [pc, #36]	; (800664c <HAL_RCC_OscConfig+0x248>)
 8006626:	2200      	movs	r2, #0
 8006628:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800662a:	f7fc f93f 	bl	80028ac <HAL_GetTick>
 800662e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006630:	e00e      	b.n	8006650 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006632:	f7fc f93b 	bl	80028ac <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	2b02      	cmp	r3, #2
 800663e:	d907      	bls.n	8006650 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e150      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
 8006644:	40023800 	.word	0x40023800
 8006648:	42470000 	.word	0x42470000
 800664c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006650:	4b88      	ldr	r3, [pc, #544]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1ea      	bne.n	8006632 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0304 	and.w	r3, r3, #4
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 8097 	beq.w	8006798 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800666a:	2300      	movs	r3, #0
 800666c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800666e:	4b81      	ldr	r3, [pc, #516]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10f      	bne.n	800669a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800667a:	2300      	movs	r3, #0
 800667c:	60bb      	str	r3, [r7, #8]
 800667e:	4b7d      	ldr	r3, [pc, #500]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006682:	4a7c      	ldr	r2, [pc, #496]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006688:	6413      	str	r3, [r2, #64]	; 0x40
 800668a:	4b7a      	ldr	r3, [pc, #488]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800668c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006692:	60bb      	str	r3, [r7, #8]
 8006694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006696:	2301      	movs	r3, #1
 8006698:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800669a:	4b77      	ldr	r3, [pc, #476]	; (8006878 <HAL_RCC_OscConfig+0x474>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d118      	bne.n	80066d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066a6:	4b74      	ldr	r3, [pc, #464]	; (8006878 <HAL_RCC_OscConfig+0x474>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a73      	ldr	r2, [pc, #460]	; (8006878 <HAL_RCC_OscConfig+0x474>)
 80066ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066b2:	f7fc f8fb 	bl	80028ac <HAL_GetTick>
 80066b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066b8:	e008      	b.n	80066cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066ba:	f7fc f8f7 	bl	80028ac <HAL_GetTick>
 80066be:	4602      	mov	r2, r0
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d901      	bls.n	80066cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e10c      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066cc:	4b6a      	ldr	r3, [pc, #424]	; (8006878 <HAL_RCC_OscConfig+0x474>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d0f0      	beq.n	80066ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d106      	bne.n	80066ee <HAL_RCC_OscConfig+0x2ea>
 80066e0:	4b64      	ldr	r3, [pc, #400]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80066e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e4:	4a63      	ldr	r2, [pc, #396]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80066e6:	f043 0301 	orr.w	r3, r3, #1
 80066ea:	6713      	str	r3, [r2, #112]	; 0x70
 80066ec:	e01c      	b.n	8006728 <HAL_RCC_OscConfig+0x324>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b05      	cmp	r3, #5
 80066f4:	d10c      	bne.n	8006710 <HAL_RCC_OscConfig+0x30c>
 80066f6:	4b5f      	ldr	r3, [pc, #380]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80066f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066fa:	4a5e      	ldr	r2, [pc, #376]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80066fc:	f043 0304 	orr.w	r3, r3, #4
 8006700:	6713      	str	r3, [r2, #112]	; 0x70
 8006702:	4b5c      	ldr	r3, [pc, #368]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006706:	4a5b      	ldr	r2, [pc, #364]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006708:	f043 0301 	orr.w	r3, r3, #1
 800670c:	6713      	str	r3, [r2, #112]	; 0x70
 800670e:	e00b      	b.n	8006728 <HAL_RCC_OscConfig+0x324>
 8006710:	4b58      	ldr	r3, [pc, #352]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006714:	4a57      	ldr	r2, [pc, #348]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006716:	f023 0301 	bic.w	r3, r3, #1
 800671a:	6713      	str	r3, [r2, #112]	; 0x70
 800671c:	4b55      	ldr	r3, [pc, #340]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800671e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006720:	4a54      	ldr	r2, [pc, #336]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006722:	f023 0304 	bic.w	r3, r3, #4
 8006726:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d015      	beq.n	800675c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006730:	f7fc f8bc 	bl	80028ac <HAL_GetTick>
 8006734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006736:	e00a      	b.n	800674e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006738:	f7fc f8b8 	bl	80028ac <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	f241 3288 	movw	r2, #5000	; 0x1388
 8006746:	4293      	cmp	r3, r2
 8006748:	d901      	bls.n	800674e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e0cb      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800674e:	4b49      	ldr	r3, [pc, #292]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006752:	f003 0302 	and.w	r3, r3, #2
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0ee      	beq.n	8006738 <HAL_RCC_OscConfig+0x334>
 800675a:	e014      	b.n	8006786 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800675c:	f7fc f8a6 	bl	80028ac <HAL_GetTick>
 8006760:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006762:	e00a      	b.n	800677a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006764:	f7fc f8a2 	bl	80028ac <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006772:	4293      	cmp	r3, r2
 8006774:	d901      	bls.n	800677a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006776:	2303      	movs	r3, #3
 8006778:	e0b5      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800677a:	4b3e      	ldr	r3, [pc, #248]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800677c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677e:	f003 0302 	and.w	r3, r3, #2
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1ee      	bne.n	8006764 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006786:	7dfb      	ldrb	r3, [r7, #23]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d105      	bne.n	8006798 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800678c:	4b39      	ldr	r3, [pc, #228]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800678e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006790:	4a38      	ldr	r2, [pc, #224]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006796:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	2b00      	cmp	r3, #0
 800679e:	f000 80a1 	beq.w	80068e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80067a2:	4b34      	ldr	r3, [pc, #208]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f003 030c 	and.w	r3, r3, #12
 80067aa:	2b08      	cmp	r3, #8
 80067ac:	d05c      	beq.n	8006868 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d141      	bne.n	800683a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067b6:	4b31      	ldr	r3, [pc, #196]	; (800687c <HAL_RCC_OscConfig+0x478>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067bc:	f7fc f876 	bl	80028ac <HAL_GetTick>
 80067c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067c2:	e008      	b.n	80067d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067c4:	f7fc f872 	bl	80028ac <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	d901      	bls.n	80067d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e087      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067d6:	4b27      	ldr	r3, [pc, #156]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1f0      	bne.n	80067c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	69da      	ldr	r2, [r3, #28]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	431a      	orrs	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	019b      	lsls	r3, r3, #6
 80067f2:	431a      	orrs	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f8:	085b      	lsrs	r3, r3, #1
 80067fa:	3b01      	subs	r3, #1
 80067fc:	041b      	lsls	r3, r3, #16
 80067fe:	431a      	orrs	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006804:	061b      	lsls	r3, r3, #24
 8006806:	491b      	ldr	r1, [pc, #108]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 8006808:	4313      	orrs	r3, r2
 800680a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800680c:	4b1b      	ldr	r3, [pc, #108]	; (800687c <HAL_RCC_OscConfig+0x478>)
 800680e:	2201      	movs	r2, #1
 8006810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006812:	f7fc f84b 	bl	80028ac <HAL_GetTick>
 8006816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006818:	e008      	b.n	800682c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800681a:	f7fc f847 	bl	80028ac <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	2b02      	cmp	r3, #2
 8006826:	d901      	bls.n	800682c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e05c      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800682c:	4b11      	ldr	r3, [pc, #68]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d0f0      	beq.n	800681a <HAL_RCC_OscConfig+0x416>
 8006838:	e054      	b.n	80068e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800683a:	4b10      	ldr	r3, [pc, #64]	; (800687c <HAL_RCC_OscConfig+0x478>)
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006840:	f7fc f834 	bl	80028ac <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006848:	f7fc f830 	bl	80028ac <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e045      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800685a:	4b06      	ldr	r3, [pc, #24]	; (8006874 <HAL_RCC_OscConfig+0x470>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d1f0      	bne.n	8006848 <HAL_RCC_OscConfig+0x444>
 8006866:	e03d      	b.n	80068e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d107      	bne.n	8006880 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e038      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
 8006874:	40023800 	.word	0x40023800
 8006878:	40007000 	.word	0x40007000
 800687c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006880:	4b1b      	ldr	r3, [pc, #108]	; (80068f0 <HAL_RCC_OscConfig+0x4ec>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d028      	beq.n	80068e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006898:	429a      	cmp	r2, r3
 800689a:	d121      	bne.n	80068e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d11a      	bne.n	80068e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80068b0:	4013      	ands	r3, r2
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80068b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d111      	bne.n	80068e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c6:	085b      	lsrs	r3, r3, #1
 80068c8:	3b01      	subs	r3, #1
 80068ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d107      	bne.n	80068e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068dc:	429a      	cmp	r2, r3
 80068de:	d001      	beq.n	80068e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3718      	adds	r7, #24
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	40023800 	.word	0x40023800

080068f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e0cc      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006908:	4b68      	ldr	r3, [pc, #416]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0307 	and.w	r3, r3, #7
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	429a      	cmp	r2, r3
 8006914:	d90c      	bls.n	8006930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006916:	4b65      	ldr	r3, [pc, #404]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	b2d2      	uxtb	r2, r2
 800691c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800691e:	4b63      	ldr	r3, [pc, #396]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d001      	beq.n	8006930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e0b8      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0302 	and.w	r3, r3, #2
 8006938:	2b00      	cmp	r3, #0
 800693a:	d020      	beq.n	800697e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b00      	cmp	r3, #0
 8006946:	d005      	beq.n	8006954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006948:	4b59      	ldr	r3, [pc, #356]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	4a58      	ldr	r2, [pc, #352]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800694e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0308 	and.w	r3, r3, #8
 800695c:	2b00      	cmp	r3, #0
 800695e:	d005      	beq.n	800696c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006960:	4b53      	ldr	r3, [pc, #332]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	4a52      	ldr	r2, [pc, #328]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800696a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800696c:	4b50      	ldr	r3, [pc, #320]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	494d      	ldr	r1, [pc, #308]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800697a:	4313      	orrs	r3, r2
 800697c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d044      	beq.n	8006a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d107      	bne.n	80069a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006992:	4b47      	ldr	r3, [pc, #284]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d119      	bne.n	80069d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e07f      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d003      	beq.n	80069b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d107      	bne.n	80069c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069b2:	4b3f      	ldr	r3, [pc, #252]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d109      	bne.n	80069d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e06f      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069c2:	4b3b      	ldr	r3, [pc, #236]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0302 	and.w	r3, r3, #2
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e067      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069d2:	4b37      	ldr	r3, [pc, #220]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f023 0203 	bic.w	r2, r3, #3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	4934      	ldr	r1, [pc, #208]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069e4:	f7fb ff62 	bl	80028ac <HAL_GetTick>
 80069e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ea:	e00a      	b.n	8006a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069ec:	f7fb ff5e 	bl	80028ac <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d901      	bls.n	8006a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e04f      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a02:	4b2b      	ldr	r3, [pc, #172]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	f003 020c 	and.w	r2, r3, #12
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d1eb      	bne.n	80069ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a14:	4b25      	ldr	r3, [pc, #148]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d20c      	bcs.n	8006a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a22:	4b22      	ldr	r3, [pc, #136]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a2a:	4b20      	ldr	r3, [pc, #128]	; (8006aac <HAL_RCC_ClockConfig+0x1b8>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0307 	and.w	r3, r3, #7
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d001      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e032      	b.n	8006aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d008      	beq.n	8006a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a48:	4b19      	ldr	r3, [pc, #100]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	4916      	ldr	r1, [pc, #88]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0308 	and.w	r3, r3, #8
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d009      	beq.n	8006a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a66:	4b12      	ldr	r3, [pc, #72]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	490e      	ldr	r1, [pc, #56]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a76:	4313      	orrs	r3, r2
 8006a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a7a:	f000 f821 	bl	8006ac0 <HAL_RCC_GetSysClockFreq>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	4b0b      	ldr	r3, [pc, #44]	; (8006ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	091b      	lsrs	r3, r3, #4
 8006a86:	f003 030f 	and.w	r3, r3, #15
 8006a8a:	490a      	ldr	r1, [pc, #40]	; (8006ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a8c:	5ccb      	ldrb	r3, [r1, r3]
 8006a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a92:	4a09      	ldr	r2, [pc, #36]	; (8006ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a96:	4b09      	ldr	r3, [pc, #36]	; (8006abc <HAL_RCC_ClockConfig+0x1c8>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7fb fec2 	bl	8002824 <HAL_InitTick>

  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	40023c00 	.word	0x40023c00
 8006ab0:	40023800 	.word	0x40023800
 8006ab4:	080ce9a0 	.word	0x080ce9a0
 8006ab8:	20000424 	.word	0x20000424
 8006abc:	20000460 	.word	0x20000460

08006ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ac4:	b094      	sub	sp, #80	; 0x50
 8006ac6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	647b      	str	r3, [r7, #68]	; 0x44
 8006acc:	2300      	movs	r3, #0
 8006ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ad8:	4b79      	ldr	r3, [pc, #484]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f003 030c 	and.w	r3, r3, #12
 8006ae0:	2b08      	cmp	r3, #8
 8006ae2:	d00d      	beq.n	8006b00 <HAL_RCC_GetSysClockFreq+0x40>
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	f200 80e1 	bhi.w	8006cac <HAL_RCC_GetSysClockFreq+0x1ec>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <HAL_RCC_GetSysClockFreq+0x34>
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	d003      	beq.n	8006afa <HAL_RCC_GetSysClockFreq+0x3a>
 8006af2:	e0db      	b.n	8006cac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006af4:	4b73      	ldr	r3, [pc, #460]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006af6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006af8:	e0db      	b.n	8006cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006afa:	4b73      	ldr	r3, [pc, #460]	; (8006cc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8006afc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006afe:	e0d8      	b.n	8006cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b00:	4b6f      	ldr	r3, [pc, #444]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b08:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b0a:	4b6d      	ldr	r3, [pc, #436]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d063      	beq.n	8006bde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b16:	4b6a      	ldr	r3, [pc, #424]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	099b      	lsrs	r3, r3, #6
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b20:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b28:	633b      	str	r3, [r7, #48]	; 0x30
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8006b2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006b32:	4622      	mov	r2, r4
 8006b34:	462b      	mov	r3, r5
 8006b36:	f04f 0000 	mov.w	r0, #0
 8006b3a:	f04f 0100 	mov.w	r1, #0
 8006b3e:	0159      	lsls	r1, r3, #5
 8006b40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b44:	0150      	lsls	r0, r2, #5
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	1a51      	subs	r1, r2, r1
 8006b4e:	6139      	str	r1, [r7, #16]
 8006b50:	4629      	mov	r1, r5
 8006b52:	eb63 0301 	sbc.w	r3, r3, r1
 8006b56:	617b      	str	r3, [r7, #20]
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b64:	4659      	mov	r1, fp
 8006b66:	018b      	lsls	r3, r1, #6
 8006b68:	4651      	mov	r1, sl
 8006b6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b6e:	4651      	mov	r1, sl
 8006b70:	018a      	lsls	r2, r1, #6
 8006b72:	4651      	mov	r1, sl
 8006b74:	ebb2 0801 	subs.w	r8, r2, r1
 8006b78:	4659      	mov	r1, fp
 8006b7a:	eb63 0901 	sbc.w	r9, r3, r1
 8006b7e:	f04f 0200 	mov.w	r2, #0
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b92:	4690      	mov	r8, r2
 8006b94:	4699      	mov	r9, r3
 8006b96:	4623      	mov	r3, r4
 8006b98:	eb18 0303 	adds.w	r3, r8, r3
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	462b      	mov	r3, r5
 8006ba0:	eb49 0303 	adc.w	r3, r9, r3
 8006ba4:	60fb      	str	r3, [r7, #12]
 8006ba6:	f04f 0200 	mov.w	r2, #0
 8006baa:	f04f 0300 	mov.w	r3, #0
 8006bae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	024b      	lsls	r3, r1, #9
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	024a      	lsls	r2, r1, #9
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bd0:	f7f9 fee0 	bl	8000994 <__aeabi_uldivmod>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	4613      	mov	r3, r2
 8006bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bdc:	e058      	b.n	8006c90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bde:	4b38      	ldr	r3, [pc, #224]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	099b      	lsrs	r3, r3, #6
 8006be4:	2200      	movs	r2, #0
 8006be6:	4618      	mov	r0, r3
 8006be8:	4611      	mov	r1, r2
 8006bea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006bee:	623b      	str	r3, [r7, #32]
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006bf8:	4642      	mov	r2, r8
 8006bfa:	464b      	mov	r3, r9
 8006bfc:	f04f 0000 	mov.w	r0, #0
 8006c00:	f04f 0100 	mov.w	r1, #0
 8006c04:	0159      	lsls	r1, r3, #5
 8006c06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c0a:	0150      	lsls	r0, r2, #5
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4641      	mov	r1, r8
 8006c12:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c16:	4649      	mov	r1, r9
 8006c18:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c1c:	f04f 0200 	mov.w	r2, #0
 8006c20:	f04f 0300 	mov.w	r3, #0
 8006c24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006c28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006c2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c30:	ebb2 040a 	subs.w	r4, r2, sl
 8006c34:	eb63 050b 	sbc.w	r5, r3, fp
 8006c38:	f04f 0200 	mov.w	r2, #0
 8006c3c:	f04f 0300 	mov.w	r3, #0
 8006c40:	00eb      	lsls	r3, r5, #3
 8006c42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c46:	00e2      	lsls	r2, r4, #3
 8006c48:	4614      	mov	r4, r2
 8006c4a:	461d      	mov	r5, r3
 8006c4c:	4643      	mov	r3, r8
 8006c4e:	18e3      	adds	r3, r4, r3
 8006c50:	603b      	str	r3, [r7, #0]
 8006c52:	464b      	mov	r3, r9
 8006c54:	eb45 0303 	adc.w	r3, r5, r3
 8006c58:	607b      	str	r3, [r7, #4]
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	f04f 0300 	mov.w	r3, #0
 8006c62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c66:	4629      	mov	r1, r5
 8006c68:	028b      	lsls	r3, r1, #10
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c70:	4621      	mov	r1, r4
 8006c72:	028a      	lsls	r2, r1, #10
 8006c74:	4610      	mov	r0, r2
 8006c76:	4619      	mov	r1, r3
 8006c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	61bb      	str	r3, [r7, #24]
 8006c7e:	61fa      	str	r2, [r7, #28]
 8006c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c84:	f7f9 fe86 	bl	8000994 <__aeabi_uldivmod>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c90:	4b0b      	ldr	r3, [pc, #44]	; (8006cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	0c1b      	lsrs	r3, r3, #16
 8006c96:	f003 0303 	and.w	r3, r3, #3
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006ca0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ca8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006caa:	e002      	b.n	8006cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cac:	4b05      	ldr	r3, [pc, #20]	; (8006cc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006cae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006cb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3750      	adds	r7, #80	; 0x50
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cbe:	bf00      	nop
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	00f42400 	.word	0x00f42400
 8006cc8:	007a1200 	.word	0x007a1200

08006ccc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cd0:	4b03      	ldr	r3, [pc, #12]	; (8006ce0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	20000424 	.word	0x20000424

08006ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ce8:	f7ff fff0 	bl	8006ccc <HAL_RCC_GetHCLKFreq>
 8006cec:	4602      	mov	r2, r0
 8006cee:	4b05      	ldr	r3, [pc, #20]	; (8006d04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	0a9b      	lsrs	r3, r3, #10
 8006cf4:	f003 0307 	and.w	r3, r3, #7
 8006cf8:	4903      	ldr	r1, [pc, #12]	; (8006d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cfa:	5ccb      	ldrb	r3, [r1, r3]
 8006cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	40023800 	.word	0x40023800
 8006d08:	080ce9b0 	.word	0x080ce9b0

08006d0c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d14:	2300      	movs	r3, #0
 8006d16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 0301 	and.w	r3, r3, #1
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d105      	bne.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d035      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d34:	4b62      	ldr	r3, [pc, #392]	; (8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006d36:	2200      	movs	r2, #0
 8006d38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d3a:	f7fb fdb7 	bl	80028ac <HAL_GetTick>
 8006d3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d40:	e008      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d42:	f7fb fdb3 	bl	80028ac <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d901      	bls.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e0b0      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d54:	4b5b      	ldr	r3, [pc, #364]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1f0      	bne.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	019a      	lsls	r2, r3, #6
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	071b      	lsls	r3, r3, #28
 8006d6c:	4955      	ldr	r1, [pc, #340]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d74:	4b52      	ldr	r3, [pc, #328]	; (8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006d76:	2201      	movs	r2, #1
 8006d78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d7a:	f7fb fd97 	bl	80028ac <HAL_GetTick>
 8006d7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d80:	e008      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d82:	f7fb fd93 	bl	80028ac <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	2b02      	cmp	r3, #2
 8006d8e:	d901      	bls.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e090      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d94:	4b4b      	ldr	r3, [pc, #300]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d0f0      	beq.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 8083 	beq.w	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dae:	2300      	movs	r3, #0
 8006db0:	60fb      	str	r3, [r7, #12]
 8006db2:	4b44      	ldr	r3, [pc, #272]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db6:	4a43      	ldr	r2, [pc, #268]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8006dbe:	4b41      	ldr	r3, [pc, #260]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dc6:	60fb      	str	r3, [r7, #12]
 8006dc8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006dca:	4b3f      	ldr	r3, [pc, #252]	; (8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a3e      	ldr	r2, [pc, #248]	; (8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dd4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006dd6:	f7fb fd69 	bl	80028ac <HAL_GetTick>
 8006dda:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006ddc:	e008      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006dde:	f7fb fd65 	bl	80028ac <HAL_GetTick>
 8006de2:	4602      	mov	r2, r0
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d901      	bls.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e062      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006df0:	4b35      	ldr	r3, [pc, #212]	; (8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d0f0      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006dfc:	4b31      	ldr	r3, [pc, #196]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e04:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d02f      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d028      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e1a:	4b2a      	ldr	r3, [pc, #168]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e22:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e24:	4b29      	ldr	r3, [pc, #164]	; (8006ecc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e26:	2201      	movs	r2, #1
 8006e28:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e2a:	4b28      	ldr	r3, [pc, #160]	; (8006ecc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e30:	4a24      	ldr	r2, [pc, #144]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e36:	4b23      	ldr	r3, [pc, #140]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e3a:	f003 0301 	and.w	r3, r3, #1
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d114      	bne.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006e42:	f7fb fd33 	bl	80028ac <HAL_GetTick>
 8006e46:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e48:	e00a      	b.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e4a:	f7fb fd2f 	bl	80028ac <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d901      	bls.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e02a      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e60:	4b18      	ldr	r3, [pc, #96]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e64:	f003 0302 	and.w	r3, r3, #2
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0ee      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e78:	d10d      	bne.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006e7a:	4b12      	ldr	r3, [pc, #72]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006e8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e8e:	490d      	ldr	r1, [pc, #52]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e90:	4313      	orrs	r3, r2
 8006e92:	608b      	str	r3, [r1, #8]
 8006e94:	e005      	b.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006e96:	4b0b      	ldr	r3, [pc, #44]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	4a0a      	ldr	r2, [pc, #40]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e9c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006ea0:	6093      	str	r3, [r2, #8]
 8006ea2:	4b08      	ldr	r3, [pc, #32]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ea4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eae:	4905      	ldr	r1, [pc, #20]	; (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3718      	adds	r7, #24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	42470068 	.word	0x42470068
 8006ec4:	40023800 	.word	0x40023800
 8006ec8:	40007000 	.word	0x40007000
 8006ecc:	42470e40 	.word	0x42470e40

08006ed0 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b085      	sub	sp, #20
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2203      	movs	r2, #3
 8006edc:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006ede:	4b11      	ldr	r3, [pc, #68]	; (8006f24 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ee4:	099b      	lsrs	r3, r3, #6
 8006ee6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006eee:	4b0d      	ldr	r3, [pc, #52]	; (8006f24 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ef4:	0f1b      	lsrs	r3, r3, #28
 8006ef6:	f003 0207 	and.w	r2, r3, #7
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8006efe:	4b09      	ldr	r3, [pc, #36]	; (8006f24 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006f06:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8006f08:	4b06      	ldr	r3, [pc, #24]	; (8006f24 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8006f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f0c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	431a      	orrs	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8006f18:	bf00      	nop
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	40023800 	.word	0x40023800

08006f28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b087      	sub	sp, #28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d13e      	bne.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006f46:	4b23      	ldr	r3, [pc, #140]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f4e:	60fb      	str	r3, [r7, #12]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d005      	beq.n	8006f62 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d12f      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006f5c:	4b1e      	ldr	r3, [pc, #120]	; (8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006f5e:	617b      	str	r3, [r7, #20]
          break;
 8006f60:	e02f      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006f62:	4b1c      	ldr	r3, [pc, #112]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f6e:	d108      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006f70:	4b18      	ldr	r3, [pc, #96]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f78:	4a18      	ldr	r2, [pc, #96]	; (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f7e:	613b      	str	r3, [r7, #16]
 8006f80:	e007      	b.n	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006f82:	4b14      	ldr	r3, [pc, #80]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f8a:	4a15      	ldr	r2, [pc, #84]	; (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f90:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006f92:	4b10      	ldr	r3, [pc, #64]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f98:	099b      	lsrs	r3, r3, #6
 8006f9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	fb02 f303 	mul.w	r3, r2, r3
 8006fa4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006fa6:	4b0b      	ldr	r3, [pc, #44]	; (8006fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fac:	0f1b      	lsrs	r3, r3, #28
 8006fae:	f003 0307 	and.w	r3, r3, #7
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fb8:	617b      	str	r3, [r7, #20]
          break;
 8006fba:	e002      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	617b      	str	r3, [r7, #20]
          break;
 8006fc0:	bf00      	nop
        }
      }
      break;
 8006fc2:	bf00      	nop
    }
  }
  return frequency;
 8006fc4:	697b      	ldr	r3, [r7, #20]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop
 8006fd4:	40023800 	.word	0x40023800
 8006fd8:	00bb8000 	.word	0x00bb8000
 8006fdc:	007a1200 	.word	0x007a1200
 8006fe0:	00f42400 	.word	0x00f42400

08006fe4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e07b      	b.n	80070ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d108      	bne.n	8007010 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007006:	d009      	beq.n	800701c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	61da      	str	r2, [r3, #28]
 800700e:	e005      	b.n	800701c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d106      	bne.n	800703c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7fa fbfc 	bl	8001834 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007052:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007064:	431a      	orrs	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800706e:	431a      	orrs	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	431a      	orrs	r2, r3
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	431a      	orrs	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	699b      	ldr	r3, [r3, #24]
 8007088:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800708c:	431a      	orrs	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	69db      	ldr	r3, [r3, #28]
 8007092:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007096:	431a      	orrs	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a1b      	ldr	r3, [r3, #32]
 800709c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a0:	ea42 0103 	orr.w	r1, r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	430a      	orrs	r2, r1
 80070b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	0c1b      	lsrs	r3, r3, #16
 80070ba:	f003 0104 	and.w	r1, r3, #4
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c2:	f003 0210 	and.w	r2, r3, #16
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	430a      	orrs	r2, r1
 80070cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69da      	ldr	r2, [r3, #28]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070f6:	b084      	sub	sp, #16
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	f107 001c 	add.w	r0, r7, #28
 8007104:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	2b01      	cmp	r3, #1
 800710c:	d122      	bne.n	8007154 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007112:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007138:	2b01      	cmp	r3, #1
 800713a:	d105      	bne.n	8007148 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fdbf 	bl	8007ccc <USB_CoreReset>
 800714e:	4603      	mov	r3, r0
 8007150:	73fb      	strb	r3, [r7, #15]
 8007152:	e01a      	b.n	800718a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 fdb3 	bl	8007ccc <USB_CoreReset>
 8007166:	4603      	mov	r3, r0
 8007168:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800716a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800716c:	2b00      	cmp	r3, #0
 800716e:	d106      	bne.n	800717e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38
 800717c:	e005      	b.n	800718a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007182:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800718a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718c:	2b01      	cmp	r3, #1
 800718e:	d10b      	bne.n	80071a8 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f043 0206 	orr.w	r2, r3, #6
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f043 0220 	orr.w	r2, r3, #32
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80071a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071b4:	b004      	add	sp, #16
 80071b6:	4770      	bx	lr

080071b8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	4613      	mov	r3, r2
 80071c4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80071c6:	79fb      	ldrb	r3, [r7, #7]
 80071c8:	2b02      	cmp	r3, #2
 80071ca:	d165      	bne.n	8007298 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	4a41      	ldr	r2, [pc, #260]	; (80072d4 <USB_SetTurnaroundTime+0x11c>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d906      	bls.n	80071e2 <USB_SetTurnaroundTime+0x2a>
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	4a40      	ldr	r2, [pc, #256]	; (80072d8 <USB_SetTurnaroundTime+0x120>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d202      	bcs.n	80071e2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80071dc:	230f      	movs	r3, #15
 80071de:	617b      	str	r3, [r7, #20]
 80071e0:	e062      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	4a3c      	ldr	r2, [pc, #240]	; (80072d8 <USB_SetTurnaroundTime+0x120>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d306      	bcc.n	80071f8 <USB_SetTurnaroundTime+0x40>
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	4a3b      	ldr	r2, [pc, #236]	; (80072dc <USB_SetTurnaroundTime+0x124>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d202      	bcs.n	80071f8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80071f2:	230e      	movs	r3, #14
 80071f4:	617b      	str	r3, [r7, #20]
 80071f6:	e057      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	4a38      	ldr	r2, [pc, #224]	; (80072dc <USB_SetTurnaroundTime+0x124>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d306      	bcc.n	800720e <USB_SetTurnaroundTime+0x56>
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	4a37      	ldr	r2, [pc, #220]	; (80072e0 <USB_SetTurnaroundTime+0x128>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d202      	bcs.n	800720e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007208:	230d      	movs	r3, #13
 800720a:	617b      	str	r3, [r7, #20]
 800720c:	e04c      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	4a33      	ldr	r2, [pc, #204]	; (80072e0 <USB_SetTurnaroundTime+0x128>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d306      	bcc.n	8007224 <USB_SetTurnaroundTime+0x6c>
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	4a32      	ldr	r2, [pc, #200]	; (80072e4 <USB_SetTurnaroundTime+0x12c>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d802      	bhi.n	8007224 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800721e:	230c      	movs	r3, #12
 8007220:	617b      	str	r3, [r7, #20]
 8007222:	e041      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	4a2f      	ldr	r2, [pc, #188]	; (80072e4 <USB_SetTurnaroundTime+0x12c>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d906      	bls.n	800723a <USB_SetTurnaroundTime+0x82>
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	4a2e      	ldr	r2, [pc, #184]	; (80072e8 <USB_SetTurnaroundTime+0x130>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d802      	bhi.n	800723a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007234:	230b      	movs	r3, #11
 8007236:	617b      	str	r3, [r7, #20]
 8007238:	e036      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	4a2a      	ldr	r2, [pc, #168]	; (80072e8 <USB_SetTurnaroundTime+0x130>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d906      	bls.n	8007250 <USB_SetTurnaroundTime+0x98>
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	4a29      	ldr	r2, [pc, #164]	; (80072ec <USB_SetTurnaroundTime+0x134>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d802      	bhi.n	8007250 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800724a:	230a      	movs	r3, #10
 800724c:	617b      	str	r3, [r7, #20]
 800724e:	e02b      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	4a26      	ldr	r2, [pc, #152]	; (80072ec <USB_SetTurnaroundTime+0x134>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d906      	bls.n	8007266 <USB_SetTurnaroundTime+0xae>
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	4a25      	ldr	r2, [pc, #148]	; (80072f0 <USB_SetTurnaroundTime+0x138>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d202      	bcs.n	8007266 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007260:	2309      	movs	r3, #9
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	e020      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	4a21      	ldr	r2, [pc, #132]	; (80072f0 <USB_SetTurnaroundTime+0x138>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d306      	bcc.n	800727c <USB_SetTurnaroundTime+0xc4>
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	4a20      	ldr	r2, [pc, #128]	; (80072f4 <USB_SetTurnaroundTime+0x13c>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d802      	bhi.n	800727c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007276:	2308      	movs	r3, #8
 8007278:	617b      	str	r3, [r7, #20]
 800727a:	e015      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	4a1d      	ldr	r2, [pc, #116]	; (80072f4 <USB_SetTurnaroundTime+0x13c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d906      	bls.n	8007292 <USB_SetTurnaroundTime+0xda>
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	4a1c      	ldr	r2, [pc, #112]	; (80072f8 <USB_SetTurnaroundTime+0x140>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d202      	bcs.n	8007292 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800728c:	2307      	movs	r3, #7
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	e00a      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007292:	2306      	movs	r3, #6
 8007294:	617b      	str	r3, [r7, #20]
 8007296:	e007      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007298:	79fb      	ldrb	r3, [r7, #7]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d102      	bne.n	80072a4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800729e:	2309      	movs	r3, #9
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	e001      	b.n	80072a8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80072a4:	2309      	movs	r3, #9
 80072a6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	68da      	ldr	r2, [r3, #12]
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	029b      	lsls	r3, r3, #10
 80072bc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80072c0:	431a      	orrs	r2, r3
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	371c      	adds	r7, #28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	00d8acbf 	.word	0x00d8acbf
 80072d8:	00e4e1c0 	.word	0x00e4e1c0
 80072dc:	00f42400 	.word	0x00f42400
 80072e0:	01067380 	.word	0x01067380
 80072e4:	011a499f 	.word	0x011a499f
 80072e8:	01312cff 	.word	0x01312cff
 80072ec:	014ca43f 	.word	0x014ca43f
 80072f0:	016e3600 	.word	0x016e3600
 80072f4:	01a6ab1f 	.word	0x01a6ab1f
 80072f8:	01e84800 	.word	0x01e84800

080072fc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f023 0201 	bic.w	r2, r3, #1
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	4618      	mov	r0, r3
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr

0800731e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b084      	sub	sp, #16
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	460b      	mov	r3, r1
 8007328:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800733a:	78fb      	ldrb	r3, [r7, #3]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d115      	bne.n	800736c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800734c:	2001      	movs	r0, #1
 800734e:	f7fb fab9 	bl	80028c4 <HAL_Delay>
      ms++;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	3301      	adds	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fc27 	bl	8007bac <USB_GetMode>
 800735e:	4603      	mov	r3, r0
 8007360:	2b01      	cmp	r3, #1
 8007362:	d01e      	beq.n	80073a2 <USB_SetCurrentMode+0x84>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b31      	cmp	r3, #49	; 0x31
 8007368:	d9f0      	bls.n	800734c <USB_SetCurrentMode+0x2e>
 800736a:	e01a      	b.n	80073a2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800736c:	78fb      	ldrb	r3, [r7, #3]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d115      	bne.n	800739e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800737e:	2001      	movs	r0, #1
 8007380:	f7fb faa0 	bl	80028c4 <HAL_Delay>
      ms++;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	3301      	adds	r3, #1
 8007388:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fc0e 	bl	8007bac <USB_GetMode>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <USB_SetCurrentMode+0x84>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2b31      	cmp	r3, #49	; 0x31
 800739a:	d9f0      	bls.n	800737e <USB_SetCurrentMode+0x60>
 800739c:	e001      	b.n	80073a2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e005      	b.n	80073ae <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2b32      	cmp	r3, #50	; 0x32
 80073a6:	d101      	bne.n	80073ac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e000      	b.n	80073ae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
	...

080073b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073b8:	b084      	sub	sp, #16
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b086      	sub	sp, #24
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
 80073c2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80073c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073ca:	2300      	movs	r3, #0
 80073cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073d2:	2300      	movs	r3, #0
 80073d4:	613b      	str	r3, [r7, #16]
 80073d6:	e009      	b.n	80073ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	3340      	adds	r3, #64	; 0x40
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	2200      	movs	r2, #0
 80073e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	3301      	adds	r3, #1
 80073ea:	613b      	str	r3, [r7, #16]
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	2b0e      	cmp	r3, #14
 80073f0:	d9f2      	bls.n	80073d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d11c      	bne.n	8007432 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007406:	f043 0302 	orr.w	r3, r3, #2
 800740a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007410:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007428:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	639a      	str	r2, [r3, #56]	; 0x38
 8007430:	e00b      	b.n	800744a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007436:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007442:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007450:	461a      	mov	r2, r3
 8007452:	2300      	movs	r3, #0
 8007454:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800745c:	4619      	mov	r1, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007464:	461a      	mov	r2, r3
 8007466:	680b      	ldr	r3, [r1, #0]
 8007468:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800746a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746c:	2b01      	cmp	r3, #1
 800746e:	d10c      	bne.n	800748a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007472:	2b00      	cmp	r3, #0
 8007474:	d104      	bne.n	8007480 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007476:	2100      	movs	r1, #0
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f965 	bl	8007748 <USB_SetDevSpeed>
 800747e:	e008      	b.n	8007492 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007480:	2101      	movs	r1, #1
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f960 	bl	8007748 <USB_SetDevSpeed>
 8007488:	e003      	b.n	8007492 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800748a:	2103      	movs	r1, #3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 f95b 	bl	8007748 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007492:	2110      	movs	r1, #16
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 f8f3 	bl	8007680 <USB_FlushTxFifo>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d001      	beq.n	80074a4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f91f 	bl	80076e8 <USB_FlushRxFifo>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ba:	461a      	mov	r2, r3
 80074bc:	2300      	movs	r3, #0
 80074be:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c6:	461a      	mov	r2, r3
 80074c8:	2300      	movs	r3, #0
 80074ca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d2:	461a      	mov	r2, r3
 80074d4:	2300      	movs	r3, #0
 80074d6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074d8:	2300      	movs	r3, #0
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	e043      	b.n	8007566 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074f4:	d118      	bne.n	8007528 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10a      	bne.n	8007512 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007508:	461a      	mov	r2, r3
 800750a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	e013      	b.n	800753a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751e:	461a      	mov	r2, r3
 8007520:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007524:	6013      	str	r3, [r2, #0]
 8007526:	e008      	b.n	800753a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007534:	461a      	mov	r2, r3
 8007536:	2300      	movs	r3, #0
 8007538:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	015a      	lsls	r2, r3, #5
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	4413      	add	r3, r2
 8007542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007546:	461a      	mov	r2, r3
 8007548:	2300      	movs	r3, #0
 800754a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007558:	461a      	mov	r2, r3
 800755a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800755e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	3301      	adds	r3, #1
 8007564:	613b      	str	r3, [r7, #16]
 8007566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	429a      	cmp	r2, r3
 800756c:	d3b7      	bcc.n	80074de <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800756e:	2300      	movs	r3, #0
 8007570:	613b      	str	r3, [r7, #16]
 8007572:	e043      	b.n	80075fc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	4413      	add	r3, r2
 800757c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007586:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800758a:	d118      	bne.n	80075be <USB_DevInit+0x206>
    {
      if (i == 0U)
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d10a      	bne.n	80075a8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759e:	461a      	mov	r2, r3
 80075a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	e013      	b.n	80075d0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b4:	461a      	mov	r2, r3
 80075b6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80075ba:	6013      	str	r3, [r2, #0]
 80075bc:	e008      	b.n	80075d0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	015a      	lsls	r2, r3, #5
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	4413      	add	r3, r2
 80075c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ca:	461a      	mov	r2, r3
 80075cc:	2300      	movs	r3, #0
 80075ce:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075dc:	461a      	mov	r2, r3
 80075de:	2300      	movs	r3, #0
 80075e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ee:	461a      	mov	r2, r3
 80075f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	3301      	adds	r3, #1
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	429a      	cmp	r2, r3
 8007602:	d3b7      	bcc.n	8007574 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007616:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007624:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2b00      	cmp	r3, #0
 800762a:	d105      	bne.n	8007638 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	f043 0210 	orr.w	r2, r3, #16
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	699a      	ldr	r2, [r3, #24]
 800763c:	4b0f      	ldr	r3, [pc, #60]	; (800767c <USB_DevInit+0x2c4>)
 800763e:	4313      	orrs	r3, r2
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f043 0208 	orr.w	r2, r3, #8
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007658:	2b01      	cmp	r3, #1
 800765a:	d107      	bne.n	800766c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007664:	f043 0304 	orr.w	r3, r3, #4
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800766c:	7dfb      	ldrb	r3, [r7, #23]
}
 800766e:	4618      	mov	r0, r3
 8007670:	3718      	adds	r7, #24
 8007672:	46bd      	mov	sp, r7
 8007674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007678:	b004      	add	sp, #16
 800767a:	4770      	bx	lr
 800767c:	803c3800 	.word	0x803c3800

08007680 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800768a:	2300      	movs	r3, #0
 800768c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	3301      	adds	r3, #1
 8007692:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <USB_FlushTxFifo+0x64>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d901      	bls.n	80076a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	e01b      	b.n	80076d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	daf2      	bge.n	800768e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	019b      	lsls	r3, r3, #6
 80076b0:	f043 0220 	orr.w	r2, r3, #32
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	3301      	adds	r3, #1
 80076bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4a08      	ldr	r2, [pc, #32]	; (80076e4 <USB_FlushTxFifo+0x64>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d901      	bls.n	80076ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80076c6:	2303      	movs	r3, #3
 80076c8:	e006      	b.n	80076d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	f003 0320 	and.w	r3, r3, #32
 80076d2:	2b20      	cmp	r3, #32
 80076d4:	d0f0      	beq.n	80076b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	00030d40 	.word	0x00030d40

080076e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3301      	adds	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	4a11      	ldr	r2, [pc, #68]	; (8007744 <USB_FlushRxFifo+0x5c>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d901      	bls.n	8007706 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007702:	2303      	movs	r3, #3
 8007704:	e018      	b.n	8007738 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	691b      	ldr	r3, [r3, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	daf2      	bge.n	80076f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2210      	movs	r2, #16
 8007716:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3301      	adds	r3, #1
 800771c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	4a08      	ldr	r2, [pc, #32]	; (8007744 <USB_FlushRxFifo+0x5c>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d901      	bls.n	800772a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007726:	2303      	movs	r3, #3
 8007728:	e006      	b.n	8007738 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	f003 0310 	and.w	r3, r3, #16
 8007732:	2b10      	cmp	r3, #16
 8007734:	d0f0      	beq.n	8007718 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	00030d40 	.word	0x00030d40

08007748 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	460b      	mov	r3, r1
 8007752:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	78fb      	ldrb	r3, [r7, #3]
 8007762:	68f9      	ldr	r1, [r7, #12]
 8007764:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007768:	4313      	orrs	r3, r2
 800776a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3714      	adds	r7, #20
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800777a:	b480      	push	{r7}
 800777c:	b087      	sub	sp, #28
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 0306 	and.w	r3, r3, #6
 8007792:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d102      	bne.n	80077a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800779a:	2300      	movs	r3, #0
 800779c:	75fb      	strb	r3, [r7, #23]
 800779e:	e00a      	b.n	80077b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d002      	beq.n	80077ac <USB_GetDevSpeed+0x32>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2b06      	cmp	r3, #6
 80077aa:	d102      	bne.n	80077b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80077ac:	2302      	movs	r3, #2
 80077ae:	75fb      	strb	r3, [r7, #23]
 80077b0:	e001      	b.n	80077b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80077b2:	230f      	movs	r3, #15
 80077b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80077b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	371c      	adds	r7, #28
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	785b      	ldrb	r3, [r3, #1]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d14a      	bne.n	8007878 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	015a      	lsls	r2, r3, #5
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80077f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80077fa:	f040 8086 	bne.w	800790a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	683a      	ldr	r2, [r7, #0]
 8007810:	7812      	ldrb	r2, [r2, #0]
 8007812:	0151      	lsls	r1, r2, #5
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	440a      	add	r2, r1
 8007818:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800781c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007820:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	015a      	lsls	r2, r3, #5
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	4413      	add	r3, r2
 800782c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	7812      	ldrb	r2, [r2, #0]
 8007836:	0151      	lsls	r1, r2, #5
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	440a      	add	r2, r1
 800783c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007840:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007844:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3301      	adds	r3, #1
 800784a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f242 7210 	movw	r2, #10000	; 0x2710
 8007852:	4293      	cmp	r3, r2
 8007854:	d902      	bls.n	800785c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	75fb      	strb	r3, [r7, #23]
          break;
 800785a:	e056      	b.n	800790a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	4413      	add	r3, r2
 8007866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007870:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007874:	d0e7      	beq.n	8007846 <USB_EPStopXfer+0x82>
 8007876:	e048      	b.n	800790a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	4413      	add	r3, r2
 8007882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800788c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007890:	d13b      	bne.n	800790a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	7812      	ldrb	r2, [r2, #0]
 80078a6:	0151      	lsls	r1, r2, #5
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	440a      	add	r2, r1
 80078ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80078b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	7812      	ldrb	r2, [r2, #0]
 80078ca:	0151      	lsls	r1, r2, #5
 80078cc:	693a      	ldr	r2, [r7, #16]
 80078ce:	440a      	add	r2, r1
 80078d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	3301      	adds	r3, #1
 80078de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d902      	bls.n	80078f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	75fb      	strb	r3, [r7, #23]
          break;
 80078ee:	e00c      	b.n	800790a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	015a      	lsls	r2, r3, #5
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	4413      	add	r3, r2
 80078fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007904:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007908:	d0e7      	beq.n	80078da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800790a:	7dfb      	ldrb	r3, [r7, #23]
}
 800790c:	4618      	mov	r0, r3
 800790e:	371c      	adds	r7, #28
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007918:	b480      	push	{r7}
 800791a:	b089      	sub	sp, #36	; 0x24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	4611      	mov	r1, r2
 8007924:	461a      	mov	r2, r3
 8007926:	460b      	mov	r3, r1
 8007928:	71fb      	strb	r3, [r7, #7]
 800792a:	4613      	mov	r3, r2
 800792c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007936:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800793a:	2b00      	cmp	r3, #0
 800793c:	d123      	bne.n	8007986 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800793e:	88bb      	ldrh	r3, [r7, #4]
 8007940:	3303      	adds	r3, #3
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007946:	2300      	movs	r3, #0
 8007948:	61bb      	str	r3, [r7, #24]
 800794a:	e018      	b.n	800797e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	031a      	lsls	r2, r3, #12
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	4413      	add	r3, r2
 8007954:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007958:	461a      	mov	r2, r3
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	3301      	adds	r3, #1
 8007964:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	3301      	adds	r3, #1
 800796a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	3301      	adds	r3, #1
 8007970:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	3301      	adds	r3, #1
 8007976:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	3301      	adds	r3, #1
 800797c:	61bb      	str	r3, [r7, #24]
 800797e:	69ba      	ldr	r2, [r7, #24]
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	429a      	cmp	r2, r3
 8007984:	d3e2      	bcc.n	800794c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3724      	adds	r7, #36	; 0x24
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007994:	b480      	push	{r7}
 8007996:	b08b      	sub	sp, #44	; 0x2c
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	4613      	mov	r3, r2
 80079a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80079aa:	88fb      	ldrh	r3, [r7, #6]
 80079ac:	089b      	lsrs	r3, r3, #2
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80079b2:	88fb      	ldrh	r3, [r7, #6]
 80079b4:	f003 0303 	and.w	r3, r3, #3
 80079b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80079ba:	2300      	movs	r3, #0
 80079bc:	623b      	str	r3, [r7, #32]
 80079be:	e014      	b.n	80079ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80079cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ce:	3301      	adds	r3, #1
 80079d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d4:	3301      	adds	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	3301      	adds	r3, #1
 80079dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80079de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e0:	3301      	adds	r3, #1
 80079e2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	3301      	adds	r3, #1
 80079e8:	623b      	str	r3, [r7, #32]
 80079ea:	6a3a      	ldr	r2, [r7, #32]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d3e6      	bcc.n	80079c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80079f2:	8bfb      	ldrh	r3, [r7, #30]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d01e      	beq.n	8007a36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80079f8:	2300      	movs	r3, #0
 80079fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a02:	461a      	mov	r2, r3
 8007a04:	f107 0310 	add.w	r3, r7, #16
 8007a08:	6812      	ldr	r2, [r2, #0]
 8007a0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	6a3b      	ldr	r3, [r7, #32]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	fa22 f303 	lsr.w	r3, r2, r3
 8007a18:	b2da      	uxtb	r2, r3
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1c:	701a      	strb	r2, [r3, #0]
      i++;
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	3301      	adds	r3, #1
 8007a22:	623b      	str	r3, [r7, #32]
      pDest++;
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	3301      	adds	r3, #1
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007a2a:	8bfb      	ldrh	r3, [r7, #30]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007a30:	8bfb      	ldrh	r3, [r7, #30]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1ea      	bne.n	8007a0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	372c      	adds	r7, #44	; 0x2c
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a72:	f043 0302 	orr.w	r3, r3, #2
 8007a76:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3714      	adds	r7, #20
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b085      	sub	sp, #20
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	4013      	ands	r3, r2
 8007ace:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	0c1b      	lsrs	r3, r3, #16
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3714      	adds	r7, #20
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007afc:	69db      	ldr	r3, [r3, #28]
 8007afe:	68ba      	ldr	r2, [r7, #8]
 8007b00:	4013      	ands	r3, r2
 8007b02:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	b29b      	uxth	r3, r3
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3714      	adds	r7, #20
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b3a:	695b      	ldr	r3, [r3, #20]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	4013      	ands	r3, r2
 8007b40:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b42:	68bb      	ldr	r3, [r7, #8]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b66:	691b      	ldr	r3, [r3, #16]
 8007b68:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b72:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007b74:	78fb      	ldrb	r3, [r7, #3]
 8007b76:	f003 030f 	and.w	r3, r3, #15
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b80:	01db      	lsls	r3, r3, #7
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007b8a:	78fb      	ldrb	r3, [r7, #3]
 8007b8c:	015a      	lsls	r2, r3, #5
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	4413      	add	r3, r2
 8007b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b9e:	68bb      	ldr	r3, [r7, #8]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	371c      	adds	r7, #28
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	695b      	ldr	r3, [r3, #20]
 8007bb8:	f003 0301 	and.w	r3, r3, #1
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007be2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007be6:	f023 0307 	bic.w	r3, r3, #7
 8007bea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bfe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
	...

08007c10 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b087      	sub	sp, #28
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	460b      	mov	r3, r1
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	333c      	adds	r3, #60	; 0x3c
 8007c26:	3304      	adds	r3, #4
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	4a26      	ldr	r2, [pc, #152]	; (8007cc8 <USB_EP0_OutStart+0xb8>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d90a      	bls.n	8007c4a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c44:	d101      	bne.n	8007c4a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007c46:	2300      	movs	r3, #0
 8007c48:	e037      	b.n	8007cba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c50:	461a      	mov	r2, r3
 8007c52:	2300      	movs	r3, #0
 8007c54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c78:	f043 0318 	orr.w	r3, r3, #24
 8007c7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c8c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007c90:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007c92:	7afb      	ldrb	r3, [r7, #11]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d10f      	bne.n	8007cb8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cb2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007cb6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	371c      	adds	r7, #28
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	4f54300a 	.word	0x4f54300a

08007ccc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	4a13      	ldr	r2, [pc, #76]	; (8007d30 <USB_CoreReset+0x64>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d901      	bls.n	8007cea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e01b      	b.n	8007d22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	daf2      	bge.n	8007cd8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	f043 0201 	orr.w	r2, r3, #1
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3301      	adds	r3, #1
 8007d06:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4a09      	ldr	r2, [pc, #36]	; (8007d30 <USB_CoreReset+0x64>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d901      	bls.n	8007d14 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007d10:	2303      	movs	r3, #3
 8007d12:	e006      	b.n	8007d22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	f003 0301 	and.w	r3, r3, #1
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d0f0      	beq.n	8007d02 <USB_CoreReset+0x36>

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	00030d40 	.word	0x00030d40

08007d34 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8007d38:	4b10      	ldr	r3, [pc, #64]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8007d3e:	4b0f      	ldr	r3, [pc, #60]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d40:	2201      	movs	r2, #1
 8007d42:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8007d44:	4b0d      	ldr	r3, [pc, #52]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d46:	4a0e      	ldr	r2, [pc, #56]	; (8007d80 <MX_PDM2PCM_Init+0x4c>)
 8007d48:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 8007d4a:	4b0c      	ldr	r3, [pc, #48]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8007d50:	4b0a      	ldr	r3, [pc, #40]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d52:	2202      	movs	r2, #2
 8007d54:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8007d56:	4809      	ldr	r0, [pc, #36]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d58:	f001 fd66 	bl	8009828 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8007d5c:	4b09      	ldr	r3, [pc, #36]	; (8007d84 <MX_PDM2PCM_Init+0x50>)
 8007d5e:	2202      	movs	r2, #2
 8007d60:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8007d62:	4b08      	ldr	r3, [pc, #32]	; (8007d84 <MX_PDM2PCM_Init+0x50>)
 8007d64:	2210      	movs	r2, #16
 8007d66:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8007d68:	4b06      	ldr	r3, [pc, #24]	; (8007d84 <MX_PDM2PCM_Init+0x50>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8007d6e:	4905      	ldr	r1, [pc, #20]	; (8007d84 <MX_PDM2PCM_Init+0x50>)
 8007d70:	4802      	ldr	r0, [pc, #8]	; (8007d7c <MX_PDM2PCM_Init+0x48>)
 8007d72:	f001 fde3 	bl	800993c <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8007d76:	bf00      	nop
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20001064 	.word	0x20001064
 8007d80:	7d70a3d6 	.word	0x7d70a3d6
 8007d84:	200010b0 	.word	0x200010b0

08007d88 <D16_GENERIC>:
 8007d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8c:	b089      	sub	sp, #36	; 0x24
 8007d8e:	68d4      	ldr	r4, [r2, #12]
 8007d90:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007d92:	6993      	ldr	r3, [r2, #24]
 8007d94:	9407      	str	r4, [sp, #28]
 8007d96:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007d98:	9306      	str	r3, [sp, #24]
 8007d9a:	9402      	str	r4, [sp, #8]
 8007d9c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007da0:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8007da4:	69d3      	ldr	r3, [r2, #28]
 8007da6:	6896      	ldr	r6, [r2, #8]
 8007da8:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8007daa:	9103      	str	r1, [sp, #12]
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	d066      	beq.n	8007e7e <D16_GENERIC+0xf6>
 8007db0:	f004 0510 	and.w	r5, r4, #16
 8007db4:	f004 0420 	and.w	r4, r4, #32
 8007db8:	9504      	str	r5, [sp, #16]
 8007dba:	4938      	ldr	r1, [pc, #224]	; (8007e9c <D16_GENERIC+0x114>)
 8007dbc:	9405      	str	r4, [sp, #20]
 8007dbe:	f04f 0e00 	mov.w	lr, #0
 8007dc2:	4635      	mov	r5, r6
 8007dc4:	e04f      	b.n	8007e66 <D16_GENERIC+0xde>
 8007dc6:	5d87      	ldrb	r7, [r0, r6]
 8007dc8:	7804      	ldrb	r4, [r0, #0]
 8007dca:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8007dce:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8007dd2:	b2e6      	uxtb	r6, r4
 8007dd4:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8007dd8:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007ddc:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8007de0:	4433      	add	r3, r6
 8007de2:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8007de6:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8007dea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007dee:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8007df2:	0aa3      	lsrs	r3, r4, #10
 8007df4:	4c2a      	ldr	r4, [pc, #168]	; (8007ea0 <D16_GENERIC+0x118>)
 8007df6:	fb26 5404 	smlad	r4, r6, r4, r5
 8007dfa:	4d2a      	ldr	r5, [pc, #168]	; (8007ea4 <D16_GENERIC+0x11c>)
 8007dfc:	fb26 f505 	smuad	r5, r6, r5
 8007e00:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8007e04:	eb04 080a 	add.w	r8, r4, sl
 8007e08:	eba8 080b 	sub.w	r8, r8, fp
 8007e0c:	4646      	mov	r6, r8
 8007e0e:	17f7      	asrs	r7, r6, #31
 8007e10:	e9cd 6700 	strd	r6, r7, [sp]
 8007e14:	9e04      	ldr	r6, [sp, #16]
 8007e16:	f10e 0c01 	add.w	ip, lr, #1
 8007e1a:	b16e      	cbz	r6, 8007e38 <D16_GENERIC+0xb0>
 8007e1c:	6a16      	ldr	r6, [r2, #32]
 8007e1e:	9f01      	ldr	r7, [sp, #4]
 8007e20:	fba8 8906 	umull	r8, r9, r8, r6
 8007e24:	fb06 9907 	mla	r9, r6, r7, r9
 8007e28:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8007e2c:	f149 0900 	adc.w	r9, r9, #0
 8007e30:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8007e34:	46a3      	mov	fp, r4
 8007e36:	4654      	mov	r4, sl
 8007e38:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8007e3a:	9f02      	ldr	r7, [sp, #8]
 8007e3c:	0424      	lsls	r4, r4, #16
 8007e3e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007e42:	f04f 0900 	mov.w	r9, #0
 8007e46:	fb0e fe06 	mul.w	lr, lr, r6
 8007e4a:	fbc7 8904 	smlal	r8, r9, r7, r4
 8007e4e:	9e03      	ldr	r6, [sp, #12]
 8007e50:	464f      	mov	r7, r9
 8007e52:	10bc      	asrs	r4, r7, #2
 8007e54:	f304 040f 	ssat	r4, #16, r4
 8007e58:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8007e5c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8007e5e:	fa1f fe8c 	uxth.w	lr, ip
 8007e62:	4574      	cmp	r4, lr
 8007e64:	d90a      	bls.n	8007e7c <D16_GENERIC+0xf4>
 8007e66:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8007e68:	2c01      	cmp	r4, #1
 8007e6a:	b2e6      	uxtb	r6, r4
 8007e6c:	d1ab      	bne.n	8007dc6 <D16_GENERIC+0x3e>
 8007e6e:	9e05      	ldr	r6, [sp, #20]
 8007e70:	f850 4b02 	ldr.w	r4, [r0], #2
 8007e74:	2e00      	cmp	r6, #0
 8007e76:	d0ac      	beq.n	8007dd2 <D16_GENERIC+0x4a>
 8007e78:	ba64      	rev16	r4, r4
 8007e7a:	e7aa      	b.n	8007dd2 <D16_GENERIC+0x4a>
 8007e7c:	462e      	mov	r6, r5
 8007e7e:	9907      	ldr	r1, [sp, #28]
 8007e80:	61d3      	str	r3, [r2, #28]
 8007e82:	9b06      	ldr	r3, [sp, #24]
 8007e84:	6096      	str	r6, [r2, #8]
 8007e86:	2000      	movs	r0, #0
 8007e88:	60d1      	str	r1, [r2, #12]
 8007e8a:	f8c2 a010 	str.w	sl, [r2, #16]
 8007e8e:	f8c2 b014 	str.w	fp, [r2, #20]
 8007e92:	6193      	str	r3, [r2, #24]
 8007e94:	b009      	add	sp, #36	; 0x24
 8007e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9a:	bf00      	nop
 8007e9c:	20000000 	.word	0x20000000
 8007ea0:	00030001 	.word	0x00030001
 8007ea4:	00010003 	.word	0x00010003

08007ea8 <D24_GENERIC>:
 8007ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eac:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8007eae:	6993      	ldr	r3, [r2, #24]
 8007eb0:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8007eb2:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007eb6:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8007eba:	6894      	ldr	r4, [r2, #8]
 8007ebc:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8007ec0:	b089      	sub	sp, #36	; 0x24
 8007ec2:	9307      	str	r3, [sp, #28]
 8007ec4:	9503      	str	r5, [sp, #12]
 8007ec6:	69d3      	ldr	r3, [r2, #28]
 8007ec8:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007eca:	9104      	str	r1, [sp, #16]
 8007ecc:	2e00      	cmp	r6, #0
 8007ece:	f000 8096 	beq.w	8007ffe <D24_GENERIC+0x156>
 8007ed2:	f005 0610 	and.w	r6, r5, #16
 8007ed6:	f005 0520 	and.w	r5, r5, #32
 8007eda:	4954      	ldr	r1, [pc, #336]	; (800802c <D24_GENERIC+0x184>)
 8007edc:	9605      	str	r6, [sp, #20]
 8007ede:	9506      	str	r5, [sp, #24]
 8007ee0:	f04f 0e00 	mov.w	lr, #0
 8007ee4:	f8cd 9008 	str.w	r9, [sp, #8]
 8007ee8:	e06a      	b.n	8007fc0 <D24_GENERIC+0x118>
 8007eea:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8007eee:	f810 8007 	ldrb.w	r8, [r0, r7]
 8007ef2:	f890 c000 	ldrb.w	ip, [r0]
 8007ef6:	042d      	lsls	r5, r5, #16
 8007ef8:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8007efc:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8007f00:	44ac      	add	ip, r5
 8007f02:	4438      	add	r0, r7
 8007f04:	fa5f f68c 	uxtb.w	r6, ip
 8007f08:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8007f0c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007f10:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8007f14:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007f18:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8007f1c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8007f20:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8007f24:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8007f28:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007f2c:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8007f30:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8007f34:	4d3e      	ldr	r5, [pc, #248]	; (8008030 <D24_GENERIC+0x188>)
 8007f36:	fb26 b705 	smlad	r7, r6, r5, fp
 8007f3a:	4d3e      	ldr	r5, [pc, #248]	; (8008034 <D24_GENERIC+0x18c>)
 8007f3c:	fb26 4b05 	smlad	fp, r6, r5, r4
 8007f40:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8007f44:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8007f48:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8007f4c:	2401      	movs	r4, #1
 8007f4e:	fb26 f604 	smuad	r6, r6, r4
 8007f52:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8007f56:	9f02      	ldr	r7, [sp, #8]
 8007f58:	eb0e 0c04 	add.w	ip, lr, r4
 8007f5c:	eb08 0406 	add.w	r4, r8, r6
 8007f60:	eb05 060a 	add.w	r6, r5, sl
 8007f64:	1bf6      	subs	r6, r6, r7
 8007f66:	4637      	mov	r7, r6
 8007f68:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8007f6c:	e9cd 7800 	strd	r7, r8, [sp]
 8007f70:	9f05      	ldr	r7, [sp, #20]
 8007f72:	b177      	cbz	r7, 8007f92 <D24_GENERIC+0xea>
 8007f74:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8007f78:	9502      	str	r5, [sp, #8]
 8007f7a:	fba6 9a08 	umull	r9, sl, r6, r8
 8007f7e:	9e01      	ldr	r6, [sp, #4]
 8007f80:	fb08 aa06 	mla	sl, r8, r6, sl
 8007f84:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8007f88:	f14a 0700 	adc.w	r7, sl, #0
 8007f8c:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8007f90:	4655      	mov	r5, sl
 8007f92:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8007f94:	9f03      	ldr	r7, [sp, #12]
 8007f96:	03ad      	lsls	r5, r5, #14
 8007f98:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007f9c:	f04f 0900 	mov.w	r9, #0
 8007fa0:	fb0e fe06 	mul.w	lr, lr, r6
 8007fa4:	fbc7 8905 	smlal	r8, r9, r7, r5
 8007fa8:	9e04      	ldr	r6, [sp, #16]
 8007faa:	464f      	mov	r7, r9
 8007fac:	10bd      	asrs	r5, r7, #2
 8007fae:	f305 050f 	ssat	r5, #16, r5
 8007fb2:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8007fb6:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007fb8:	fa1f fe8c 	uxth.w	lr, ip
 8007fbc:	4575      	cmp	r5, lr
 8007fbe:	d91c      	bls.n	8007ffa <D24_GENERIC+0x152>
 8007fc0:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8007fc2:	b2ef      	uxtb	r7, r5
 8007fc4:	2d01      	cmp	r5, #1
 8007fc6:	b23e      	sxth	r6, r7
 8007fc8:	d18f      	bne.n	8007eea <D24_GENERIC+0x42>
 8007fca:	9d06      	ldr	r5, [sp, #24]
 8007fcc:	b15d      	cbz	r5, 8007fe6 <D24_GENERIC+0x13e>
 8007fce:	f01e 0f01 	tst.w	lr, #1
 8007fd2:	d122      	bne.n	800801a <D24_GENERIC+0x172>
 8007fd4:	7805      	ldrb	r5, [r0, #0]
 8007fd6:	78c7      	ldrb	r7, [r0, #3]
 8007fd8:	7846      	ldrb	r6, [r0, #1]
 8007fda:	022d      	lsls	r5, r5, #8
 8007fdc:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8007fe0:	44b4      	add	ip, r6
 8007fe2:	3002      	adds	r0, #2
 8007fe4:	e78e      	b.n	8007f04 <D24_GENERIC+0x5c>
 8007fe6:	7846      	ldrb	r6, [r0, #1]
 8007fe8:	f890 c002 	ldrb.w	ip, [r0, #2]
 8007fec:	f810 5b03 	ldrb.w	r5, [r0], #3
 8007ff0:	0236      	lsls	r6, r6, #8
 8007ff2:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8007ff6:	44ac      	add	ip, r5
 8007ff8:	e784      	b.n	8007f04 <D24_GENERIC+0x5c>
 8007ffa:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8007ffe:	61d3      	str	r3, [r2, #28]
 8008000:	9b07      	ldr	r3, [sp, #28]
 8008002:	6094      	str	r4, [r2, #8]
 8008004:	2000      	movs	r0, #0
 8008006:	f8c2 b00c 	str.w	fp, [r2, #12]
 800800a:	f8c2 a010 	str.w	sl, [r2, #16]
 800800e:	f8c2 9014 	str.w	r9, [r2, #20]
 8008012:	6193      	str	r3, [r2, #24]
 8008014:	b009      	add	sp, #36	; 0x24
 8008016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801a:	78c5      	ldrb	r5, [r0, #3]
 800801c:	7887      	ldrb	r7, [r0, #2]
 800801e:	f810 6b04 	ldrb.w	r6, [r0], #4
 8008022:	022d      	lsls	r5, r5, #8
 8008024:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8008028:	44b4      	add	ip, r6
 800802a:	e76b      	b.n	8007f04 <D24_GENERIC+0x5c>
 800802c:	20000000 	.word	0x20000000
 8008030:	00030001 	.word	0x00030001
 8008034:	00060007 	.word	0x00060007

08008038 <D32_GENERIC>:
 8008038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800803e:	6993      	ldr	r3, [r2, #24]
 8008040:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8008042:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8008046:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800804a:	69d6      	ldr	r6, [r2, #28]
 800804c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8008050:	b089      	sub	sp, #36	; 0x24
 8008052:	9307      	str	r3, [sp, #28]
 8008054:	9403      	str	r4, [sp, #12]
 8008056:	6893      	ldr	r3, [r2, #8]
 8008058:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800805a:	9104      	str	r1, [sp, #16]
 800805c:	2d00      	cmp	r5, #0
 800805e:	f000 809f 	beq.w	80081a0 <D32_GENERIC+0x168>
 8008062:	f004 0510 	and.w	r5, r4, #16
 8008066:	f004 0420 	and.w	r4, r4, #32
 800806a:	9505      	str	r5, [sp, #20]
 800806c:	4953      	ldr	r1, [pc, #332]	; (80081bc <D32_GENERIC+0x184>)
 800806e:	9406      	str	r4, [sp, #24]
 8008070:	f04f 0c00 	mov.w	ip, #0
 8008074:	f8cd 9008 	str.w	r9, [sp, #8]
 8008078:	461d      	mov	r5, r3
 800807a:	4617      	mov	r7, r2
 800807c:	e077      	b.n	800816e <D32_GENERIC+0x136>
 800807e:	f818 3003 	ldrb.w	r3, [r8, r3]
 8008082:	f810 800e 	ldrb.w	r8, [r0, lr]
 8008086:	f810 e002 	ldrb.w	lr, [r0, r2]
 800808a:	7800      	ldrb	r0, [r0, #0]
 800808c:	041b      	lsls	r3, r3, #16
 800808e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8008092:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8008096:	4403      	add	r3, r0
 8008098:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800809c:	b2dc      	uxtb	r4, r3
 800809e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80080a2:	f3c3 4807 	ubfx	r8, r3, #16, #8
 80080a6:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80080aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80080ae:	0e1b      	lsrs	r3, r3, #24
 80080b0:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 80080b4:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 80080b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80080bc:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80080c0:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 80080c4:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 80080c8:	f3c6 0309 	ubfx	r3, r6, #0, #10
 80080cc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80080d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80080d4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80080d8:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 80080dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80080e0:	4b37      	ldr	r3, [pc, #220]	; (80081c0 <D32_GENERIC+0x188>)
 80080e2:	fb22 b403 	smlad	r4, r2, r3, fp
 80080e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80080ea:	fb2e 4803 	smlad	r8, lr, r3, r4
 80080ee:	4b35      	ldr	r3, [pc, #212]	; (80081c4 <D32_GENERIC+0x18c>)
 80080f0:	fb22 5503 	smlad	r5, r2, r3, r5
 80080f4:	4b34      	ldr	r3, [pc, #208]	; (80081c8 <D32_GENERIC+0x190>)
 80080f6:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80080fa:	2301      	movs	r3, #1
 80080fc:	fb22 f203 	smuad	r2, r2, r3
 8008100:	4b32      	ldr	r3, [pc, #200]	; (80081cc <D32_GENERIC+0x194>)
 8008102:	fb2e 2503 	smlad	r5, lr, r3, r2
 8008106:	9b02      	ldr	r3, [sp, #8]
 8008108:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 800810c:	eb04 080a 	add.w	r8, r4, sl
 8008110:	eba8 0803 	sub.w	r8, r8, r3
 8008114:	4642      	mov	r2, r8
 8008116:	17d3      	asrs	r3, r2, #31
 8008118:	e9cd 2300 	strd	r2, r3, [sp]
 800811c:	9b05      	ldr	r3, [sp, #20]
 800811e:	f10c 0e01 	add.w	lr, ip, #1
 8008122:	b16b      	cbz	r3, 8008140 <D32_GENERIC+0x108>
 8008124:	6a3a      	ldr	r2, [r7, #32]
 8008126:	9b01      	ldr	r3, [sp, #4]
 8008128:	9402      	str	r4, [sp, #8]
 800812a:	fba8 8902 	umull	r8, r9, r8, r2
 800812e:	fb02 9903 	mla	r9, r2, r3, r9
 8008132:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8008136:	f149 0900 	adc.w	r9, r9, #0
 800813a:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800813e:	4654      	mov	r4, sl
 8008140:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008142:	9a04      	ldr	r2, [sp, #16]
 8008144:	fb0c fc03 	mul.w	ip, ip, r3
 8008148:	9b03      	ldr	r3, [sp, #12]
 800814a:	0364      	lsls	r4, r4, #13
 800814c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008150:	f04f 0900 	mov.w	r9, #0
 8008154:	fbc3 8904 	smlal	r8, r9, r3, r4
 8008158:	464b      	mov	r3, r9
 800815a:	109b      	asrs	r3, r3, #2
 800815c:	f303 030f 	ssat	r3, #16, r3
 8008160:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8008164:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008166:	fa1f fc8e 	uxth.w	ip, lr
 800816a:	4563      	cmp	r3, ip
 800816c:	d914      	bls.n	8008198 <D32_GENERIC+0x160>
 800816e:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8008170:	b2e2      	uxtb	r2, r4
 8008172:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8008176:	eb00 080e 	add.w	r8, r0, lr
 800817a:	4253      	negs	r3, r2
 800817c:	2c01      	cmp	r4, #1
 800817e:	eb08 0403 	add.w	r4, r8, r3
 8008182:	f47f af7c 	bne.w	800807e <D32_GENERIC+0x46>
 8008186:	1d02      	adds	r2, r0, #4
 8008188:	6803      	ldr	r3, [r0, #0]
 800818a:	9806      	ldr	r0, [sp, #24]
 800818c:	b110      	cbz	r0, 8008194 <D32_GENERIC+0x15c>
 800818e:	ba5b      	rev16	r3, r3
 8008190:	4610      	mov	r0, r2
 8008192:	e783      	b.n	800809c <D32_GENERIC+0x64>
 8008194:	4610      	mov	r0, r2
 8008196:	e781      	b.n	800809c <D32_GENERIC+0x64>
 8008198:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800819c:	462b      	mov	r3, r5
 800819e:	463a      	mov	r2, r7
 80081a0:	6093      	str	r3, [r2, #8]
 80081a2:	9b07      	ldr	r3, [sp, #28]
 80081a4:	f8c2 b00c 	str.w	fp, [r2, #12]
 80081a8:	2000      	movs	r0, #0
 80081aa:	61d6      	str	r6, [r2, #28]
 80081ac:	f8c2 a010 	str.w	sl, [r2, #16]
 80081b0:	f8c2 9014 	str.w	r9, [r2, #20]
 80081b4:	6193      	str	r3, [r2, #24]
 80081b6:	b009      	add	sp, #36	; 0x24
 80081b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081bc:	20000000 	.word	0x20000000
 80081c0:	00060003 	.word	0x00060003
 80081c4:	000a000c 	.word	0x000a000c
 80081c8:	000c000a 	.word	0x000c000a
 80081cc:	00030006 	.word	0x00030006

080081d0 <D48_GENERIC>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	b089      	sub	sp, #36	; 0x24
 80081d6:	6953      	ldr	r3, [r2, #20]
 80081d8:	68d4      	ldr	r4, [r2, #12]
 80081da:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80081dc:	9302      	str	r3, [sp, #8]
 80081de:	9400      	str	r4, [sp, #0]
 80081e0:	6993      	ldr	r3, [r2, #24]
 80081e2:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80081e4:	9307      	str	r3, [sp, #28]
 80081e6:	9403      	str	r4, [sp, #12]
 80081e8:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80081ec:	69d6      	ldr	r6, [r2, #28]
 80081ee:	6893      	ldr	r3, [r2, #8]
 80081f0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80081f2:	9104      	str	r1, [sp, #16]
 80081f4:	2d00      	cmp	r5, #0
 80081f6:	f000 80c5 	beq.w	8008384 <D48_GENERIC+0x1b4>
 80081fa:	f004 0510 	and.w	r5, r4, #16
 80081fe:	f004 0420 	and.w	r4, r4, #32
 8008202:	4967      	ldr	r1, [pc, #412]	; (80083a0 <D48_GENERIC+0x1d0>)
 8008204:	9505      	str	r5, [sp, #20]
 8008206:	9406      	str	r4, [sp, #24]
 8008208:	f04f 0c00 	mov.w	ip, #0
 800820c:	4657      	mov	r7, sl
 800820e:	9301      	str	r3, [sp, #4]
 8008210:	e09c      	b.n	800834c <D48_GENERIC+0x17c>
 8008212:	f81b 4005 	ldrb.w	r4, [fp, r5]
 8008216:	f810 b009 	ldrb.w	fp, [r0, r9]
 800821a:	f81a 9009 	ldrb.w	r9, [sl, r9]
 800821e:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8008222:	7800      	ldrb	r0, [r0, #0]
 8008224:	0424      	lsls	r4, r4, #16
 8008226:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800822a:	f818 4005 	ldrb.w	r4, [r8, r5]
 800822e:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 8008232:	44a8      	add	r8, r5
 8008234:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8008238:	eb0b 0500 	add.w	r5, fp, r0
 800823c:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8008240:	fa5f f885 	uxtb.w	r8, r5
 8008244:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8008248:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 800824c:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8008250:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8008254:	0e2d      	lsrs	r5, r5, #24
 8008256:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 800825a:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 800825e:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 8008262:	b2e6      	uxtb	r6, r4
 8008264:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8008268:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800826c:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8008270:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8008274:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8008278:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 800827c:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8008280:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8008284:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008288:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800828c:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8008290:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008294:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008298:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800829c:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 80082a0:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 80082a4:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 80082a8:	4c3e      	ldr	r4, [pc, #248]	; (80083a4 <D48_GENERIC+0x1d4>)
 80082aa:	9d00      	ldr	r5, [sp, #0]
 80082ac:	fb2a 5404 	smlad	r4, sl, r4, r5
 80082b0:	4d3d      	ldr	r5, [pc, #244]	; (80083a8 <D48_GENERIC+0x1d8>)
 80082b2:	fb28 4405 	smlad	r4, r8, r5, r4
 80082b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80082ba:	fb2e 4b03 	smlad	fp, lr, r3, r4
 80082be:	4c3b      	ldr	r4, [pc, #236]	; (80083ac <D48_GENERIC+0x1dc>)
 80082c0:	9b01      	ldr	r3, [sp, #4]
 80082c2:	fb2a 3304 	smlad	r3, sl, r4, r3
 80082c6:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 80082ca:	fb28 3304 	smlad	r3, r8, r4, r3
 80082ce:	4c38      	ldr	r4, [pc, #224]	; (80083b0 <D48_GENERIC+0x1e0>)
 80082d0:	fb2e 3304 	smlad	r3, lr, r4, r3
 80082d4:	2501      	movs	r5, #1
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	fb2a fa05 	smuad	sl, sl, r5
 80082dc:	4b35      	ldr	r3, [pc, #212]	; (80083b4 <D48_GENERIC+0x1e4>)
 80082de:	fb28 a803 	smlad	r8, r8, r3, sl
 80082e2:	4b35      	ldr	r3, [pc, #212]	; (80083b8 <D48_GENERIC+0x1e8>)
 80082e4:	fb2e 8303 	smlad	r3, lr, r3, r8
 80082e8:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 80082ec:	9301      	str	r3, [sp, #4]
 80082ee:	9b02      	ldr	r3, [sp, #8]
 80082f0:	eb04 0807 	add.w	r8, r4, r7
 80082f4:	eba8 0803 	sub.w	r8, r8, r3
 80082f8:	9b05      	ldr	r3, [sp, #20]
 80082fa:	4465      	add	r5, ip
 80082fc:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8008300:	b163      	cbz	r3, 800831c <D48_GENERIC+0x14c>
 8008302:	6a17      	ldr	r7, [r2, #32]
 8008304:	9402      	str	r4, [sp, #8]
 8008306:	fba8 8907 	umull	r8, r9, r8, r7
 800830a:	fb07 990b 	mla	r9, r7, fp, r9
 800830e:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8008312:	f149 0900 	adc.w	r9, r9, #0
 8008316:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800831a:	463c      	mov	r4, r7
 800831c:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8008320:	9b03      	ldr	r3, [sp, #12]
 8008322:	02e4      	lsls	r4, r4, #11
 8008324:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008328:	f04f 0900 	mov.w	r9, #0
 800832c:	fb0c fc0e 	mul.w	ip, ip, lr
 8008330:	fbc3 8904 	smlal	r8, r9, r3, r4
 8008334:	9b04      	ldr	r3, [sp, #16]
 8008336:	ea4f 04a9 	mov.w	r4, r9, asr #2
 800833a:	f304 040f 	ssat	r4, #16, r4
 800833e:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8008342:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8008344:	fa1f fc85 	uxth.w	ip, r5
 8008348:	4564      	cmp	r4, ip
 800834a:	d919      	bls.n	8008380 <D48_GENERIC+0x1b0>
 800834c:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800834e:	fa5f fe84 	uxtb.w	lr, r4
 8008352:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8008356:	f1ce 0500 	rsb	r5, lr, #0
 800835a:	eb00 0b09 	add.w	fp, r0, r9
 800835e:	eb0b 0a05 	add.w	sl, fp, r5
 8008362:	2c01      	cmp	r4, #1
 8008364:	eb0a 0809 	add.w	r8, sl, r9
 8008368:	f47f af53 	bne.w	8008212 <D48_GENERIC+0x42>
 800836c:	9b06      	ldr	r3, [sp, #24]
 800836e:	6805      	ldr	r5, [r0, #0]
 8008370:	6844      	ldr	r4, [r0, #4]
 8008372:	3006      	adds	r0, #6
 8008374:	2b00      	cmp	r3, #0
 8008376:	f43f af63 	beq.w	8008240 <D48_GENERIC+0x70>
 800837a:	ba6d      	rev16	r5, r5
 800837c:	ba64      	rev16	r4, r4
 800837e:	e75f      	b.n	8008240 <D48_GENERIC+0x70>
 8008380:	9b01      	ldr	r3, [sp, #4]
 8008382:	46ba      	mov	sl, r7
 8008384:	6093      	str	r3, [r2, #8]
 8008386:	9b00      	ldr	r3, [sp, #0]
 8008388:	60d3      	str	r3, [r2, #12]
 800838a:	9b02      	ldr	r3, [sp, #8]
 800838c:	6153      	str	r3, [r2, #20]
 800838e:	9b07      	ldr	r3, [sp, #28]
 8008390:	61d6      	str	r6, [r2, #28]
 8008392:	2000      	movs	r0, #0
 8008394:	f8c2 a010 	str.w	sl, [r2, #16]
 8008398:	6193      	str	r3, [r2, #24]
 800839a:	b009      	add	sp, #36	; 0x24
 800839c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a0:	20000000 	.word	0x20000000
 80083a4:	000f000a 	.word	0x000f000a
 80083a8:	00060003 	.word	0x00060003
 80083ac:	00150019 	.word	0x00150019
 80083b0:	00190015 	.word	0x00190015
 80083b4:	00030006 	.word	0x00030006
 80083b8:	000a000f 	.word	0x000a000f

080083bc <D64_GENERIC>:
 80083bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c0:	b089      	sub	sp, #36	; 0x24
 80083c2:	6913      	ldr	r3, [r2, #16]
 80083c4:	6895      	ldr	r5, [r2, #8]
 80083c6:	9303      	str	r3, [sp, #12]
 80083c8:	9501      	str	r5, [sp, #4]
 80083ca:	6953      	ldr	r3, [r2, #20]
 80083cc:	68d5      	ldr	r5, [r2, #12]
 80083ce:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80083d0:	9304      	str	r3, [sp, #16]
 80083d2:	9500      	str	r5, [sp, #0]
 80083d4:	6993      	ldr	r3, [r2, #24]
 80083d6:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80083d8:	9307      	str	r3, [sp, #28]
 80083da:	9505      	str	r5, [sp, #20]
 80083dc:	69d3      	ldr	r3, [r2, #28]
 80083de:	9106      	str	r1, [sp, #24]
 80083e0:	2c00      	cmp	r4, #0
 80083e2:	f000 80d9 	beq.w	8008598 <D64_GENERIC+0x1dc>
 80083e6:	6a11      	ldr	r1, [r2, #32]
 80083e8:	9102      	str	r1, [sp, #8]
 80083ea:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80085d8 <D64_GENERIC+0x21c>
 80083ee:	f04f 0c00 	mov.w	ip, #0
 80083f2:	4681      	mov	r9, r0
 80083f4:	e0c1      	b.n	800857a <D64_GENERIC+0x1be>
 80083f6:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80083fa:	4274      	negs	r4, r6
 80083fc:	eb09 0708 	add.w	r7, r9, r8
 8008400:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8008404:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8008408:	5d38      	ldrb	r0, [r7, r4]
 800840a:	5d29      	ldrb	r1, [r5, r4]
 800840c:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8008410:	f819 a008 	ldrb.w	sl, [r9, r8]
 8008414:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8008418:	f899 7000 	ldrb.w	r7, [r9]
 800841c:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8008420:	4425      	add	r5, r4
 8008422:	0409      	lsls	r1, r1, #16
 8008424:	0400      	lsls	r0, r0, #16
 8008426:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800842a:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800842e:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8008432:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8008436:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 800843a:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800843e:	4459      	add	r1, fp
 8008440:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8008444:	4438      	add	r0, r7
 8008446:	b2c5      	uxtb	r5, r0
 8008448:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800844c:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8008450:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8008454:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8008458:	0e00      	lsrs	r0, r0, #24
 800845a:	eb03 0806 	add.w	r8, r3, r6
 800845e:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8008462:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8008466:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800846a:	b2c8      	uxtb	r0, r1
 800846c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8008470:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8008474:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8008478:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 800847c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8008480:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8008484:	0e09      	lsrs	r1, r1, #24
 8008486:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800848a:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 800848e:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8008492:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8008496:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800849a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800849e:	f3ca 0309 	ubfx	r3, sl, #0, #10
 80084a2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80084a6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80084aa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80084ae:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 80084b2:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80084b6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80084ba:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80084be:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80084c2:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 80084c6:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80084ca:	0a8b      	lsrs	r3, r1, #10
 80084cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80084d0:	4939      	ldr	r1, [pc, #228]	; (80085b8 <D64_GENERIC+0x1fc>)
 80084d2:	9c00      	ldr	r4, [sp, #0]
 80084d4:	fb28 4101 	smlad	r1, r8, r1, r4
 80084d8:	4c38      	ldr	r4, [pc, #224]	; (80085bc <D64_GENERIC+0x200>)
 80084da:	fb27 1104 	smlad	r1, r7, r4, r1
 80084de:	4c38      	ldr	r4, [pc, #224]	; (80085c0 <D64_GENERIC+0x204>)
 80084e0:	fb20 1104 	smlad	r1, r0, r4, r1
 80084e4:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80084e8:	fb2a 1106 	smlad	r1, sl, r6, r1
 80084ec:	4c35      	ldr	r4, [pc, #212]	; (80085c4 <D64_GENERIC+0x208>)
 80084ee:	9d01      	ldr	r5, [sp, #4]
 80084f0:	fb28 5404 	smlad	r4, r8, r4, r5
 80084f4:	4d33      	ldr	r5, [pc, #204]	; (80085c4 <D64_GENERIC+0x208>)
 80084f6:	fb2a 4415 	smladx	r4, sl, r5, r4
 80084fa:	4d33      	ldr	r5, [pc, #204]	; (80085c8 <D64_GENERIC+0x20c>)
 80084fc:	fb27 4405 	smlad	r4, r7, r5, r4
 8008500:	fb20 4415 	smladx	r4, r0, r5, r4
 8008504:	2501      	movs	r5, #1
 8008506:	9400      	str	r4, [sp, #0]
 8008508:	fb28 f805 	smuad	r8, r8, r5
 800850c:	4c2f      	ldr	r4, [pc, #188]	; (80085cc <D64_GENERIC+0x210>)
 800850e:	fb27 8704 	smlad	r7, r7, r4, r8
 8008512:	4c2f      	ldr	r4, [pc, #188]	; (80085d0 <D64_GENERIC+0x214>)
 8008514:	fb20 7004 	smlad	r0, r0, r4, r7
 8008518:	4c2e      	ldr	r4, [pc, #184]	; (80085d4 <D64_GENERIC+0x218>)
 800851a:	fb2a 0004 	smlad	r0, sl, r4, r0
 800851e:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 8008522:	9902      	ldr	r1, [sp, #8]
 8008524:	9001      	str	r0, [sp, #4]
 8008526:	b189      	cbz	r1, 800854c <D64_GENERIC+0x190>
 8008528:	9803      	ldr	r0, [sp, #12]
 800852a:	9c04      	ldr	r4, [sp, #16]
 800852c:	9604      	str	r6, [sp, #16]
 800852e:	4430      	add	r0, r6
 8008530:	1b00      	subs	r0, r0, r4
 8008532:	17c5      	asrs	r5, r0, #31
 8008534:	460f      	mov	r7, r1
 8008536:	fba0 0101 	umull	r0, r1, r0, r1
 800853a:	fb07 1105 	mla	r1, r7, r5, r1
 800853e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008542:	f141 0100 	adc.w	r1, r1, #0
 8008546:	0049      	lsls	r1, r1, #1
 8008548:	9103      	str	r1, [sp, #12]
 800854a:	460e      	mov	r6, r1
 800854c:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 800854e:	9905      	ldr	r1, [sp, #20]
 8008550:	9806      	ldr	r0, [sp, #24]
 8008552:	02b6      	lsls	r6, r6, #10
 8008554:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8008558:	f04f 0800 	mov.w	r8, #0
 800855c:	fb0c f404 	mul.w	r4, ip, r4
 8008560:	fbc1 7806 	smlal	r7, r8, r1, r6
 8008564:	4641      	mov	r1, r8
 8008566:	1089      	asrs	r1, r1, #2
 8008568:	f301 010f 	ssat	r1, #16, r1
 800856c:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8008570:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8008572:	f10c 0c01 	add.w	ip, ip, #1
 8008576:	4561      	cmp	r1, ip
 8008578:	dd0e      	ble.n	8008598 <D64_GENERIC+0x1dc>
 800857a:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 800857c:	2e01      	cmp	r6, #1
 800857e:	f47f af3a 	bne.w	80083f6 <D64_GENERIC+0x3a>
 8008582:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8008584:	06b4      	lsls	r4, r6, #26
 8008586:	e899 0003 	ldmia.w	r9, {r0, r1}
 800858a:	f109 0908 	add.w	r9, r9, #8
 800858e:	f57f af5a 	bpl.w	8008446 <D64_GENERIC+0x8a>
 8008592:	ba40      	rev16	r0, r0
 8008594:	ba49      	rev16	r1, r1
 8008596:	e756      	b.n	8008446 <D64_GENERIC+0x8a>
 8008598:	61d3      	str	r3, [r2, #28]
 800859a:	9b03      	ldr	r3, [sp, #12]
 800859c:	9901      	ldr	r1, [sp, #4]
 800859e:	6113      	str	r3, [r2, #16]
 80085a0:	9b04      	ldr	r3, [sp, #16]
 80085a2:	6091      	str	r1, [r2, #8]
 80085a4:	6153      	str	r3, [r2, #20]
 80085a6:	9900      	ldr	r1, [sp, #0]
 80085a8:	9b07      	ldr	r3, [sp, #28]
 80085aa:	60d1      	str	r1, [r2, #12]
 80085ac:	2000      	movs	r0, #0
 80085ae:	6193      	str	r3, [r2, #24]
 80085b0:	b009      	add	sp, #36	; 0x24
 80085b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b6:	bf00      	nop
 80085b8:	001c0015 	.word	0x001c0015
 80085bc:	000f000a 	.word	0x000f000a
 80085c0:	00060003 	.word	0x00060003
 80085c4:	0024002a 	.word	0x0024002a
 80085c8:	002e0030 	.word	0x002e0030
 80085cc:	00030006 	.word	0x00030006
 80085d0:	000a000f 	.word	0x000a000f
 80085d4:	0015001c 	.word	0x0015001c
 80085d8:	20000000 	.word	0x20000000

080085dc <D80_GENERIC>:
 80085dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	b08b      	sub	sp, #44	; 0x2c
 80085e2:	6914      	ldr	r4, [r2, #16]
 80085e4:	9404      	str	r4, [sp, #16]
 80085e6:	6954      	ldr	r4, [r2, #20]
 80085e8:	9405      	str	r4, [sp, #20]
 80085ea:	6994      	ldr	r4, [r2, #24]
 80085ec:	9409      	str	r4, [sp, #36]	; 0x24
 80085ee:	6894      	ldr	r4, [r2, #8]
 80085f0:	9402      	str	r4, [sp, #8]
 80085f2:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80085f4:	68d4      	ldr	r4, [r2, #12]
 80085f6:	9401      	str	r4, [sp, #4]
 80085f8:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80085fa:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80085fe:	9406      	str	r4, [sp, #24]
 8008600:	9107      	str	r1, [sp, #28]
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 810f 	beq.w	8008826 <D80_GENERIC+0x24a>
 8008608:	6a13      	ldr	r3, [r2, #32]
 800860a:	9308      	str	r3, [sp, #32]
 800860c:	2300      	movs	r3, #0
 800860e:	9200      	str	r2, [sp, #0]
 8008610:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8008878 <D80_GENERIC+0x29c>
 8008614:	f8cd b00c 	str.w	fp, [sp, #12]
 8008618:	461a      	mov	r2, r3
 800861a:	e0ed      	b.n	80087f8 <D80_GENERIC+0x21c>
 800861c:	fa5f fc8c 	uxtb.w	ip, ip
 8008620:	fa0f f48c 	sxth.w	r4, ip
 8008624:	0066      	lsls	r6, r4, #1
 8008626:	eb06 0804 	add.w	r8, r6, r4
 800862a:	f1cc 0500 	rsb	r5, ip, #0
 800862e:	eb00 0108 	add.w	r1, r0, r8
 8008632:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008636:	194b      	adds	r3, r1, r5
 8008638:	5d49      	ldrb	r1, [r1, r5]
 800863a:	f810 a008 	ldrb.w	sl, [r0, r8]
 800863e:	f813 b004 	ldrb.w	fp, [r3, r4]
 8008642:	f810 c00c 	ldrb.w	ip, [r0, ip]
 8008646:	f890 8000 	ldrb.w	r8, [r0]
 800864a:	eb03 0e04 	add.w	lr, r3, r4
 800864e:	eb0e 0705 	add.w	r7, lr, r5
 8008652:	0409      	lsls	r1, r1, #16
 8008654:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8008658:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800865c:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8008660:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8008664:	eb0a 0004 	add.w	r0, sl, r4
 8008668:	041b      	lsls	r3, r3, #16
 800866a:	f81a a004 	ldrb.w	sl, [sl, r4]
 800866e:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8008672:	5d44      	ldrb	r4, [r0, r5]
 8008674:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8008678:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800867c:	4428      	add	r0, r5
 800867e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8008682:	4441      	add	r1, r8
 8008684:	4430      	add	r0, r6
 8008686:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800868a:	441f      	add	r7, r3
 800868c:	b2cd      	uxtb	r5, r1
 800868e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008692:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8008696:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800869a:	9b03      	ldr	r3, [sp, #12]
 800869c:	f3c1 4507 	ubfx	r5, r1, #16, #8
 80086a0:	0e09      	lsrs	r1, r1, #24
 80086a2:	4433      	add	r3, r6
 80086a4:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 80086a8:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80086ac:	b2fd      	uxtb	r5, r7
 80086ae:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 80086b2:	469b      	mov	fp, r3
 80086b4:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80086b8:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80086bc:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 80086c0:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80086c4:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80086c8:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 80086cc:	0e3b      	lsrs	r3, r7, #24
 80086ce:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 80086d2:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 80086d6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80086da:	fa5f fe84 	uxtb.w	lr, r4
 80086de:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 80086e2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80086e6:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80086ea:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 80086ee:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 80086f2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80086f6:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80086fa:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80086fe:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008702:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008706:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800870a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800870e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008712:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008716:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800871a:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800871e:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8008722:	0aa3      	lsrs	r3, r4, #10
 8008724:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008728:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800872c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008730:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 8008734:	9303      	str	r3, [sp, #12]
 8008736:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800873a:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800873e:	4b42      	ldr	r3, [pc, #264]	; (8008848 <D80_GENERIC+0x26c>)
 8008740:	9901      	ldr	r1, [sp, #4]
 8008742:	fb2b 1303 	smlad	r3, fp, r3, r1
 8008746:	4941      	ldr	r1, [pc, #260]	; (800884c <D80_GENERIC+0x270>)
 8008748:	fb28 3301 	smlad	r3, r8, r1, r3
 800874c:	4940      	ldr	r1, [pc, #256]	; (8008850 <D80_GENERIC+0x274>)
 800874e:	fb2c 3301 	smlad	r3, ip, r1, r3
 8008752:	4940      	ldr	r1, [pc, #256]	; (8008854 <D80_GENERIC+0x278>)
 8008754:	fb27 3301 	smlad	r3, r7, r1, r3
 8008758:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800875c:	fb2e 3301 	smlad	r3, lr, r1, r3
 8008760:	493d      	ldr	r1, [pc, #244]	; (8008858 <D80_GENERIC+0x27c>)
 8008762:	9c02      	ldr	r4, [sp, #8]
 8008764:	fb2b 4401 	smlad	r4, fp, r1, r4
 8008768:	493c      	ldr	r1, [pc, #240]	; (800885c <D80_GENERIC+0x280>)
 800876a:	fb28 4401 	smlad	r4, r8, r1, r4
 800876e:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 8008772:	fb2c 4101 	smlad	r1, ip, r1, r4
 8008776:	4c3a      	ldr	r4, [pc, #232]	; (8008860 <D80_GENERIC+0x284>)
 8008778:	fb27 1104 	smlad	r1, r7, r4, r1
 800877c:	4c39      	ldr	r4, [pc, #228]	; (8008864 <D80_GENERIC+0x288>)
 800877e:	fb2e 1104 	smlad	r1, lr, r4, r1
 8008782:	9101      	str	r1, [sp, #4]
 8008784:	2101      	movs	r1, #1
 8008786:	fb2b fb01 	smuad	fp, fp, r1
 800878a:	4937      	ldr	r1, [pc, #220]	; (8008868 <D80_GENERIC+0x28c>)
 800878c:	fb28 b801 	smlad	r8, r8, r1, fp
 8008790:	4d36      	ldr	r5, [pc, #216]	; (800886c <D80_GENERIC+0x290>)
 8008792:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8008796:	4d36      	ldr	r5, [pc, #216]	; (8008870 <D80_GENERIC+0x294>)
 8008798:	fb27 c705 	smlad	r7, r7, r5, ip
 800879c:	4d35      	ldr	r5, [pc, #212]	; (8008874 <D80_GENERIC+0x298>)
 800879e:	fb2e 7105 	smlad	r1, lr, r5, r7
 80087a2:	9102      	str	r1, [sp, #8]
 80087a4:	9908      	ldr	r1, [sp, #32]
 80087a6:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 80087aa:	b181      	cbz	r1, 80087ce <D80_GENERIC+0x1f2>
 80087ac:	9c04      	ldr	r4, [sp, #16]
 80087ae:	9d05      	ldr	r5, [sp, #20]
 80087b0:	9305      	str	r3, [sp, #20]
 80087b2:	441c      	add	r4, r3
 80087b4:	1b64      	subs	r4, r4, r5
 80087b6:	17e7      	asrs	r7, r4, #31
 80087b8:	fba4 4501 	umull	r4, r5, r4, r1
 80087bc:	fb01 5507 	mla	r5, r1, r7, r5
 80087c0:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80087c4:	f145 0500 	adc.w	r5, r5, #0
 80087c8:	0069      	lsls	r1, r5, #1
 80087ca:	9104      	str	r1, [sp, #16]
 80087cc:	460b      	mov	r3, r1
 80087ce:	9e00      	ldr	r6, [sp, #0]
 80087d0:	9f06      	ldr	r7, [sp, #24]
 80087d2:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 80087d4:	025b      	lsls	r3, r3, #9
 80087d6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80087da:	2500      	movs	r5, #0
 80087dc:	fb02 f101 	mul.w	r1, r2, r1
 80087e0:	fbc7 4503 	smlal	r4, r5, r7, r3
 80087e4:	9c07      	ldr	r4, [sp, #28]
 80087e6:	10ab      	asrs	r3, r5, #2
 80087e8:	f303 030f 	ssat	r3, #16, r3
 80087ec:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 80087f0:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80087f2:	3201      	adds	r2, #1
 80087f4:	4293      	cmp	r3, r2
 80087f6:	dd13      	ble.n	8008820 <D80_GENERIC+0x244>
 80087f8:	9b00      	ldr	r3, [sp, #0]
 80087fa:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 80087fe:	f1bc 0f01 	cmp.w	ip, #1
 8008802:	f47f af0b 	bne.w	800861c <D80_GENERIC+0x40>
 8008806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008808:	6884      	ldr	r4, [r0, #8]
 800880a:	069b      	lsls	r3, r3, #26
 800880c:	e890 0082 	ldmia.w	r0, {r1, r7}
 8008810:	f100 000a 	add.w	r0, r0, #10
 8008814:	f57f af3a 	bpl.w	800868c <D80_GENERIC+0xb0>
 8008818:	ba49      	rev16	r1, r1
 800881a:	ba7f      	rev16	r7, r7
 800881c:	ba64      	rev16	r4, r4
 800881e:	e735      	b.n	800868c <D80_GENERIC+0xb0>
 8008820:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008824:	4632      	mov	r2, r6
 8008826:	9b02      	ldr	r3, [sp, #8]
 8008828:	6093      	str	r3, [r2, #8]
 800882a:	9b01      	ldr	r3, [sp, #4]
 800882c:	60d3      	str	r3, [r2, #12]
 800882e:	9b04      	ldr	r3, [sp, #16]
 8008830:	6113      	str	r3, [r2, #16]
 8008832:	9b05      	ldr	r3, [sp, #20]
 8008834:	6153      	str	r3, [r2, #20]
 8008836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008838:	f8c2 b01c 	str.w	fp, [r2, #28]
 800883c:	2000      	movs	r0, #0
 800883e:	6193      	str	r3, [r2, #24]
 8008840:	b00b      	add	sp, #44	; 0x2c
 8008842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008846:	bf00      	nop
 8008848:	002d0024 	.word	0x002d0024
 800884c:	001c0015 	.word	0x001c0015
 8008850:	000f000a 	.word	0x000f000a
 8008854:	00060003 	.word	0x00060003
 8008858:	0037003f 	.word	0x0037003f
 800885c:	00450049 	.word	0x00450049
 8008860:	00490045 	.word	0x00490045
 8008864:	003f0037 	.word	0x003f0037
 8008868:	00030006 	.word	0x00030006
 800886c:	000a000f 	.word	0x000a000f
 8008870:	0015001c 	.word	0x0015001c
 8008874:	0024002d 	.word	0x0024002d
 8008878:	20000000 	.word	0x20000000

0800887c <D128_GENERIC>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	b093      	sub	sp, #76	; 0x4c
 8008882:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008884:	9005      	str	r0, [sp, #20]
 8008886:	4610      	mov	r0, r2
 8008888:	9201      	str	r2, [sp, #4]
 800888a:	6912      	ldr	r2, [r2, #16]
 800888c:	920c      	str	r2, [sp, #48]	; 0x30
 800888e:	4602      	mov	r2, r0
 8008890:	6940      	ldr	r0, [r0, #20]
 8008892:	900d      	str	r0, [sp, #52]	; 0x34
 8008894:	4610      	mov	r0, r2
 8008896:	4614      	mov	r4, r2
 8008898:	6992      	ldr	r2, [r2, #24]
 800889a:	9211      	str	r2, [sp, #68]	; 0x44
 800889c:	69c2      	ldr	r2, [r0, #28]
 800889e:	9202      	str	r2, [sp, #8]
 80088a0:	68e2      	ldr	r2, [r4, #12]
 80088a2:	6880      	ldr	r0, [r0, #8]
 80088a4:	9203      	str	r2, [sp, #12]
 80088a6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80088a8:	9004      	str	r0, [sp, #16]
 80088aa:	920e      	str	r2, [sp, #56]	; 0x38
 80088ac:	910f      	str	r1, [sp, #60]	; 0x3c
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 819b 	beq.w	8008bea <D128_GENERIC+0x36e>
 80088b4:	6a23      	ldr	r3, [r4, #32]
 80088b6:	9310      	str	r3, [sp, #64]	; 0x40
 80088b8:	2300      	movs	r3, #0
 80088ba:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8008c64 <D128_GENERIC+0x3e8>
 80088be:	9306      	str	r3, [sp, #24]
 80088c0:	e17a      	b.n	8008bb8 <D128_GENERIC+0x33c>
 80088c2:	b2d2      	uxtb	r2, r2
 80088c4:	9d05      	ldr	r5, [sp, #20]
 80088c6:	b214      	sxth	r4, r2
 80088c8:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 80088cc:	4250      	negs	r0, r2
 80088ce:	eb05 010a 	add.w	r1, r5, sl
 80088d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088d6:	eb01 0800 	add.w	r8, r1, r0
 80088da:	eb0b 0c04 	add.w	ip, fp, r4
 80088de:	eb08 070c 	add.w	r7, r8, ip
 80088e2:	183b      	adds	r3, r7, r0
 80088e4:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80088e8:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80088ec:	eb0e 0604 	add.w	r6, lr, r4
 80088f0:	9307      	str	r3, [sp, #28]
 80088f2:	1833      	adds	r3, r6, r0
 80088f4:	9305      	str	r3, [sp, #20]
 80088f6:	462b      	mov	r3, r5
 80088f8:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80088fc:	f8cd a020 	str.w	sl, [sp, #32]
 8008900:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8008904:	f813 c002 	ldrb.w	ip, [r3, r2]
 8008908:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800890c:	5c3a      	ldrb	r2, [r7, r0]
 800890e:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8008912:	781f      	ldrb	r7, [r3, #0]
 8008914:	9b07      	ldr	r3, [sp, #28]
 8008916:	9d05      	ldr	r5, [sp, #20]
 8008918:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800891c:	5c09      	ldrb	r1, [r1, r0]
 800891e:	9709      	str	r7, [sp, #36]	; 0x24
 8008920:	9307      	str	r3, [sp, #28]
 8008922:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8008926:	5c33      	ldrb	r3, [r6, r0]
 8008928:	0412      	lsls	r2, r2, #16
 800892a:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800892e:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8008932:	9d08      	ldr	r5, [sp, #32]
 8008934:	eb06 0a04 	add.w	sl, r6, r4
 8008938:	0409      	lsls	r1, r1, #16
 800893a:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800893e:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8008942:	5d36      	ldrb	r6, [r6, r4]
 8008944:	9c05      	ldr	r4, [sp, #20]
 8008946:	042d      	lsls	r5, r5, #16
 8008948:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800894c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8008950:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8008954:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8008958:	eb0a 0c00 	add.w	ip, sl, r0
 800895c:	041b      	lsls	r3, r3, #16
 800895e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8008962:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8008966:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800896a:	9d07      	ldr	r5, [sp, #28]
 800896c:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8008970:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8008974:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008976:	4458      	add	r0, fp
 8008978:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800897c:	9005      	str	r0, [sp, #20]
 800897e:	4439      	add	r1, r7
 8008980:	442a      	add	r2, r5
 8008982:	44b2      	add	sl, r6
 8008984:	1918      	adds	r0, r3, r4
 8008986:	b2cb      	uxtb	r3, r1
 8008988:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800898c:	9e02      	ldr	r6, [sp, #8]
 800898e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008992:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8008996:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800899a:	441e      	add	r6, r3
 800899c:	0e09      	lsrs	r1, r1, #24
 800899e:	4633      	mov	r3, r6
 80089a0:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80089a4:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 80089a8:	b2d4      	uxtb	r4, r2
 80089aa:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80089ae:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80089b2:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80089b6:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80089ba:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80089be:	f3c2 4407 	ubfx	r4, r2, #16, #8
 80089c2:	0e12      	lsrs	r2, r2, #24
 80089c4:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80089c8:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 80089cc:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80089d0:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 80089d4:	9702      	str	r7, [sp, #8]
 80089d6:	b2c2      	uxtb	r2, r0
 80089d8:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80089dc:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 80089e0:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80089e4:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80089e8:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80089ec:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80089f0:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80089f4:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80089f8:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80089fc:	0e00      	lsrs	r0, r0, #24
 80089fe:	fa5f f68a 	uxtb.w	r6, sl
 8008a02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a06:	9309      	str	r3, [sp, #36]	; 0x24
 8008a08:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8008a0c:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8008a10:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8008a14:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8008a18:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008a1c:	950a      	str	r5, [sp, #40]	; 0x28
 8008a1e:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8008a22:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8008a26:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8008a2a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008a2e:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8008a32:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008a36:	920b      	str	r2, [sp, #44]	; 0x2c
 8008a38:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8008a3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a3e:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8008a42:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8008a46:	9307      	str	r3, [sp, #28]
 8008a48:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008a4c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8008a50:	9b02      	ldr	r3, [sp, #8]
 8008a52:	f8cd c008 	str.w	ip, [sp, #8]
 8008a56:	4694      	mov	ip, r2
 8008a58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a5a:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8008a5e:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8008a62:	9a02      	ldr	r2, [sp, #8]
 8008a64:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008a68:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8008a6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008a70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a72:	f8cd a020 	str.w	sl, [sp, #32]
 8008a76:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008a7a:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8008a7e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008a82:	9b07      	ldr	r3, [sp, #28]
 8008a84:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008a88:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8008a8c:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8008a90:	9a08      	ldr	r2, [sp, #32]
 8008a92:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008a96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a9a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8008a9e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008aa2:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8008aa6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8008aaa:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008aae:	0a96      	lsrs	r6, r2, #10
 8008ab0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008ab4:	9602      	str	r6, [sp, #8]
 8008ab6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008aba:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8008abe:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8008ac2:	4e53      	ldr	r6, [pc, #332]	; (8008c10 <D128_GENERIC+0x394>)
 8008ac4:	9f03      	ldr	r7, [sp, #12]
 8008ac6:	fb2c 7606 	smlad	r6, ip, r6, r7
 8008aca:	4f52      	ldr	r7, [pc, #328]	; (8008c14 <D128_GENERIC+0x398>)
 8008acc:	fb2a 6607 	smlad	r6, sl, r7, r6
 8008ad0:	4f51      	ldr	r7, [pc, #324]	; (8008c18 <D128_GENERIC+0x39c>)
 8008ad2:	fb21 6607 	smlad	r6, r1, r7, r6
 8008ad6:	4f51      	ldr	r7, [pc, #324]	; (8008c1c <D128_GENERIC+0x3a0>)
 8008ad8:	fb24 6607 	smlad	r6, r4, r7, r6
 8008adc:	4f50      	ldr	r7, [pc, #320]	; (8008c20 <D128_GENERIC+0x3a4>)
 8008ade:	fb28 6607 	smlad	r6, r8, r7, r6
 8008ae2:	4f50      	ldr	r7, [pc, #320]	; (8008c24 <D128_GENERIC+0x3a8>)
 8008ae4:	fb20 6607 	smlad	r6, r0, r7, r6
 8008ae8:	4f4f      	ldr	r7, [pc, #316]	; (8008c28 <D128_GENERIC+0x3ac>)
 8008aea:	fb23 6607 	smlad	r6, r3, r7, r6
 8008aee:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8008af2:	fb25 6607 	smlad	r6, r5, r7, r6
 8008af6:	4f4d      	ldr	r7, [pc, #308]	; (8008c2c <D128_GENERIC+0x3b0>)
 8008af8:	9a04      	ldr	r2, [sp, #16]
 8008afa:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8008afe:	4a4c      	ldr	r2, [pc, #304]	; (8008c30 <D128_GENERIC+0x3b4>)
 8008b00:	fb2a ee02 	smlad	lr, sl, r2, lr
 8008b04:	4f4b      	ldr	r7, [pc, #300]	; (8008c34 <D128_GENERIC+0x3b8>)
 8008b06:	fb21 ee07 	smlad	lr, r1, r7, lr
 8008b0a:	4f4b      	ldr	r7, [pc, #300]	; (8008c38 <D128_GENERIC+0x3bc>)
 8008b0c:	fb24 ee07 	smlad	lr, r4, r7, lr
 8008b10:	4f4a      	ldr	r7, [pc, #296]	; (8008c3c <D128_GENERIC+0x3c0>)
 8008b12:	fb28 ee07 	smlad	lr, r8, r7, lr
 8008b16:	4f4a      	ldr	r7, [pc, #296]	; (8008c40 <D128_GENERIC+0x3c4>)
 8008b18:	fb20 ee07 	smlad	lr, r0, r7, lr
 8008b1c:	4f49      	ldr	r7, [pc, #292]	; (8008c44 <D128_GENERIC+0x3c8>)
 8008b1e:	fb23 e707 	smlad	r7, r3, r7, lr
 8008b22:	f8df e144 	ldr.w	lr, [pc, #324]	; 8008c68 <D128_GENERIC+0x3ec>
 8008b26:	fb25 720e 	smlad	r2, r5, lr, r7
 8008b2a:	f04f 0b01 	mov.w	fp, #1
 8008b2e:	9203      	str	r2, [sp, #12]
 8008b30:	fb2c fb0b 	smuad	fp, ip, fp
 8008b34:	4f44      	ldr	r7, [pc, #272]	; (8008c48 <D128_GENERIC+0x3cc>)
 8008b36:	fb2a ba07 	smlad	sl, sl, r7, fp
 8008b3a:	4f44      	ldr	r7, [pc, #272]	; (8008c4c <D128_GENERIC+0x3d0>)
 8008b3c:	fb21 aa07 	smlad	sl, r1, r7, sl
 8008b40:	4f43      	ldr	r7, [pc, #268]	; (8008c50 <D128_GENERIC+0x3d4>)
 8008b42:	fb24 aa07 	smlad	sl, r4, r7, sl
 8008b46:	4f43      	ldr	r7, [pc, #268]	; (8008c54 <D128_GENERIC+0x3d8>)
 8008b48:	fb28 a707 	smlad	r7, r8, r7, sl
 8008b4c:	4a42      	ldr	r2, [pc, #264]	; (8008c58 <D128_GENERIC+0x3dc>)
 8008b4e:	fb20 7702 	smlad	r7, r0, r2, r7
 8008b52:	4a42      	ldr	r2, [pc, #264]	; (8008c5c <D128_GENERIC+0x3e0>)
 8008b54:	fb23 7702 	smlad	r7, r3, r2, r7
 8008b58:	4b41      	ldr	r3, [pc, #260]	; (8008c60 <D128_GENERIC+0x3e4>)
 8008b5a:	fb25 7303 	smlad	r3, r5, r3, r7
 8008b5e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008b60:	9304      	str	r3, [sp, #16]
 8008b62:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8008b66:	b185      	cbz	r5, 8008b8a <D128_GENERIC+0x30e>
 8008b68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b6a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008b6c:	960d      	str	r6, [sp, #52]	; 0x34
 8008b6e:	4432      	add	r2, r6
 8008b70:	1a52      	subs	r2, r2, r1
 8008b72:	17d1      	asrs	r1, r2, #31
 8008b74:	fba2 2305 	umull	r2, r3, r2, r5
 8008b78:	fb05 3301 	mla	r3, r5, r1, r3
 8008b7c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008b80:	f143 0300 	adc.w	r3, r3, #0
 8008b84:	005b      	lsls	r3, r3, #1
 8008b86:	930c      	str	r3, [sp, #48]	; 0x30
 8008b88:	461e      	mov	r6, r3
 8008b8a:	9801      	ldr	r0, [sp, #4]
 8008b8c:	9c06      	ldr	r4, [sp, #24]
 8008b8e:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8008b90:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008b92:	01f6      	lsls	r6, r6, #7
 8008b94:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008b98:	2300      	movs	r3, #0
 8008b9a:	fbc5 2306 	smlal	r2, r3, r5, r6
 8008b9e:	fb04 f101 	mul.w	r1, r4, r1
 8008ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ba4:	109b      	asrs	r3, r3, #2
 8008ba6:	f303 030f 	ssat	r3, #16, r3
 8008baa:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8008bae:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8008bb0:	1c62      	adds	r2, r4, #1
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	9206      	str	r2, [sp, #24]
 8008bb6:	dd18      	ble.n	8008bea <D128_GENERIC+0x36e>
 8008bb8:	9b01      	ldr	r3, [sp, #4]
 8008bba:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8008bbc:	2a01      	cmp	r2, #1
 8008bbe:	f47f ae80 	bne.w	80088c2 <D128_GENERIC+0x46>
 8008bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc4:	9d05      	ldr	r5, [sp, #20]
 8008bc6:	069b      	lsls	r3, r3, #26
 8008bc8:	6829      	ldr	r1, [r5, #0]
 8008bca:	686a      	ldr	r2, [r5, #4]
 8008bcc:	68a8      	ldr	r0, [r5, #8]
 8008bce:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8008bd2:	f105 0410 	add.w	r4, r5, #16
 8008bd6:	d506      	bpl.n	8008be6 <D128_GENERIC+0x36a>
 8008bd8:	ba49      	rev16	r1, r1
 8008bda:	ba52      	rev16	r2, r2
 8008bdc:	ba40      	rev16	r0, r0
 8008bde:	fa9a fa9a 	rev16.w	sl, sl
 8008be2:	9405      	str	r4, [sp, #20]
 8008be4:	e6cf      	b.n	8008986 <D128_GENERIC+0x10a>
 8008be6:	9405      	str	r4, [sp, #20]
 8008be8:	e6cd      	b.n	8008986 <D128_GENERIC+0x10a>
 8008bea:	9a01      	ldr	r2, [sp, #4]
 8008bec:	9904      	ldr	r1, [sp, #16]
 8008bee:	6091      	str	r1, [r2, #8]
 8008bf0:	9903      	ldr	r1, [sp, #12]
 8008bf2:	60d1      	str	r1, [r2, #12]
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	61d3      	str	r3, [r2, #28]
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bfe:	610a      	str	r2, [r1, #16]
 8008c00:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008c02:	6159      	str	r1, [r3, #20]
 8008c04:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008c06:	6199      	str	r1, [r3, #24]
 8008c08:	2000      	movs	r0, #0
 8008c0a:	b013      	add	sp, #76	; 0x4c
 8008c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c10:	00780069 	.word	0x00780069
 8008c14:	005b004e 	.word	0x005b004e
 8008c18:	00420037 	.word	0x00420037
 8008c1c:	002d0024 	.word	0x002d0024
 8008c20:	001c0015 	.word	0x001c0015
 8008c24:	000f000a 	.word	0x000f000a
 8008c28:	00060003 	.word	0x00060003
 8008c2c:	00880096 	.word	0x00880096
 8008c30:	00a200ac 	.word	0x00a200ac
 8008c34:	00b400ba 	.word	0x00b400ba
 8008c38:	00be00c0 	.word	0x00be00c0
 8008c3c:	00c000be 	.word	0x00c000be
 8008c40:	00ba00b4 	.word	0x00ba00b4
 8008c44:	00ac00a2 	.word	0x00ac00a2
 8008c48:	00030006 	.word	0x00030006
 8008c4c:	000a000f 	.word	0x000a000f
 8008c50:	0015001c 	.word	0x0015001c
 8008c54:	0024002d 	.word	0x0024002d
 8008c58:	00370042 	.word	0x00370042
 8008c5c:	004e005b 	.word	0x004e005b
 8008c60:	00690078 	.word	0x00690078
 8008c64:	20000000 	.word	0x20000000
 8008c68:	00960088 	.word	0x00960088

08008c6c <D16_1CH_HTONS_VOL_HP>:
 8008c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	4691      	mov	r9, r2
 8008c72:	b083      	sub	sp, #12
 8008c74:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008c76:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8008c7a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	4680      	mov	r8, r0
 8008c82:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8008c86:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8008c8a:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c8e:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8008c92:	9401      	str	r4, [sp, #4]
 8008c94:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8008c98:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	d04e      	beq.n	8008d3e <D16_1CH_HTONS_VOL_HP+0xd2>
 8008ca0:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8008d4c <D16_1CH_HTONS_VOL_HP+0xe0>
 8008ca4:	1e8c      	subs	r4, r1, #2
 8008ca6:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8008caa:	f858 2b02 	ldr.w	r2, [r8], #2
 8008cae:	ba52      	rev16	r2, r2
 8008cb0:	b2d6      	uxtb	r6, r2
 8008cb2:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008cb6:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8008cba:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8008cc4:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8008cc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ccc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008cd0:	0a93      	lsrs	r3, r2, #10
 8008cd2:	4a1c      	ldr	r2, [pc, #112]	; (8008d44 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8008cd4:	fb21 5202 	smlad	r2, r1, r2, r5
 8008cd8:	4d1b      	ldr	r5, [pc, #108]	; (8008d48 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8008cda:	fb21 f505 	smuad	r5, r1, r5
 8008cde:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8008ce2:	4410      	add	r0, r2
 8008ce4:	1bc0      	subs	r0, r0, r7
 8008ce6:	17c7      	asrs	r7, r0, #31
 8008ce8:	fba0 010e 	umull	r0, r1, r0, lr
 8008cec:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008cf0:	fb0e 1107 	mla	r1, lr, r7, r1
 8008cf4:	f141 0100 	adc.w	r1, r1, #0
 8008cf8:	0448      	lsls	r0, r1, #17
 8008cfa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008cfe:	2700      	movs	r7, #0
 8008d00:	fbc0 670a 	smlal	r6, r7, r0, sl
 8008d04:	45d8      	cmp	r8, fp
 8008d06:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8008d0a:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8008d0e:	4617      	mov	r7, r2
 8008d10:	f301 010f 	ssat	r1, #16, r1
 8008d14:	f824 1f02 	strh.w	r1, [r4, #2]!
 8008d18:	d1c7      	bne.n	8008caa <D16_1CH_HTONS_VOL_HP+0x3e>
 8008d1a:	9901      	ldr	r1, [sp, #4]
 8008d1c:	f8c9 301c 	str.w	r3, [r9, #28]
 8008d20:	9b00      	ldr	r3, [sp, #0]
 8008d22:	f8c9 0010 	str.w	r0, [r9, #16]
 8008d26:	2000      	movs	r0, #0
 8008d28:	f8c9 5008 	str.w	r5, [r9, #8]
 8008d2c:	f8c9 100c 	str.w	r1, [r9, #12]
 8008d30:	f8c9 2014 	str.w	r2, [r9, #20]
 8008d34:	f8c9 3018 	str.w	r3, [r9, #24]
 8008d38:	b003      	add	sp, #12
 8008d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3e:	463a      	mov	r2, r7
 8008d40:	4621      	mov	r1, r4
 8008d42:	e7eb      	b.n	8008d1c <D16_1CH_HTONS_VOL_HP+0xb0>
 8008d44:	00030001 	.word	0x00030001
 8008d48:	00010003 	.word	0x00010003
 8008d4c:	20000000 	.word	0x20000000

08008d50 <D24_1CH_HTONS_VOL_HP>:
 8008d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d54:	b089      	sub	sp, #36	; 0x24
 8008d56:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008d58:	6996      	ldr	r6, [r2, #24]
 8008d5a:	9304      	str	r3, [sp, #16]
 8008d5c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8008d5e:	9207      	str	r2, [sp, #28]
 8008d60:	6915      	ldr	r5, [r2, #16]
 8008d62:	6954      	ldr	r4, [r2, #20]
 8008d64:	9606      	str	r6, [sp, #24]
 8008d66:	6893      	ldr	r3, [r2, #8]
 8008d68:	69d6      	ldr	r6, [r2, #28]
 8008d6a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8008d6e:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008d72:	9a04      	ldr	r2, [sp, #16]
 8008d74:	9705      	str	r7, [sp, #20]
 8008d76:	2a00      	cmp	r2, #0
 8008d78:	d07e      	beq.n	8008e78 <D24_1CH_HTONS_VOL_HP+0x128>
 8008d7a:	f1a1 0b02 	sub.w	fp, r1, #2
 8008d7e:	2700      	movs	r7, #0
 8008d80:	46a8      	mov	r8, r5
 8008d82:	f8cd b004 	str.w	fp, [sp, #4]
 8008d86:	4655      	mov	r5, sl
 8008d88:	46e3      	mov	fp, ip
 8008d8a:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8008e84 <D24_1CH_HTONS_VOL_HP+0x134>
 8008d8e:	46ba      	mov	sl, r7
 8008d90:	469c      	mov	ip, r3
 8008d92:	e055      	b.n	8008e40 <D24_1CH_HTONS_VOL_HP+0xf0>
 8008d94:	7802      	ldrb	r2, [r0, #0]
 8008d96:	78c3      	ldrb	r3, [r0, #3]
 8008d98:	7841      	ldrb	r1, [r0, #1]
 8008d9a:	0212      	lsls	r2, r2, #8
 8008d9c:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008da0:	440b      	add	r3, r1
 8008da2:	3002      	adds	r0, #2
 8008da4:	b2d9      	uxtb	r1, r3
 8008da6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008daa:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8008dae:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8008db2:	0c1b      	lsrs	r3, r3, #16
 8008db4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8008db8:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8008dbc:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8008dc0:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8008dc4:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8008dc8:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8008dcc:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8008dd0:	4a2a      	ldr	r2, [pc, #168]	; (8008e7c <D24_1CH_HTONS_VOL_HP+0x12c>)
 8008dd2:	fb23 b102 	smlad	r1, r3, r2, fp
 8008dd6:	4a2a      	ldr	r2, [pc, #168]	; (8008e80 <D24_1CH_HTONS_VOL_HP+0x130>)
 8008dd8:	fb23 cb02 	smlad	fp, r3, r2, ip
 8008ddc:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8008de0:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8008de4:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 8008de8:	2201      	movs	r2, #1
 8008dea:	fb23 f702 	smuad	r7, r3, r2
 8008dee:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8008df2:	eb01 0208 	add.w	r2, r1, r8
 8008df6:	1b12      	subs	r2, r2, r4
 8008df8:	17d4      	asrs	r4, r2, #31
 8008dfa:	fba2 2305 	umull	r2, r3, r2, r5
 8008dfe:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008e02:	fb05 3304 	mla	r3, r5, r4, r3
 8008e06:	f143 0300 	adc.w	r3, r3, #0
 8008e0a:	9c05      	ldr	r4, [sp, #20]
 8008e0c:	03da      	lsls	r2, r3, #15
 8008e0e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008e12:	f04f 0900 	mov.w	r9, #0
 8008e16:	fbc4 8902 	smlal	r8, r9, r4, r2
 8008e1a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008e1e:	9a01      	ldr	r2, [sp, #4]
 8008e20:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008e24:	9b03      	ldr	r3, [sp, #12]
 8008e26:	109b      	asrs	r3, r3, #2
 8008e28:	f303 030f 	ssat	r3, #16, r3
 8008e2c:	f822 3f02 	strh.w	r3, [r2, #2]!
 8008e30:	9b04      	ldr	r3, [sp, #16]
 8008e32:	9201      	str	r2, [sp, #4]
 8008e34:	f10a 0a01 	add.w	sl, sl, #1
 8008e38:	459a      	cmp	sl, r3
 8008e3a:	44bc      	add	ip, r7
 8008e3c:	460c      	mov	r4, r1
 8008e3e:	d00b      	beq.n	8008e58 <D24_1CH_HTONS_VOL_HP+0x108>
 8008e40:	f01a 0f01 	tst.w	sl, #1
 8008e44:	d0a6      	beq.n	8008d94 <D24_1CH_HTONS_VOL_HP+0x44>
 8008e46:	78c2      	ldrb	r2, [r0, #3]
 8008e48:	7883      	ldrb	r3, [r0, #2]
 8008e4a:	f810 1b04 	ldrb.w	r1, [r0], #4
 8008e4e:	0212      	lsls	r2, r2, #8
 8008e50:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008e54:	440b      	add	r3, r1
 8008e56:	e7a5      	b.n	8008da4 <D24_1CH_HTONS_VOL_HP+0x54>
 8008e58:	4663      	mov	r3, ip
 8008e5a:	4645      	mov	r5, r8
 8008e5c:	46dc      	mov	ip, fp
 8008e5e:	9807      	ldr	r0, [sp, #28]
 8008e60:	6141      	str	r1, [r0, #20]
 8008e62:	9906      	ldr	r1, [sp, #24]
 8008e64:	6083      	str	r3, [r0, #8]
 8008e66:	f8c0 c00c 	str.w	ip, [r0, #12]
 8008e6a:	61c6      	str	r6, [r0, #28]
 8008e6c:	6105      	str	r5, [r0, #16]
 8008e6e:	6181      	str	r1, [r0, #24]
 8008e70:	2000      	movs	r0, #0
 8008e72:	b009      	add	sp, #36	; 0x24
 8008e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e78:	4621      	mov	r1, r4
 8008e7a:	e7f0      	b.n	8008e5e <D24_1CH_HTONS_VOL_HP+0x10e>
 8008e7c:	00030001 	.word	0x00030001
 8008e80:	00060007 	.word	0x00060007
 8008e84:	20000000 	.word	0x20000000

08008e88 <D32_1CH_HTONS_VOL_HP>:
 8008e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e8c:	4692      	mov	sl, r2
 8008e8e:	b087      	sub	sp, #28
 8008e90:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008e92:	f8da 3018 	ldr.w	r3, [sl, #24]
 8008e96:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 8008e9a:	9304      	str	r3, [sp, #16]
 8008e9c:	f8da 4010 	ldr.w	r4, [sl, #16]
 8008ea0:	f8da 8014 	ldr.w	r8, [sl, #20]
 8008ea4:	f8da 601c 	ldr.w	r6, [sl, #28]
 8008ea8:	f8da 3008 	ldr.w	r3, [sl, #8]
 8008eac:	f8da e00c 	ldr.w	lr, [sl, #12]
 8008eb0:	9501      	str	r5, [sp, #4]
 8008eb2:	f8da c020 	ldr.w	ip, [sl, #32]
 8008eb6:	2a00      	cmp	r2, #0
 8008eb8:	d07b      	beq.n	8008fb2 <D32_1CH_HTONS_VOL_HP+0x12a>
 8008eba:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008ebe:	4f3e      	ldr	r7, [pc, #248]	; (8008fb8 <D32_1CH_HTONS_VOL_HP+0x130>)
 8008ec0:	f8cd c00c 	str.w	ip, [sp, #12]
 8008ec4:	9202      	str	r2, [sp, #8]
 8008ec6:	460d      	mov	r5, r1
 8008ec8:	46a1      	mov	r9, r4
 8008eca:	4684      	mov	ip, r0
 8008ecc:	f8cd a014 	str.w	sl, [sp, #20]
 8008ed0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008ed4:	ba49      	rev16	r1, r1
 8008ed6:	b2c8      	uxtb	r0, r1
 8008ed8:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8008edc:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8008ee0:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8008ee4:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8008ee8:	0e09      	lsrs	r1, r1, #24
 8008eea:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8008eee:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8008ef2:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8008ef6:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8008efa:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8008efe:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8008f02:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008f06:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8008f0a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008f0e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008f12:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8008f16:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8008f1a:	4a28      	ldr	r2, [pc, #160]	; (8008fbc <D32_1CH_HTONS_VOL_HP+0x134>)
 8008f1c:	fb20 e202 	smlad	r2, r0, r2, lr
 8008f20:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8008f24:	fb2a 2101 	smlad	r1, sl, r1, r2
 8008f28:	4a25      	ldr	r2, [pc, #148]	; (8008fc0 <D32_1CH_HTONS_VOL_HP+0x138>)
 8008f2a:	fb20 3302 	smlad	r3, r0, r2, r3
 8008f2e:	4a25      	ldr	r2, [pc, #148]	; (8008fc4 <D32_1CH_HTONS_VOL_HP+0x13c>)
 8008f30:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8008f34:	2301      	movs	r3, #1
 8008f36:	fb20 f003 	smuad	r0, r0, r3
 8008f3a:	4b23      	ldr	r3, [pc, #140]	; (8008fc8 <D32_1CH_HTONS_VOL_HP+0x140>)
 8008f3c:	fb2a 0303 	smlad	r3, sl, r3, r0
 8008f40:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8008f44:	9c03      	ldr	r4, [sp, #12]
 8008f46:	eb02 0009 	add.w	r0, r2, r9
 8008f4a:	eba0 0008 	sub.w	r0, r0, r8
 8008f4e:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8008f52:	fba0 0104 	umull	r0, r1, r0, r4
 8008f56:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008f5a:	fb04 110b 	mla	r1, r4, fp, r1
 8008f5e:	f141 0100 	adc.w	r1, r1, #0
 8008f62:	9c01      	ldr	r4, [sp, #4]
 8008f64:	0388      	lsls	r0, r1, #14
 8008f66:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008f6a:	f04f 0900 	mov.w	r9, #0
 8008f6e:	fbc0 8904 	smlal	r8, r9, r0, r4
 8008f72:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8008f76:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8008f7a:	f300 000f 	ssat	r0, #16, r0
 8008f7e:	9902      	ldr	r1, [sp, #8]
 8008f80:	f825 0b02 	strh.w	r0, [r5], #2
 8008f84:	428d      	cmp	r5, r1
 8008f86:	4690      	mov	r8, r2
 8008f88:	d1a2      	bne.n	8008ed0 <D32_1CH_HTONS_VOL_HP+0x48>
 8008f8a:	f8dd a014 	ldr.w	sl, [sp, #20]
 8008f8e:	464c      	mov	r4, r9
 8008f90:	f8ca 3008 	str.w	r3, [sl, #8]
 8008f94:	9b04      	ldr	r3, [sp, #16]
 8008f96:	f8ca e00c 	str.w	lr, [sl, #12]
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	f8ca 601c 	str.w	r6, [sl, #28]
 8008fa0:	f8ca 4010 	str.w	r4, [sl, #16]
 8008fa4:	f8ca 2014 	str.w	r2, [sl, #20]
 8008fa8:	f8ca 3018 	str.w	r3, [sl, #24]
 8008fac:	b007      	add	sp, #28
 8008fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb2:	4642      	mov	r2, r8
 8008fb4:	e7ec      	b.n	8008f90 <D32_1CH_HTONS_VOL_HP+0x108>
 8008fb6:	bf00      	nop
 8008fb8:	20000000 	.word	0x20000000
 8008fbc:	00060003 	.word	0x00060003
 8008fc0:	000a000c 	.word	0x000a000c
 8008fc4:	000c000a 	.word	0x000c000a
 8008fc8:	00030006 	.word	0x00030006

08008fcc <D48_1CH_HTONS_VOL_HP>:
 8008fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	461c      	mov	r4, r3
 8008fd4:	b087      	sub	sp, #28
 8008fd6:	4625      	mov	r5, r4
 8008fd8:	4626      	mov	r6, r4
 8008fda:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8008fdc:	9205      	str	r2, [sp, #20]
 8008fde:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008fe0:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8008fe4:	9501      	str	r5, [sp, #4]
 8008fe6:	4680      	mov	r8, r0
 8008fe8:	6a35      	ldr	r5, [r6, #32]
 8008fea:	6918      	ldr	r0, [r3, #16]
 8008fec:	699b      	ldr	r3, [r3, #24]
 8008fee:	9304      	str	r3, [sp, #16]
 8008ff0:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8008ff4:	68a3      	ldr	r3, [r4, #8]
 8008ff6:	9502      	str	r5, [sp, #8]
 8008ff8:	68e4      	ldr	r4, [r4, #12]
 8008ffa:	2a00      	cmp	r2, #0
 8008ffc:	f000 808c 	beq.w	8009118 <D48_1CH_HTONS_VOL_HP+0x14c>
 8009000:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8009004:	4d45      	ldr	r5, [pc, #276]	; (800911c <D48_1CH_HTONS_VOL_HP+0x150>)
 8009006:	9203      	str	r2, [sp, #12]
 8009008:	468c      	mov	ip, r1
 800900a:	e898 0044 	ldmia.w	r8, {r2, r6}
 800900e:	f108 0806 	add.w	r8, r8, #6
 8009012:	ba52      	rev16	r2, r2
 8009014:	ba76      	rev16	r6, r6
 8009016:	b2d7      	uxtb	r7, r2
 8009018:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800901c:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8009020:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8009024:	f3c2 4707 	ubfx	r7, r2, #16, #8
 8009028:	0e12      	lsrs	r2, r2, #24
 800902a:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800902e:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 8009032:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8009036:	fa5f fb86 	uxtb.w	fp, r6
 800903a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800903e:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8009042:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 8009046:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800904a:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800904e:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8009052:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8009056:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800905a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800905e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009062:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 8009066:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800906a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800906e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009072:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8009076:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800907a:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800907e:	4a28      	ldr	r2, [pc, #160]	; (8009120 <D48_1CH_HTONS_VOL_HP+0x154>)
 8009080:	fb2a 4202 	smlad	r2, sl, r2, r4
 8009084:	4927      	ldr	r1, [pc, #156]	; (8009124 <D48_1CH_HTONS_VOL_HP+0x158>)
 8009086:	fb27 2201 	smlad	r2, r7, r1, r2
 800908a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800908e:	fb26 2201 	smlad	r2, r6, r1, r2
 8009092:	4925      	ldr	r1, [pc, #148]	; (8009128 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8009094:	fb2a 3401 	smlad	r4, sl, r1, r3
 8009098:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800909c:	fb27 4403 	smlad	r4, r7, r3, r4
 80090a0:	4b22      	ldr	r3, [pc, #136]	; (800912c <D48_1CH_HTONS_VOL_HP+0x160>)
 80090a2:	fb26 4403 	smlad	r4, r6, r3, r4
 80090a6:	2101      	movs	r1, #1
 80090a8:	fb2a fa01 	smuad	sl, sl, r1
 80090ac:	4b20      	ldr	r3, [pc, #128]	; (8009130 <D48_1CH_HTONS_VOL_HP+0x164>)
 80090ae:	fb27 a703 	smlad	r7, r7, r3, sl
 80090b2:	4b20      	ldr	r3, [pc, #128]	; (8009134 <D48_1CH_HTONS_VOL_HP+0x168>)
 80090b4:	fb26 7303 	smlad	r3, r6, r3, r7
 80090b8:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 80090bc:	9e02      	ldr	r6, [sp, #8]
 80090be:	9f01      	ldr	r7, [sp, #4]
 80090c0:	4410      	add	r0, r2
 80090c2:	eba0 0009 	sub.w	r0, r0, r9
 80090c6:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 80090ca:	fba0 0106 	umull	r0, r1, r0, r6
 80090ce:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80090d2:	fb06 110a 	mla	r1, r6, sl, r1
 80090d6:	f141 0100 	adc.w	r1, r1, #0
 80090da:	0308      	lsls	r0, r1, #12
 80090dc:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80090e0:	f04f 0a00 	mov.w	sl, #0
 80090e4:	fbc0 9a07 	smlal	r9, sl, r0, r7
 80090e8:	4657      	mov	r7, sl
 80090ea:	10b8      	asrs	r0, r7, #2
 80090ec:	f300 000f 	ssat	r0, #16, r0
 80090f0:	f82c 0b02 	strh.w	r0, [ip], #2
 80090f4:	0048      	lsls	r0, r1, #1
 80090f6:	9903      	ldr	r1, [sp, #12]
 80090f8:	458c      	cmp	ip, r1
 80090fa:	4691      	mov	r9, r2
 80090fc:	d185      	bne.n	800900a <D48_1CH_HTONS_VOL_HP+0x3e>
 80090fe:	9d05      	ldr	r5, [sp, #20]
 8009100:	616a      	str	r2, [r5, #20]
 8009102:	9a04      	ldr	r2, [sp, #16]
 8009104:	6128      	str	r0, [r5, #16]
 8009106:	2000      	movs	r0, #0
 8009108:	60ab      	str	r3, [r5, #8]
 800910a:	60ec      	str	r4, [r5, #12]
 800910c:	f8c5 e01c 	str.w	lr, [r5, #28]
 8009110:	61aa      	str	r2, [r5, #24]
 8009112:	b007      	add	sp, #28
 8009114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009118:	464a      	mov	r2, r9
 800911a:	e7f0      	b.n	80090fe <D48_1CH_HTONS_VOL_HP+0x132>
 800911c:	20000000 	.word	0x20000000
 8009120:	000f000a 	.word	0x000f000a
 8009124:	00060003 	.word	0x00060003
 8009128:	00150019 	.word	0x00150019
 800912c:	00190015 	.word	0x00190015
 8009130:	00030006 	.word	0x00030006
 8009134:	000a000f 	.word	0x000a000f

08009138 <D64_1CH_HTONS_VOL_HP>:
 8009138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	b089      	sub	sp, #36	; 0x24
 800913e:	4614      	mov	r4, r2
 8009140:	9207      	str	r2, [sp, #28]
 8009142:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009144:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8009148:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800914c:	6992      	ldr	r2, [r2, #24]
 800914e:	9206      	str	r2, [sp, #24]
 8009150:	68e2      	ldr	r2, [r4, #12]
 8009152:	9201      	str	r2, [sp, #4]
 8009154:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009156:	9203      	str	r2, [sp, #12]
 8009158:	6a22      	ldr	r2, [r4, #32]
 800915a:	69e5      	ldr	r5, [r4, #28]
 800915c:	68a6      	ldr	r6, [r4, #8]
 800915e:	9204      	str	r2, [sp, #16]
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 80b0 	beq.w	80092c6 <D64_1CH_HTONS_VOL_HP+0x18e>
 8009166:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800916a:	4f58      	ldr	r7, [pc, #352]	; (80092cc <D64_1CH_HTONS_VOL_HP+0x194>)
 800916c:	9305      	str	r3, [sp, #20]
 800916e:	9102      	str	r1, [sp, #8]
 8009170:	f850 2b08 	ldr.w	r2, [r0], #8
 8009174:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009178:	ba52      	rev16	r2, r2
 800917a:	fa93 f993 	rev16.w	r9, r3
 800917e:	b2d4      	uxtb	r4, r2
 8009180:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8009184:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8009188:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800918c:	9901      	ldr	r1, [sp, #4]
 800918e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009192:	0e12      	lsrs	r2, r2, #24
 8009194:	44ab      	add	fp, r5
 8009196:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800919a:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800919e:	fa5f f289 	uxtb.w	r2, r9
 80091a2:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 80091a6:	f3c9 2307 	ubfx	r3, r9, #8, #8
 80091aa:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 80091ae:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80091b2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80091b6:	f3c9 4507 	ubfx	r5, r9, #16, #8
 80091ba:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 80091be:	ea4f 6919 	mov.w	r9, r9, lsr #24
 80091c2:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80091c6:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 80091ca:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 80091ce:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 80091d2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80091d6:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 80091da:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80091de:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80091e2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80091e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091ea:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80091ee:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 80091f2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80091f6:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 80091fa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80091fe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8009202:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8009206:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800920a:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800920e:	4b30      	ldr	r3, [pc, #192]	; (80092d0 <D64_1CH_HTONS_VOL_HP+0x198>)
 8009210:	fb2b 1303 	smlad	r3, fp, r3, r1
 8009214:	492f      	ldr	r1, [pc, #188]	; (80092d4 <D64_1CH_HTONS_VOL_HP+0x19c>)
 8009216:	fb24 3301 	smlad	r3, r4, r1, r3
 800921a:	492f      	ldr	r1, [pc, #188]	; (80092d8 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800921c:	fb22 3301 	smlad	r3, r2, r1, r3
 8009220:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8009224:	fb2e 390a 	smlad	r9, lr, sl, r3
 8009228:	4b2c      	ldr	r3, [pc, #176]	; (80092dc <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800922a:	fb2b 6603 	smlad	r6, fp, r3, r6
 800922e:	fb2e 6613 	smladx	r6, lr, r3, r6
 8009232:	4b2b      	ldr	r3, [pc, #172]	; (80092e0 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 8009234:	fb24 6603 	smlad	r6, r4, r3, r6
 8009238:	fb22 6313 	smladx	r3, r2, r3, r6
 800923c:	f04f 0a01 	mov.w	sl, #1
 8009240:	9301      	str	r3, [sp, #4]
 8009242:	fb2b fb0a 	smuad	fp, fp, sl
 8009246:	4b27      	ldr	r3, [pc, #156]	; (80092e4 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8009248:	fb24 ba03 	smlad	sl, r4, r3, fp
 800924c:	4b26      	ldr	r3, [pc, #152]	; (80092e8 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800924e:	fb22 a203 	smlad	r2, r2, r3, sl
 8009252:	4b26      	ldr	r3, [pc, #152]	; (80092ec <D64_1CH_HTONS_VOL_HP+0x1b4>)
 8009254:	fb2e 2603 	smlad	r6, lr, r3, r2
 8009258:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800925c:	eb0a 020c 	add.w	r2, sl, ip
 8009260:	9c04      	ldr	r4, [sp, #16]
 8009262:	9903      	ldr	r1, [sp, #12]
 8009264:	eba2 0208 	sub.w	r2, r2, r8
 8009268:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800926c:	fba2 2304 	umull	r2, r3, r2, r4
 8009270:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009274:	fb04 3309 	mla	r3, r4, r9, r3
 8009278:	f143 0300 	adc.w	r3, r3, #0
 800927c:	02da      	lsls	r2, r3, #11
 800927e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009282:	f04f 0900 	mov.w	r9, #0
 8009286:	fbc1 8902 	smlal	r8, r9, r1, r2
 800928a:	9902      	ldr	r1, [sp, #8]
 800928c:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8009290:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009294:	f302 020f 	ssat	r2, #16, r2
 8009298:	9b05      	ldr	r3, [sp, #20]
 800929a:	f821 2b02 	strh.w	r2, [r1], #2
 800929e:	4299      	cmp	r1, r3
 80092a0:	9102      	str	r1, [sp, #8]
 80092a2:	46d0      	mov	r8, sl
 80092a4:	f47f af64 	bne.w	8009170 <D64_1CH_HTONS_VOL_HP+0x38>
 80092a8:	9a07      	ldr	r2, [sp, #28]
 80092aa:	9901      	ldr	r1, [sp, #4]
 80092ac:	60d1      	str	r1, [r2, #12]
 80092ae:	9906      	ldr	r1, [sp, #24]
 80092b0:	6096      	str	r6, [r2, #8]
 80092b2:	2000      	movs	r0, #0
 80092b4:	61d5      	str	r5, [r2, #28]
 80092b6:	f8c2 c010 	str.w	ip, [r2, #16]
 80092ba:	f8c2 a014 	str.w	sl, [r2, #20]
 80092be:	6191      	str	r1, [r2, #24]
 80092c0:	b009      	add	sp, #36	; 0x24
 80092c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c6:	46c2      	mov	sl, r8
 80092c8:	4622      	mov	r2, r4
 80092ca:	e7ee      	b.n	80092aa <D64_1CH_HTONS_VOL_HP+0x172>
 80092cc:	20000000 	.word	0x20000000
 80092d0:	001c0015 	.word	0x001c0015
 80092d4:	000f000a 	.word	0x000f000a
 80092d8:	00060003 	.word	0x00060003
 80092dc:	0024002a 	.word	0x0024002a
 80092e0:	002e0030 	.word	0x002e0030
 80092e4:	00030006 	.word	0x00030006
 80092e8:	000a000f 	.word	0x000a000f
 80092ec:	0015001c 	.word	0x0015001c

080092f0 <D80_1CH_HTONS_VOL_HP>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	4613      	mov	r3, r2
 80092f6:	b089      	sub	sp, #36	; 0x24
 80092f8:	4686      	mov	lr, r0
 80092fa:	6918      	ldr	r0, [r3, #16]
 80092fc:	9000      	str	r0, [sp, #0]
 80092fe:	4618      	mov	r0, r3
 8009300:	461c      	mov	r4, r3
 8009302:	695b      	ldr	r3, [r3, #20]
 8009304:	9302      	str	r3, [sp, #8]
 8009306:	6983      	ldr	r3, [r0, #24]
 8009308:	9306      	str	r3, [sp, #24]
 800930a:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800930e:	69c3      	ldr	r3, [r0, #28]
 8009310:	68c0      	ldr	r0, [r0, #12]
 8009312:	9207      	str	r2, [sp, #28]
 8009314:	9001      	str	r0, [sp, #4]
 8009316:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8009318:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800931a:	9003      	str	r0, [sp, #12]
 800931c:	6a20      	ldr	r0, [r4, #32]
 800931e:	9004      	str	r0, [sp, #16]
 8009320:	2a00      	cmp	r2, #0
 8009322:	f000 80d2 	beq.w	80094ca <D80_1CH_HTONS_VOL_HP+0x1da>
 8009326:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800932a:	4869      	ldr	r0, [pc, #420]	; (80094d0 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800932c:	9205      	str	r2, [sp, #20]
 800932e:	461c      	mov	r4, r3
 8009330:	f8de 5000 	ldr.w	r5, [lr]
 8009334:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009338:	f8de 3008 	ldr.w	r3, [lr, #8]
 800933c:	f10e 0e0a 	add.w	lr, lr, #10
 8009340:	ba6d      	rev16	r5, r5
 8009342:	ba52      	rev16	r2, r2
 8009344:	fa93 fb93 	rev16.w	fp, r3
 8009348:	b2ee      	uxtb	r6, r5
 800934a:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800934e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8009352:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009356:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800935a:	eb04 0a07 	add.w	sl, r4, r7
 800935e:	0e2d      	lsrs	r5, r5, #24
 8009360:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8009364:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8009368:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800936c:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8009370:	b2d5      	uxtb	r5, r2
 8009372:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8009376:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800937a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800937e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009382:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8009386:	0e12      	lsrs	r2, r2, #24
 8009388:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800938c:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8009390:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8009394:	fa5f f48b 	uxtb.w	r4, fp
 8009398:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800939c:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 80093a0:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80093a4:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 80093a8:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 80093ac:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80093b0:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 80093b4:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 80093b8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80093bc:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80093c0:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80093c4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80093c8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80093cc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80093d0:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 80093d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093d8:	f3cb 0609 	ubfx	r6, fp, #0, #10
 80093dc:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80093e0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80093e4:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80093e8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80093ec:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 80093f0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80093f4:	ea4f 249b 	mov.w	r4, fp, lsr #10
 80093f8:	4d36      	ldr	r5, [pc, #216]	; (80094d4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80093fa:	9f01      	ldr	r7, [sp, #4]
 80093fc:	fb23 7505 	smlad	r5, r3, r5, r7
 8009400:	4f35      	ldr	r7, [pc, #212]	; (80094d8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8009402:	fb29 5507 	smlad	r5, r9, r7, r5
 8009406:	4f35      	ldr	r7, [pc, #212]	; (80094dc <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8009408:	fb28 5507 	smlad	r5, r8, r7, r5
 800940c:	4f34      	ldr	r7, [pc, #208]	; (80094e0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800940e:	fb22 5507 	smlad	r5, r2, r7, r5
 8009412:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8009416:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800941a:	4d32      	ldr	r5, [pc, #200]	; (80094e4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800941c:	fb23 cc05 	smlad	ip, r3, r5, ip
 8009420:	4d31      	ldr	r5, [pc, #196]	; (80094e8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8009422:	fb29 cc05 	smlad	ip, r9, r5, ip
 8009426:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800942a:	fb28 c505 	smlad	r5, r8, r5, ip
 800942e:	4f2f      	ldr	r7, [pc, #188]	; (80094ec <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8009430:	fb22 5507 	smlad	r5, r2, r7, r5
 8009434:	4f2e      	ldr	r7, [pc, #184]	; (80094f0 <D80_1CH_HTONS_VOL_HP+0x200>)
 8009436:	fb26 5507 	smlad	r5, r6, r7, r5
 800943a:	f04f 0a01 	mov.w	sl, #1
 800943e:	9501      	str	r5, [sp, #4]
 8009440:	fb23 fa0a 	smuad	sl, r3, sl
 8009444:	4b2b      	ldr	r3, [pc, #172]	; (80094f4 <D80_1CH_HTONS_VOL_HP+0x204>)
 8009446:	fb29 a903 	smlad	r9, r9, r3, sl
 800944a:	4d2b      	ldr	r5, [pc, #172]	; (80094f8 <D80_1CH_HTONS_VOL_HP+0x208>)
 800944c:	fb28 9805 	smlad	r8, r8, r5, r9
 8009450:	4d2a      	ldr	r5, [pc, #168]	; (80094fc <D80_1CH_HTONS_VOL_HP+0x20c>)
 8009452:	fb22 8205 	smlad	r2, r2, r5, r8
 8009456:	4b2a      	ldr	r3, [pc, #168]	; (8009500 <D80_1CH_HTONS_VOL_HP+0x210>)
 8009458:	fb26 2c03 	smlad	ip, r6, r3, r2
 800945c:	9b00      	ldr	r3, [sp, #0]
 800945e:	9d04      	ldr	r5, [sp, #16]
 8009460:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 8009464:	4453      	add	r3, sl
 8009466:	461a      	mov	r2, r3
 8009468:	9b02      	ldr	r3, [sp, #8]
 800946a:	f8cd a008 	str.w	sl, [sp, #8]
 800946e:	1ad2      	subs	r2, r2, r3
 8009470:	17d7      	asrs	r7, r2, #31
 8009472:	fba2 2305 	umull	r2, r3, r2, r5
 8009476:	fb05 3307 	mla	r3, r5, r7, r3
 800947a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800947e:	f143 0300 	adc.w	r3, r3, #0
 8009482:	9d03      	ldr	r5, [sp, #12]
 8009484:	029a      	lsls	r2, r3, #10
 8009486:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800948a:	2700      	movs	r7, #0
 800948c:	005b      	lsls	r3, r3, #1
 800948e:	fbc5 6702 	smlal	r6, r7, r5, r2
 8009492:	10ba      	asrs	r2, r7, #2
 8009494:	9300      	str	r3, [sp, #0]
 8009496:	f302 020f 	ssat	r2, #16, r2
 800949a:	9b05      	ldr	r3, [sp, #20]
 800949c:	f821 2b02 	strh.w	r2, [r1], #2
 80094a0:	4299      	cmp	r1, r3
 80094a2:	f47f af45 	bne.w	8009330 <D80_1CH_HTONS_VOL_HP+0x40>
 80094a6:	4623      	mov	r3, r4
 80094a8:	9907      	ldr	r1, [sp, #28]
 80094aa:	9801      	ldr	r0, [sp, #4]
 80094ac:	60c8      	str	r0, [r1, #12]
 80094ae:	9a00      	ldr	r2, [sp, #0]
 80094b0:	f8c1 c008 	str.w	ip, [r1, #8]
 80094b4:	4608      	mov	r0, r1
 80094b6:	61cb      	str	r3, [r1, #28]
 80094b8:	610a      	str	r2, [r1, #16]
 80094ba:	f8c1 a014 	str.w	sl, [r1, #20]
 80094be:	9906      	ldr	r1, [sp, #24]
 80094c0:	6181      	str	r1, [r0, #24]
 80094c2:	2000      	movs	r0, #0
 80094c4:	b009      	add	sp, #36	; 0x24
 80094c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ca:	f8dd a008 	ldr.w	sl, [sp, #8]
 80094ce:	e7eb      	b.n	80094a8 <D80_1CH_HTONS_VOL_HP+0x1b8>
 80094d0:	20000000 	.word	0x20000000
 80094d4:	002d0024 	.word	0x002d0024
 80094d8:	001c0015 	.word	0x001c0015
 80094dc:	000f000a 	.word	0x000f000a
 80094e0:	00060003 	.word	0x00060003
 80094e4:	0037003f 	.word	0x0037003f
 80094e8:	00450049 	.word	0x00450049
 80094ec:	00490045 	.word	0x00490045
 80094f0:	003f0037 	.word	0x003f0037
 80094f4:	00030006 	.word	0x00030006
 80094f8:	000a000f 	.word	0x000a000f
 80094fc:	0015001c 	.word	0x0015001c
 8009500:	0024002d 	.word	0x0024002d

08009504 <D128_1CH_HTONS_VOL_HP>:
 8009504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	b093      	sub	sp, #76	; 0x4c
 800950a:	4614      	mov	r4, r2
 800950c:	9211      	str	r2, [sp, #68]	; 0x44
 800950e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009510:	6912      	ldr	r2, [r2, #16]
 8009512:	9203      	str	r2, [sp, #12]
 8009514:	4622      	mov	r2, r4
 8009516:	4615      	mov	r5, r2
 8009518:	6964      	ldr	r4, [r4, #20]
 800951a:	9406      	str	r4, [sp, #24]
 800951c:	4614      	mov	r4, r2
 800951e:	6992      	ldr	r2, [r2, #24]
 8009520:	9210      	str	r2, [sp, #64]	; 0x40
 8009522:	68ea      	ldr	r2, [r5, #12]
 8009524:	9204      	str	r2, [sp, #16]
 8009526:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8009528:	69e6      	ldr	r6, [r4, #28]
 800952a:	920d      	str	r2, [sp, #52]	; 0x34
 800952c:	68a4      	ldr	r4, [r4, #8]
 800952e:	6a2a      	ldr	r2, [r5, #32]
 8009530:	9405      	str	r4, [sp, #20]
 8009532:	920e      	str	r2, [sp, #56]	; 0x38
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 8145 	beq.w	80097c4 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800953a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800953e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009540:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8009820 <D128_1CH_HTONS_VOL_HP+0x31c>
 8009544:	9107      	str	r1, [sp, #28]
 8009546:	f100 0310 	add.w	r3, r0, #16
 800954a:	4699      	mov	r9, r3
 800954c:	f1a9 0110 	sub.w	r1, r9, #16
 8009550:	c90e      	ldmia	r1, {r1, r2, r3}
 8009552:	f859 0c04 	ldr.w	r0, [r9, #-4]
 8009556:	ba49      	rev16	r1, r1
 8009558:	ba52      	rev16	r2, r2
 800955a:	ba5b      	rev16	r3, r3
 800955c:	fa90 fa90 	rev16.w	sl, r0
 8009560:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8009564:	b2cc      	uxtb	r4, r1
 8009566:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800956a:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800956e:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8009572:	0e09      	lsrs	r1, r1, #24
 8009574:	4426      	add	r6, r4
 8009576:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800957a:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800957e:	b2d0      	uxtb	r0, r2
 8009580:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8009584:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8009588:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800958c:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8009590:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8009594:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8009598:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800959c:	0e12      	lsrs	r2, r2, #24
 800959e:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 80095a2:	9701      	str	r7, [sp, #4]
 80095a4:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 80095a8:	4627      	mov	r7, r4
 80095aa:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 80095ae:	9702      	str	r7, [sp, #8]
 80095b0:	b2da      	uxtb	r2, r3
 80095b2:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 80095b6:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 80095ba:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 80095be:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80095c2:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 80095c6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80095ca:	f3c3 4007 	ubfx	r0, r3, #16, #8
 80095ce:	0e1b      	lsrs	r3, r3, #24
 80095d0:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 80095d4:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 80095d8:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 80095dc:	fa5f f38a 	uxtb.w	r3, sl
 80095e0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80095e4:	960a      	str	r6, [sp, #40]	; 0x28
 80095e6:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80095ea:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80095ee:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80095f2:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80095f6:	950b      	str	r5, [sp, #44]	; 0x2c
 80095f8:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80095fc:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009600:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8009604:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8009608:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800960c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009610:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8009614:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009618:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800961c:	9308      	str	r3, [sp, #32]
 800961e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009622:	9b01      	ldr	r3, [sp, #4]
 8009624:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009628:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800962c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009630:	9b02      	ldr	r3, [sp, #8]
 8009632:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009636:	9302      	str	r3, [sp, #8]
 8009638:	9b08      	ldr	r3, [sp, #32]
 800963a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800963e:	9308      	str	r3, [sp, #32]
 8009640:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009642:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009646:	950c      	str	r5, [sp, #48]	; 0x30
 8009648:	461d      	mov	r5, r3
 800964a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800964c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009650:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009654:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8009658:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800965c:	9301      	str	r3, [sp, #4]
 800965e:	9b02      	ldr	r3, [sp, #8]
 8009660:	9202      	str	r2, [sp, #8]
 8009662:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009664:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009666:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800966a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800966e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8009672:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009676:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800967a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800967e:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8009682:	9b08      	ldr	r3, [sp, #32]
 8009684:	9f01      	ldr	r7, [sp, #4]
 8009686:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800968a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800968e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009692:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009696:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800969a:	46be      	mov	lr, r7
 800969c:	0a96      	lsrs	r6, r2, #10
 800969e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 80096a2:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 80096a6:	4f49      	ldr	r7, [pc, #292]	; (80097cc <D128_1CH_HTONS_VOL_HP+0x2c8>)
 80096a8:	9a04      	ldr	r2, [sp, #16]
 80096aa:	fb2e 2e07 	smlad	lr, lr, r7, r2
 80096ae:	4a48      	ldr	r2, [pc, #288]	; (80097d0 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 80096b0:	fb2a ee02 	smlad	lr, sl, r2, lr
 80096b4:	4a47      	ldr	r2, [pc, #284]	; (80097d4 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 80096b6:	fb21 ee02 	smlad	lr, r1, r2, lr
 80096ba:	4a47      	ldr	r2, [pc, #284]	; (80097d8 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 80096bc:	fb24 ee02 	smlad	lr, r4, r2, lr
 80096c0:	4a46      	ldr	r2, [pc, #280]	; (80097dc <D128_1CH_HTONS_VOL_HP+0x2d8>)
 80096c2:	9f02      	ldr	r7, [sp, #8]
 80096c4:	fb27 ee02 	smlad	lr, r7, r2, lr
 80096c8:	4a45      	ldr	r2, [pc, #276]	; (80097e0 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 80096ca:	fb20 ee02 	smlad	lr, r0, r2, lr
 80096ce:	4a45      	ldr	r2, [pc, #276]	; (80097e4 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 80096d0:	fb23 e702 	smlad	r7, r3, r2, lr
 80096d4:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 80096d8:	fb25 7e0e 	smlad	lr, r5, lr, r7
 80096dc:	9f01      	ldr	r7, [sp, #4]
 80096de:	4a42      	ldr	r2, [pc, #264]	; (80097e8 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 80096e0:	46bc      	mov	ip, r7
 80096e2:	9f05      	ldr	r7, [sp, #20]
 80096e4:	fb2c 7c02 	smlad	ip, ip, r2, r7
 80096e8:	4a40      	ldr	r2, [pc, #256]	; (80097ec <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80096ea:	fb2a cc02 	smlad	ip, sl, r2, ip
 80096ee:	4f40      	ldr	r7, [pc, #256]	; (80097f0 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 80096f0:	fb21 cc07 	smlad	ip, r1, r7, ip
 80096f4:	4f3f      	ldr	r7, [pc, #252]	; (80097f4 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 80096f6:	fb24 cc07 	smlad	ip, r4, r7, ip
 80096fa:	4f3f      	ldr	r7, [pc, #252]	; (80097f8 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 80096fc:	9a02      	ldr	r2, [sp, #8]
 80096fe:	fb22 cc07 	smlad	ip, r2, r7, ip
 8009702:	4f3e      	ldr	r7, [pc, #248]	; (80097fc <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8009704:	fb20 cc07 	smlad	ip, r0, r7, ip
 8009708:	4f3d      	ldr	r7, [pc, #244]	; (8009800 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800970a:	fb23 c707 	smlad	r7, r3, r7, ip
 800970e:	f8df c114 	ldr.w	ip, [pc, #276]	; 8009824 <D128_1CH_HTONS_VOL_HP+0x320>
 8009712:	fb25 720c 	smlad	r2, r5, ip, r7
 8009716:	f04f 0b01 	mov.w	fp, #1
 800971a:	9204      	str	r2, [sp, #16]
 800971c:	9f01      	ldr	r7, [sp, #4]
 800971e:	fb27 fb0b 	smuad	fp, r7, fp
 8009722:	4f38      	ldr	r7, [pc, #224]	; (8009804 <D128_1CH_HTONS_VOL_HP+0x300>)
 8009724:	fb2a ba07 	smlad	sl, sl, r7, fp
 8009728:	4f37      	ldr	r7, [pc, #220]	; (8009808 <D128_1CH_HTONS_VOL_HP+0x304>)
 800972a:	fb21 aa07 	smlad	sl, r1, r7, sl
 800972e:	4f37      	ldr	r7, [pc, #220]	; (800980c <D128_1CH_HTONS_VOL_HP+0x308>)
 8009730:	fb24 aa07 	smlad	sl, r4, r7, sl
 8009734:	4f36      	ldr	r7, [pc, #216]	; (8009810 <D128_1CH_HTONS_VOL_HP+0x30c>)
 8009736:	9a02      	ldr	r2, [sp, #8]
 8009738:	fb22 a707 	smlad	r7, r2, r7, sl
 800973c:	4a35      	ldr	r2, [pc, #212]	; (8009814 <D128_1CH_HTONS_VOL_HP+0x310>)
 800973e:	fb20 7702 	smlad	r7, r0, r2, r7
 8009742:	4a35      	ldr	r2, [pc, #212]	; (8009818 <D128_1CH_HTONS_VOL_HP+0x314>)
 8009744:	fb23 7702 	smlad	r7, r3, r2, r7
 8009748:	4b34      	ldr	r3, [pc, #208]	; (800981c <D128_1CH_HTONS_VOL_HP+0x318>)
 800974a:	fb25 7303 	smlad	r3, r5, r3, r7
 800974e:	9305      	str	r3, [sp, #20]
 8009750:	9b03      	ldr	r3, [sp, #12]
 8009752:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8009754:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8009758:	4473      	add	r3, lr
 800975a:	461a      	mov	r2, r3
 800975c:	9b06      	ldr	r3, [sp, #24]
 800975e:	f8cd e018 	str.w	lr, [sp, #24]
 8009762:	1ad2      	subs	r2, r2, r3
 8009764:	17d1      	asrs	r1, r2, #31
 8009766:	fba2 2304 	umull	r2, r3, r2, r4
 800976a:	fb04 3301 	mla	r3, r4, r1, r3
 800976e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009772:	f143 0300 	adc.w	r3, r3, #0
 8009776:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009778:	021a      	lsls	r2, r3, #8
 800977a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800977e:	2100      	movs	r1, #0
 8009780:	fbc4 0102 	smlal	r0, r1, r4, r2
 8009784:	108a      	asrs	r2, r1, #2
 8009786:	9907      	ldr	r1, [sp, #28]
 8009788:	f302 020f 	ssat	r2, #16, r2
 800978c:	005b      	lsls	r3, r3, #1
 800978e:	f821 2b02 	strh.w	r2, [r1], #2
 8009792:	9303      	str	r3, [sp, #12]
 8009794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009796:	9107      	str	r1, [sp, #28]
 8009798:	4299      	cmp	r1, r3
 800979a:	f109 0910 	add.w	r9, r9, #16
 800979e:	f47f aed5 	bne.w	800954c <D128_1CH_HTONS_VOL_HP+0x48>
 80097a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80097a4:	9905      	ldr	r1, [sp, #20]
 80097a6:	6091      	str	r1, [r2, #8]
 80097a8:	9904      	ldr	r1, [sp, #16]
 80097aa:	60d1      	str	r1, [r2, #12]
 80097ac:	4613      	mov	r3, r2
 80097ae:	61d6      	str	r6, [r2, #28]
 80097b0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80097b2:	9a03      	ldr	r2, [sp, #12]
 80097b4:	611a      	str	r2, [r3, #16]
 80097b6:	2000      	movs	r0, #0
 80097b8:	f8c3 e014 	str.w	lr, [r3, #20]
 80097bc:	6199      	str	r1, [r3, #24]
 80097be:	b013      	add	sp, #76	; 0x4c
 80097c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c4:	f8dd e018 	ldr.w	lr, [sp, #24]
 80097c8:	e7eb      	b.n	80097a2 <D128_1CH_HTONS_VOL_HP+0x29e>
 80097ca:	bf00      	nop
 80097cc:	00780069 	.word	0x00780069
 80097d0:	005b004e 	.word	0x005b004e
 80097d4:	00420037 	.word	0x00420037
 80097d8:	002d0024 	.word	0x002d0024
 80097dc:	001c0015 	.word	0x001c0015
 80097e0:	000f000a 	.word	0x000f000a
 80097e4:	00060003 	.word	0x00060003
 80097e8:	00880096 	.word	0x00880096
 80097ec:	00a200ac 	.word	0x00a200ac
 80097f0:	00b400ba 	.word	0x00b400ba
 80097f4:	00be00c0 	.word	0x00be00c0
 80097f8:	00c000be 	.word	0x00c000be
 80097fc:	00ba00b4 	.word	0x00ba00b4
 8009800:	00ac00a2 	.word	0x00ac00a2
 8009804:	00030006 	.word	0x00030006
 8009808:	000a000f 	.word	0x000a000f
 800980c:	0015001c 	.word	0x0015001c
 8009810:	0024002d 	.word	0x0024002d
 8009814:	00370042 	.word	0x00370042
 8009818:	004e005b 	.word	0x004e005b
 800981c:	00690078 	.word	0x00690078
 8009820:	20000000 	.word	0x20000000
 8009824:	00960088 	.word	0x00960088

08009828 <PDM_Filter_Init>:
 8009828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982a:	2240      	movs	r2, #64	; 0x40
 800982c:	4604      	mov	r4, r0
 800982e:	2100      	movs	r1, #0
 8009830:	300c      	adds	r0, #12
 8009832:	f000 f9b3 	bl	8009b9c <memset>
 8009836:	493b      	ldr	r1, [pc, #236]	; (8009924 <PDM_Filter_Init+0xfc>)
 8009838:	483b      	ldr	r0, [pc, #236]	; (8009928 <PDM_Filter_Init+0x100>)
 800983a:	f000 f971 	bl	8009b20 <CRC_Lock>
 800983e:	8822      	ldrh	r2, [r4, #0]
 8009840:	8963      	ldrh	r3, [r4, #10]
 8009842:	4938      	ldr	r1, [pc, #224]	; (8009924 <PDM_Filter_Init+0xfc>)
 8009844:	8925      	ldrh	r5, [r4, #8]
 8009846:	86a3      	strh	r3, [r4, #52]	; 0x34
 8009848:	2801      	cmp	r0, #1
 800984a:	f04f 0300 	mov.w	r3, #0
 800984e:	bf18      	it	ne
 8009850:	2100      	movne	r1, #0
 8009852:	2a01      	cmp	r2, #1
 8009854:	6461      	str	r1, [r4, #68]	; 0x44
 8009856:	86e5      	strh	r5, [r4, #54]	; 0x36
 8009858:	61a3      	str	r3, [r4, #24]
 800985a:	6123      	str	r3, [r4, #16]
 800985c:	6163      	str	r3, [r4, #20]
 800985e:	60e3      	str	r3, [r4, #12]
 8009860:	6263      	str	r3, [r4, #36]	; 0x24
 8009862:	61e3      	str	r3, [r4, #28]
 8009864:	6223      	str	r3, [r4, #32]
 8009866:	6423      	str	r3, [r4, #64]	; 0x40
 8009868:	d918      	bls.n	800989c <PDM_Filter_Init+0x74>
 800986a:	2003      	movs	r0, #3
 800986c:	2302      	movs	r3, #2
 800986e:	8862      	ldrh	r2, [r4, #2]
 8009870:	2a01      	cmp	r2, #1
 8009872:	d91d      	bls.n	80098b0 <PDM_Filter_Init+0x88>
 8009874:	2140      	movs	r1, #64	; 0x40
 8009876:	2300      	movs	r3, #0
 8009878:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800987a:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800987e:	6862      	ldr	r2, [r4, #4]
 8009880:	bf04      	itt	eq
 8009882:	6421      	streq	r1, [r4, #64]	; 0x40
 8009884:	460b      	moveq	r3, r1
 8009886:	b11a      	cbz	r2, 8009890 <PDM_Filter_Init+0x68>
 8009888:	f043 0310 	orr.w	r3, r3, #16
 800988c:	6423      	str	r3, [r4, #64]	; 0x40
 800988e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8009890:	2200      	movs	r2, #0
 8009892:	8722      	strh	r2, [r4, #56]	; 0x38
 8009894:	b908      	cbnz	r0, 800989a <PDM_Filter_Init+0x72>
 8009896:	3380      	adds	r3, #128	; 0x80
 8009898:	6423      	str	r3, [r4, #64]	; 0x40
 800989a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800989c:	4d23      	ldr	r5, [pc, #140]	; (800992c <PDM_Filter_Init+0x104>)
 800989e:	d010      	beq.n	80098c2 <PDM_Filter_Init+0x9a>
 80098a0:	782a      	ldrb	r2, [r5, #0]
 80098a2:	2a01      	cmp	r2, #1
 80098a4:	d027      	beq.n	80098f6 <PDM_Filter_Init+0xce>
 80098a6:	8862      	ldrh	r2, [r4, #2]
 80098a8:	2a01      	cmp	r2, #1
 80098aa:	f04f 0001 	mov.w	r0, #1
 80098ae:	d8e1      	bhi.n	8009874 <PDM_Filter_Init+0x4c>
 80098b0:	d001      	beq.n	80098b6 <PDM_Filter_Init+0x8e>
 80098b2:	4618      	mov	r0, r3
 80098b4:	e7de      	b.n	8009874 <PDM_Filter_Init+0x4c>
 80098b6:	2220      	movs	r2, #32
 80098b8:	4618      	mov	r0, r3
 80098ba:	6422      	str	r2, [r4, #64]	; 0x40
 80098bc:	4613      	mov	r3, r2
 80098be:	2160      	movs	r1, #96	; 0x60
 80098c0:	e7da      	b.n	8009878 <PDM_Filter_Init+0x50>
 80098c2:	7829      	ldrb	r1, [r5, #0]
 80098c4:	2900      	cmp	r1, #0
 80098c6:	d1ee      	bne.n	80098a6 <PDM_Filter_Init+0x7e>
 80098c8:	4919      	ldr	r1, [pc, #100]	; (8009930 <PDM_Filter_Init+0x108>)
 80098ca:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8009938 <PDM_Filter_Init+0x110>
 80098ce:	4f19      	ldr	r7, [pc, #100]	; (8009934 <PDM_Filter_Init+0x10c>)
 80098d0:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80098d4:	684a      	ldr	r2, [r1, #4]
 80098d6:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80098da:	ea02 0007 	and.w	r0, r2, r7
 80098de:	4303      	orrs	r3, r0
 80098e0:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80098e4:	4413      	add	r3, r2
 80098e6:	f841 3f04 	str.w	r3, [r1, #4]!
 80098ea:	428e      	cmp	r6, r1
 80098ec:	d1f2      	bne.n	80098d4 <PDM_Filter_Init+0xac>
 80098ee:	2001      	movs	r0, #1
 80098f0:	7028      	strb	r0, [r5, #0]
 80098f2:	2300      	movs	r3, #0
 80098f4:	e7bb      	b.n	800986e <PDM_Filter_Init+0x46>
 80098f6:	490e      	ldr	r1, [pc, #56]	; (8009930 <PDM_Filter_Init+0x108>)
 80098f8:	f8df e03c 	ldr.w	lr, [pc, #60]	; 8009938 <PDM_Filter_Init+0x110>
 80098fc:	4f0d      	ldr	r7, [pc, #52]	; (8009934 <PDM_Filter_Init+0x10c>)
 80098fe:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 8009902:	684a      	ldr	r2, [r1, #4]
 8009904:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 8009908:	ea02 0007 	and.w	r0, r2, r7
 800990c:	4303      	orrs	r3, r0
 800990e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8009912:	4413      	add	r3, r2
 8009914:	f841 3f04 	str.w	r3, [r1, #4]!
 8009918:	428e      	cmp	r6, r1
 800991a:	d1f2      	bne.n	8009902 <PDM_Filter_Init+0xda>
 800991c:	2300      	movs	r3, #0
 800991e:	702b      	strb	r3, [r5, #0]
 8009920:	e7c1      	b.n	80098a6 <PDM_Filter_Init+0x7e>
 8009922:	bf00      	nop
 8009924:	b5e8b5cd 	.word	0xb5e8b5cd
 8009928:	f407a5c2 	.word	0xf407a5c2
 800992c:	200004d4 	.word	0x200004d4
 8009930:	1ffffffc 	.word	0x1ffffffc
 8009934:	000ffc00 	.word	0x000ffc00
 8009938:	3ff00000 	.word	0x3ff00000

0800993c <PDM_Filter_setConfig>:
 800993c:	4b66      	ldr	r3, [pc, #408]	; (8009ad8 <PDM_Filter_setConfig+0x19c>)
 800993e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009940:	429a      	cmp	r2, r3
 8009942:	d001      	beq.n	8009948 <PDM_Filter_setConfig+0xc>
 8009944:	2004      	movs	r0, #4
 8009946:	4770      	bx	lr
 8009948:	b530      	push	{r4, r5, lr}
 800994a:	880a      	ldrh	r2, [r1, #0]
 800994c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800994e:	ed2d 8b04 	vpush	{d8-d9}
 8009952:	4604      	mov	r4, r0
 8009954:	460d      	mov	r5, r1
 8009956:	1e51      	subs	r1, r2, #1
 8009958:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800995c:	2906      	cmp	r1, #6
 800995e:	b083      	sub	sp, #12
 8009960:	6420      	str	r0, [r4, #64]	; 0x40
 8009962:	d91a      	bls.n	800999a <PDM_Filter_setConfig+0x5e>
 8009964:	2008      	movs	r0, #8
 8009966:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800996a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800996e:	4299      	cmp	r1, r3
 8009970:	d07e      	beq.n	8009a70 <PDM_Filter_setConfig+0x134>
 8009972:	f113 0f0c 	cmn.w	r3, #12
 8009976:	da2a      	bge.n	80099ce <PDM_Filter_setConfig+0x92>
 8009978:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800997c:	3040      	adds	r0, #64	; 0x40
 800997e:	80ab      	strh	r3, [r5, #4]
 8009980:	8622      	strh	r2, [r4, #48]	; 0x30
 8009982:	886b      	ldrh	r3, [r5, #2]
 8009984:	8663      	strh	r3, [r4, #50]	; 0x32
 8009986:	b920      	cbnz	r0, 8009992 <PDM_Filter_setConfig+0x56>
 8009988:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800998a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800998e:	6423      	str	r3, [r4, #64]	; 0x40
 8009990:	2000      	movs	r0, #0
 8009992:	b003      	add	sp, #12
 8009994:	ecbd 8b04 	vpop	{d8-d9}
 8009998:	bd30      	pop	{r4, r5, pc}
 800999a:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800999c:	4291      	cmp	r1, r2
 800999e:	d06c      	beq.n	8009a7a <PDM_Filter_setConfig+0x13e>
 80099a0:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 80099a4:	f023 0301 	bic.w	r3, r3, #1
 80099a8:	4313      	orrs	r3, r2
 80099aa:	f003 0170 	and.w	r1, r3, #112	; 0x70
 80099ae:	6423      	str	r3, [r4, #64]	; 0x40
 80099b0:	2970      	cmp	r1, #112	; 0x70
 80099b2:	f003 030f 	and.w	r3, r3, #15
 80099b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80099ba:	d066      	beq.n	8009a8a <PDM_Filter_setConfig+0x14e>
 80099bc:	2b06      	cmp	r3, #6
 80099be:	f200 8089 	bhi.w	8009ad4 <PDM_Filter_setConfig+0x198>
 80099c2:	e8df f003 	tbb	[pc, r3]
 80099c6:	4f52      	.short	0x4f52
 80099c8:	3d43494c 	.word	0x3d43494c
 80099cc:	46          	.byte	0x46
 80099cd:	00          	.byte	0x00
 80099ce:	2b33      	cmp	r3, #51	; 0x33
 80099d0:	dc32      	bgt.n	8009a38 <PDM_Filter_setConfig+0xfc>
 80099d2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80099d4:	f002 020f 	and.w	r2, r2, #15
 80099d8:	3a01      	subs	r2, #1
 80099da:	2a06      	cmp	r2, #6
 80099dc:	d872      	bhi.n	8009ac4 <PDM_Filter_setConfig+0x188>
 80099de:	493f      	ldr	r1, [pc, #252]	; (8009adc <PDM_Filter_setConfig+0x1a0>)
 80099e0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80099e4:	ed92 9a00 	vldr	s18, [r2]
 80099e8:	ed92 8a07 	vldr	s16, [r2, #28]
 80099ec:	9001      	str	r0, [sp, #4]
 80099ee:	ee07 3a90 	vmov	s15, r3
 80099f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099f6:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80099fa:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80099fe:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8009a02:	f000 f955 	bl	8009cb0 <powf>
 8009a06:	eddf 0a36 	vldr	s1, [pc, #216]	; 8009ae0 <PDM_Filter_setConfig+0x1a4>
 8009a0a:	eef0 8a40 	vmov.f32	s17, s0
 8009a0e:	ee70 0ac9 	vsub.f32	s1, s1, s18
 8009a12:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8009a16:	f000 f94b 	bl	8009cb0 <powf>
 8009a1a:	ee28 8a28 	vmul.f32	s16, s16, s17
 8009a1e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009a22:	f000 f9a9 	bl	8009d78 <roundf>
 8009a26:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8009a2a:	88ab      	ldrh	r3, [r5, #4]
 8009a2c:	882a      	ldrh	r2, [r5, #0]
 8009a2e:	9801      	ldr	r0, [sp, #4]
 8009a30:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 8009a34:	8723      	strh	r3, [r4, #56]	; 0x38
 8009a36:	e7a3      	b.n	8009980 <PDM_Filter_setConfig+0x44>
 8009a38:	2333      	movs	r3, #51	; 0x33
 8009a3a:	3040      	adds	r0, #64	; 0x40
 8009a3c:	80ab      	strh	r3, [r5, #4]
 8009a3e:	e79f      	b.n	8009980 <PDM_Filter_setConfig+0x44>
 8009a40:	4b28      	ldr	r3, [pc, #160]	; (8009ae4 <PDM_Filter_setConfig+0x1a8>)
 8009a42:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a44:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009a48:	2000      	movs	r0, #0
 8009a4a:	e792      	b.n	8009972 <PDM_Filter_setConfig+0x36>
 8009a4c:	4b26      	ldr	r3, [pc, #152]	; (8009ae8 <PDM_Filter_setConfig+0x1ac>)
 8009a4e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a50:	e7f8      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a52:	4b26      	ldr	r3, [pc, #152]	; (8009aec <PDM_Filter_setConfig+0x1b0>)
 8009a54:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a56:	e7f5      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a58:	4b25      	ldr	r3, [pc, #148]	; (8009af0 <PDM_Filter_setConfig+0x1b4>)
 8009a5a:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a5c:	e7f2      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a5e:	4b25      	ldr	r3, [pc, #148]	; (8009af4 <PDM_Filter_setConfig+0x1b8>)
 8009a60:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a62:	e7ef      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a64:	4b24      	ldr	r3, [pc, #144]	; (8009af8 <PDM_Filter_setConfig+0x1bc>)
 8009a66:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a68:	e7ec      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a6a:	4b24      	ldr	r3, [pc, #144]	; (8009afc <PDM_Filter_setConfig+0x1c0>)
 8009a6c:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a6e:	e7e9      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009a70:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8009a72:	4291      	cmp	r1, r2
 8009a74:	f47f af7d 	bne.w	8009972 <PDM_Filter_setConfig+0x36>
 8009a78:	e783      	b.n	8009982 <PDM_Filter_setConfig+0x46>
 8009a7a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009a7e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8009a82:	4299      	cmp	r1, r3
 8009a84:	d023      	beq.n	8009ace <PDM_Filter_setConfig+0x192>
 8009a86:	2000      	movs	r0, #0
 8009a88:	e773      	b.n	8009972 <PDM_Filter_setConfig+0x36>
 8009a8a:	2b06      	cmp	r3, #6
 8009a8c:	d822      	bhi.n	8009ad4 <PDM_Filter_setConfig+0x198>
 8009a8e:	e8df f003 	tbb	[pc, r3]
 8009a92:	1316      	.short	0x1316
 8009a94:	070a0d10 	.word	0x070a0d10
 8009a98:	04          	.byte	0x04
 8009a99:	00          	.byte	0x00
 8009a9a:	4b19      	ldr	r3, [pc, #100]	; (8009b00 <PDM_Filter_setConfig+0x1c4>)
 8009a9c:	64a3      	str	r3, [r4, #72]	; 0x48
 8009a9e:	e7d1      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009aa0:	4b18      	ldr	r3, [pc, #96]	; (8009b04 <PDM_Filter_setConfig+0x1c8>)
 8009aa2:	64a3      	str	r3, [r4, #72]	; 0x48
 8009aa4:	e7ce      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009aa6:	4b18      	ldr	r3, [pc, #96]	; (8009b08 <PDM_Filter_setConfig+0x1cc>)
 8009aa8:	64a3      	str	r3, [r4, #72]	; 0x48
 8009aaa:	e7cb      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009aac:	4b17      	ldr	r3, [pc, #92]	; (8009b0c <PDM_Filter_setConfig+0x1d0>)
 8009aae:	64a3      	str	r3, [r4, #72]	; 0x48
 8009ab0:	e7c8      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009ab2:	4b17      	ldr	r3, [pc, #92]	; (8009b10 <PDM_Filter_setConfig+0x1d4>)
 8009ab4:	64a3      	str	r3, [r4, #72]	; 0x48
 8009ab6:	e7c5      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009ab8:	4b16      	ldr	r3, [pc, #88]	; (8009b14 <PDM_Filter_setConfig+0x1d8>)
 8009aba:	64a3      	str	r3, [r4, #72]	; 0x48
 8009abc:	e7c2      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009abe:	4b16      	ldr	r3, [pc, #88]	; (8009b18 <PDM_Filter_setConfig+0x1dc>)
 8009ac0:	64a3      	str	r3, [r4, #72]	; 0x48
 8009ac2:	e7bf      	b.n	8009a44 <PDM_Filter_setConfig+0x108>
 8009ac4:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8009b1c <PDM_Filter_setConfig+0x1e0>
 8009ac8:	eeb0 9a48 	vmov.f32	s18, s16
 8009acc:	e78e      	b.n	80099ec <PDM_Filter_setConfig+0xb0>
 8009ace:	886b      	ldrh	r3, [r5, #2]
 8009ad0:	8663      	strh	r3, [r4, #50]	; 0x32
 8009ad2:	e759      	b.n	8009988 <PDM_Filter_setConfig+0x4c>
 8009ad4:	2000      	movs	r0, #0
 8009ad6:	e746      	b.n	8009966 <PDM_Filter_setConfig+0x2a>
 8009ad8:	b5e8b5cd 	.word	0xb5e8b5cd
 8009adc:	0800b468 	.word	0x0800b468
 8009ae0:	42000000 	.word	0x42000000
 8009ae4:	08007ea9 	.word	0x08007ea9
 8009ae8:	08007d89 	.word	0x08007d89
 8009aec:	08008039 	.word	0x08008039
 8009af0:	0800887d 	.word	0x0800887d
 8009af4:	080085dd 	.word	0x080085dd
 8009af8:	080083bd 	.word	0x080083bd
 8009afc:	080081d1 	.word	0x080081d1
 8009b00:	08008e89 	.word	0x08008e89
 8009b04:	08008d51 	.word	0x08008d51
 8009b08:	08008c6d 	.word	0x08008c6d
 8009b0c:	08009505 	.word	0x08009505
 8009b10:	080092f1 	.word	0x080092f1
 8009b14:	08009139 	.word	0x08009139
 8009b18:	08008fcd 	.word	0x08008fcd
 8009b1c:	00000000 	.word	0x00000000

08009b20 <CRC_Lock>:
 8009b20:	4a17      	ldr	r2, [pc, #92]	; (8009b80 <CRC_Lock+0x60>)
 8009b22:	6813      	ldr	r3, [r2, #0]
 8009b24:	b410      	push	{r4}
 8009b26:	f023 0301 	bic.w	r3, r3, #1
 8009b2a:	4c16      	ldr	r4, [pc, #88]	; (8009b84 <CRC_Lock+0x64>)
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	6823      	ldr	r3, [r4, #0]
 8009b30:	b933      	cbnz	r3, 8009b40 <CRC_Lock+0x20>
 8009b32:	4b15      	ldr	r3, [pc, #84]	; (8009b88 <CRC_Lock+0x68>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b3a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8009b3e:	d00f      	beq.n	8009b60 <CRC_Lock+0x40>
 8009b40:	4a12      	ldr	r2, [pc, #72]	; (8009b8c <CRC_Lock+0x6c>)
 8009b42:	2301      	movs	r3, #1
 8009b44:	6013      	str	r3, [r2, #0]
 8009b46:	6813      	ldr	r3, [r2, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1fc      	bne.n	8009b46 <CRC_Lock+0x26>
 8009b4c:	4b10      	ldr	r3, [pc, #64]	; (8009b90 <CRC_Lock+0x70>)
 8009b4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b52:	6018      	str	r0, [r3, #0]
 8009b54:	6818      	ldr	r0, [r3, #0]
 8009b56:	1a08      	subs	r0, r1, r0
 8009b58:	fab0 f080 	clz	r0, r0
 8009b5c:	0940      	lsrs	r0, r0, #5
 8009b5e:	4770      	bx	lr
 8009b60:	4a0c      	ldr	r2, [pc, #48]	; (8009b94 <CRC_Lock+0x74>)
 8009b62:	2301      	movs	r3, #1
 8009b64:	6013      	str	r3, [r2, #0]
 8009b66:	6813      	ldr	r3, [r2, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1fc      	bne.n	8009b66 <CRC_Lock+0x46>
 8009b6c:	4b0a      	ldr	r3, [pc, #40]	; (8009b98 <CRC_Lock+0x78>)
 8009b6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b72:	6018      	str	r0, [r3, #0]
 8009b74:	6818      	ldr	r0, [r3, #0]
 8009b76:	1a40      	subs	r0, r0, r1
 8009b78:	fab0 f080 	clz	r0, r0
 8009b7c:	0940      	lsrs	r0, r0, #5
 8009b7e:	4770      	bx	lr
 8009b80:	e0002000 	.word	0xe0002000
 8009b84:	e0042000 	.word	0xe0042000
 8009b88:	5c001000 	.word	0x5c001000
 8009b8c:	40023008 	.word	0x40023008
 8009b90:	40023000 	.word	0x40023000
 8009b94:	58024c08 	.word	0x58024c08
 8009b98:	58024c00 	.word	0x58024c00

08009b9c <memset>:
 8009b9c:	4402      	add	r2, r0
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d100      	bne.n	8009ba6 <memset+0xa>
 8009ba4:	4770      	bx	lr
 8009ba6:	f803 1b01 	strb.w	r1, [r3], #1
 8009baa:	e7f9      	b.n	8009ba0 <memset+0x4>

08009bac <__errno>:
 8009bac:	4b01      	ldr	r3, [pc, #4]	; (8009bb4 <__errno+0x8>)
 8009bae:	6818      	ldr	r0, [r3, #0]
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	200004b4 	.word	0x200004b4

08009bb8 <__libc_init_array>:
 8009bb8:	b570      	push	{r4, r5, r6, lr}
 8009bba:	4d0d      	ldr	r5, [pc, #52]	; (8009bf0 <__libc_init_array+0x38>)
 8009bbc:	4c0d      	ldr	r4, [pc, #52]	; (8009bf4 <__libc_init_array+0x3c>)
 8009bbe:	1b64      	subs	r4, r4, r5
 8009bc0:	10a4      	asrs	r4, r4, #2
 8009bc2:	2600      	movs	r6, #0
 8009bc4:	42a6      	cmp	r6, r4
 8009bc6:	d109      	bne.n	8009bdc <__libc_init_array+0x24>
 8009bc8:	4d0b      	ldr	r5, [pc, #44]	; (8009bf8 <__libc_init_array+0x40>)
 8009bca:	4c0c      	ldr	r4, [pc, #48]	; (8009bfc <__libc_init_array+0x44>)
 8009bcc:	f001 fc40 	bl	800b450 <_init>
 8009bd0:	1b64      	subs	r4, r4, r5
 8009bd2:	10a4      	asrs	r4, r4, #2
 8009bd4:	2600      	movs	r6, #0
 8009bd6:	42a6      	cmp	r6, r4
 8009bd8:	d105      	bne.n	8009be6 <__libc_init_array+0x2e>
 8009bda:	bd70      	pop	{r4, r5, r6, pc}
 8009bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009be0:	4798      	blx	r3
 8009be2:	3601      	adds	r6, #1
 8009be4:	e7ee      	b.n	8009bc4 <__libc_init_array+0xc>
 8009be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bea:	4798      	blx	r3
 8009bec:	3601      	adds	r6, #1
 8009bee:	e7f2      	b.n	8009bd6 <__libc_init_array+0x1e>
 8009bf0:	080cec18 	.word	0x080cec18
 8009bf4:	080cec18 	.word	0x080cec18
 8009bf8:	080cec18 	.word	0x080cec18
 8009bfc:	080cec1c 	.word	0x080cec1c

08009c00 <sin>:
 8009c00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c02:	ec53 2b10 	vmov	r2, r3, d0
 8009c06:	4828      	ldr	r0, [pc, #160]	; (8009ca8 <sin+0xa8>)
 8009c08:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009c0c:	4281      	cmp	r1, r0
 8009c0e:	dc07      	bgt.n	8009c20 <sin+0x20>
 8009c10:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8009ca0 <sin+0xa0>
 8009c14:	2000      	movs	r0, #0
 8009c16:	b005      	add	sp, #20
 8009c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c1c:	f000 b998 	b.w	8009f50 <__kernel_sin>
 8009c20:	4822      	ldr	r0, [pc, #136]	; (8009cac <sin+0xac>)
 8009c22:	4281      	cmp	r1, r0
 8009c24:	dd09      	ble.n	8009c3a <sin+0x3a>
 8009c26:	ee10 0a10 	vmov	r0, s0
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	f7f6 fbfa 	bl	8000424 <__aeabi_dsub>
 8009c30:	ec41 0b10 	vmov	d0, r0, r1
 8009c34:	b005      	add	sp, #20
 8009c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c3a:	4668      	mov	r0, sp
 8009c3c:	f000 fa48 	bl	800a0d0 <__ieee754_rem_pio2>
 8009c40:	f000 0003 	and.w	r0, r0, #3
 8009c44:	2801      	cmp	r0, #1
 8009c46:	d00c      	beq.n	8009c62 <sin+0x62>
 8009c48:	2802      	cmp	r0, #2
 8009c4a:	d011      	beq.n	8009c70 <sin+0x70>
 8009c4c:	b9f0      	cbnz	r0, 8009c8c <sin+0x8c>
 8009c4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c52:	ed9d 0b00 	vldr	d0, [sp]
 8009c56:	2001      	movs	r0, #1
 8009c58:	f000 f97a 	bl	8009f50 <__kernel_sin>
 8009c5c:	ec51 0b10 	vmov	r0, r1, d0
 8009c60:	e7e6      	b.n	8009c30 <sin+0x30>
 8009c62:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c66:	ed9d 0b00 	vldr	d0, [sp]
 8009c6a:	f000 f8a9 	bl	8009dc0 <__kernel_cos>
 8009c6e:	e7f5      	b.n	8009c5c <sin+0x5c>
 8009c70:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c74:	ed9d 0b00 	vldr	d0, [sp]
 8009c78:	2001      	movs	r0, #1
 8009c7a:	f000 f969 	bl	8009f50 <__kernel_sin>
 8009c7e:	ec53 2b10 	vmov	r2, r3, d0
 8009c82:	ee10 0a10 	vmov	r0, s0
 8009c86:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009c8a:	e7d1      	b.n	8009c30 <sin+0x30>
 8009c8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c90:	ed9d 0b00 	vldr	d0, [sp]
 8009c94:	f000 f894 	bl	8009dc0 <__kernel_cos>
 8009c98:	e7f1      	b.n	8009c7e <sin+0x7e>
 8009c9a:	bf00      	nop
 8009c9c:	f3af 8000 	nop.w
	...
 8009ca8:	3fe921fb 	.word	0x3fe921fb
 8009cac:	7fefffff 	.word	0x7fefffff

08009cb0 <powf>:
 8009cb0:	b508      	push	{r3, lr}
 8009cb2:	ed2d 8b04 	vpush	{d8-d9}
 8009cb6:	eeb0 8a60 	vmov.f32	s16, s1
 8009cba:	eeb0 9a40 	vmov.f32	s18, s0
 8009cbe:	f000 fc17 	bl	800a4f0 <__ieee754_powf>
 8009cc2:	eeb4 8a48 	vcmp.f32	s16, s16
 8009cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cca:	eef0 8a40 	vmov.f32	s17, s0
 8009cce:	d63e      	bvs.n	8009d4e <powf+0x9e>
 8009cd0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8009cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cd8:	d112      	bne.n	8009d00 <powf+0x50>
 8009cda:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce2:	d039      	beq.n	8009d58 <powf+0xa8>
 8009ce4:	eeb0 0a48 	vmov.f32	s0, s16
 8009ce8:	f000 f839 	bl	8009d5e <finitef>
 8009cec:	b378      	cbz	r0, 8009d4e <powf+0x9e>
 8009cee:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf6:	d52a      	bpl.n	8009d4e <powf+0x9e>
 8009cf8:	f7ff ff58 	bl	8009bac <__errno>
 8009cfc:	2322      	movs	r3, #34	; 0x22
 8009cfe:	e014      	b.n	8009d2a <powf+0x7a>
 8009d00:	f000 f82d 	bl	8009d5e <finitef>
 8009d04:	b998      	cbnz	r0, 8009d2e <powf+0x7e>
 8009d06:	eeb0 0a49 	vmov.f32	s0, s18
 8009d0a:	f000 f828 	bl	8009d5e <finitef>
 8009d0e:	b170      	cbz	r0, 8009d2e <powf+0x7e>
 8009d10:	eeb0 0a48 	vmov.f32	s0, s16
 8009d14:	f000 f823 	bl	8009d5e <finitef>
 8009d18:	b148      	cbz	r0, 8009d2e <powf+0x7e>
 8009d1a:	eef4 8a68 	vcmp.f32	s17, s17
 8009d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d22:	d7e9      	bvc.n	8009cf8 <powf+0x48>
 8009d24:	f7ff ff42 	bl	8009bac <__errno>
 8009d28:	2321      	movs	r3, #33	; 0x21
 8009d2a:	6003      	str	r3, [r0, #0]
 8009d2c:	e00f      	b.n	8009d4e <powf+0x9e>
 8009d2e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d36:	d10a      	bne.n	8009d4e <powf+0x9e>
 8009d38:	eeb0 0a49 	vmov.f32	s0, s18
 8009d3c:	f000 f80f 	bl	8009d5e <finitef>
 8009d40:	b128      	cbz	r0, 8009d4e <powf+0x9e>
 8009d42:	eeb0 0a48 	vmov.f32	s0, s16
 8009d46:	f000 f80a 	bl	8009d5e <finitef>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	d1d4      	bne.n	8009cf8 <powf+0x48>
 8009d4e:	eeb0 0a68 	vmov.f32	s0, s17
 8009d52:	ecbd 8b04 	vpop	{d8-d9}
 8009d56:	bd08      	pop	{r3, pc}
 8009d58:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009d5c:	e7f7      	b.n	8009d4e <powf+0x9e>

08009d5e <finitef>:
 8009d5e:	b082      	sub	sp, #8
 8009d60:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009d64:	9801      	ldr	r0, [sp, #4]
 8009d66:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009d6a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009d6e:	bfac      	ite	ge
 8009d70:	2000      	movge	r0, #0
 8009d72:	2001      	movlt	r0, #1
 8009d74:	b002      	add	sp, #8
 8009d76:	4770      	bx	lr

08009d78 <roundf>:
 8009d78:	ee10 0a10 	vmov	r0, s0
 8009d7c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009d80:	3a7f      	subs	r2, #127	; 0x7f
 8009d82:	2a16      	cmp	r2, #22
 8009d84:	dc15      	bgt.n	8009db2 <roundf+0x3a>
 8009d86:	2a00      	cmp	r2, #0
 8009d88:	da08      	bge.n	8009d9c <roundf+0x24>
 8009d8a:	3201      	adds	r2, #1
 8009d8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8009d90:	d101      	bne.n	8009d96 <roundf+0x1e>
 8009d92:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8009d96:	ee00 3a10 	vmov	s0, r3
 8009d9a:	4770      	bx	lr
 8009d9c:	4907      	ldr	r1, [pc, #28]	; (8009dbc <roundf+0x44>)
 8009d9e:	4111      	asrs	r1, r2
 8009da0:	4208      	tst	r0, r1
 8009da2:	d0fa      	beq.n	8009d9a <roundf+0x22>
 8009da4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009da8:	4113      	asrs	r3, r2
 8009daa:	4403      	add	r3, r0
 8009dac:	ea23 0301 	bic.w	r3, r3, r1
 8009db0:	e7f1      	b.n	8009d96 <roundf+0x1e>
 8009db2:	2a80      	cmp	r2, #128	; 0x80
 8009db4:	d1f1      	bne.n	8009d9a <roundf+0x22>
 8009db6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009dba:	4770      	bx	lr
 8009dbc:	007fffff 	.word	0x007fffff

08009dc0 <__kernel_cos>:
 8009dc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc4:	ec57 6b10 	vmov	r6, r7, d0
 8009dc8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009dcc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009dd0:	ed8d 1b00 	vstr	d1, [sp]
 8009dd4:	da07      	bge.n	8009de6 <__kernel_cos+0x26>
 8009dd6:	ee10 0a10 	vmov	r0, s0
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 fd62 	bl	80008a4 <__aeabi_d2iz>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	f000 8088 	beq.w	8009ef6 <__kernel_cos+0x136>
 8009de6:	4632      	mov	r2, r6
 8009de8:	463b      	mov	r3, r7
 8009dea:	4630      	mov	r0, r6
 8009dec:	4639      	mov	r1, r7
 8009dee:	f7f6 f9eb 	bl	80001c8 <__aeabi_dmul>
 8009df2:	4b51      	ldr	r3, [pc, #324]	; (8009f38 <__kernel_cos+0x178>)
 8009df4:	2200      	movs	r2, #0
 8009df6:	4604      	mov	r4, r0
 8009df8:	460d      	mov	r5, r1
 8009dfa:	f7f6 f9e5 	bl	80001c8 <__aeabi_dmul>
 8009dfe:	a340      	add	r3, pc, #256	; (adr r3, 8009f00 <__kernel_cos+0x140>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	4682      	mov	sl, r0
 8009e06:	468b      	mov	fp, r1
 8009e08:	4620      	mov	r0, r4
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	f7f6 f9dc 	bl	80001c8 <__aeabi_dmul>
 8009e10:	a33d      	add	r3, pc, #244	; (adr r3, 8009f08 <__kernel_cos+0x148>)
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f7f6 fb07 	bl	8000428 <__adddf3>
 8009e1a:	4622      	mov	r2, r4
 8009e1c:	462b      	mov	r3, r5
 8009e1e:	f7f6 f9d3 	bl	80001c8 <__aeabi_dmul>
 8009e22:	a33b      	add	r3, pc, #236	; (adr r3, 8009f10 <__kernel_cos+0x150>)
 8009e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e28:	f7f6 fafc 	bl	8000424 <__aeabi_dsub>
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	462b      	mov	r3, r5
 8009e30:	f7f6 f9ca 	bl	80001c8 <__aeabi_dmul>
 8009e34:	a338      	add	r3, pc, #224	; (adr r3, 8009f18 <__kernel_cos+0x158>)
 8009e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3a:	f7f6 faf5 	bl	8000428 <__adddf3>
 8009e3e:	4622      	mov	r2, r4
 8009e40:	462b      	mov	r3, r5
 8009e42:	f7f6 f9c1 	bl	80001c8 <__aeabi_dmul>
 8009e46:	a336      	add	r3, pc, #216	; (adr r3, 8009f20 <__kernel_cos+0x160>)
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f7f6 faea 	bl	8000424 <__aeabi_dsub>
 8009e50:	4622      	mov	r2, r4
 8009e52:	462b      	mov	r3, r5
 8009e54:	f7f6 f9b8 	bl	80001c8 <__aeabi_dmul>
 8009e58:	a333      	add	r3, pc, #204	; (adr r3, 8009f28 <__kernel_cos+0x168>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	f7f6 fae3 	bl	8000428 <__adddf3>
 8009e62:	4622      	mov	r2, r4
 8009e64:	462b      	mov	r3, r5
 8009e66:	f7f6 f9af 	bl	80001c8 <__aeabi_dmul>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	f7f6 f9ab 	bl	80001c8 <__aeabi_dmul>
 8009e72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e76:	4604      	mov	r4, r0
 8009e78:	460d      	mov	r5, r1
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	4639      	mov	r1, r7
 8009e7e:	f7f6 f9a3 	bl	80001c8 <__aeabi_dmul>
 8009e82:	460b      	mov	r3, r1
 8009e84:	4602      	mov	r2, r0
 8009e86:	4629      	mov	r1, r5
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f7f6 facb 	bl	8000424 <__aeabi_dsub>
 8009e8e:	4b2b      	ldr	r3, [pc, #172]	; (8009f3c <__kernel_cos+0x17c>)
 8009e90:	4598      	cmp	r8, r3
 8009e92:	4606      	mov	r6, r0
 8009e94:	460f      	mov	r7, r1
 8009e96:	dc10      	bgt.n	8009eba <__kernel_cos+0xfa>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	4650      	mov	r0, sl
 8009e9e:	4659      	mov	r1, fp
 8009ea0:	f7f6 fac0 	bl	8000424 <__aeabi_dsub>
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	4926      	ldr	r1, [pc, #152]	; (8009f40 <__kernel_cos+0x180>)
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	2000      	movs	r0, #0
 8009eac:	f7f6 faba 	bl	8000424 <__aeabi_dsub>
 8009eb0:	ec41 0b10 	vmov	d0, r0, r1
 8009eb4:	b003      	add	sp, #12
 8009eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eba:	4b22      	ldr	r3, [pc, #136]	; (8009f44 <__kernel_cos+0x184>)
 8009ebc:	4920      	ldr	r1, [pc, #128]	; (8009f40 <__kernel_cos+0x180>)
 8009ebe:	4598      	cmp	r8, r3
 8009ec0:	bfcc      	ite	gt
 8009ec2:	4d21      	ldrgt	r5, [pc, #132]	; (8009f48 <__kernel_cos+0x188>)
 8009ec4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009ec8:	2400      	movs	r4, #0
 8009eca:	4622      	mov	r2, r4
 8009ecc:	462b      	mov	r3, r5
 8009ece:	2000      	movs	r0, #0
 8009ed0:	f7f6 faa8 	bl	8000424 <__aeabi_dsub>
 8009ed4:	4622      	mov	r2, r4
 8009ed6:	4680      	mov	r8, r0
 8009ed8:	4689      	mov	r9, r1
 8009eda:	462b      	mov	r3, r5
 8009edc:	4650      	mov	r0, sl
 8009ede:	4659      	mov	r1, fp
 8009ee0:	f7f6 faa0 	bl	8000424 <__aeabi_dsub>
 8009ee4:	4632      	mov	r2, r6
 8009ee6:	463b      	mov	r3, r7
 8009ee8:	f7f6 fa9c 	bl	8000424 <__aeabi_dsub>
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	4640      	mov	r0, r8
 8009ef2:	4649      	mov	r1, r9
 8009ef4:	e7da      	b.n	8009eac <__kernel_cos+0xec>
 8009ef6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009f30 <__kernel_cos+0x170>
 8009efa:	e7db      	b.n	8009eb4 <__kernel_cos+0xf4>
 8009efc:	f3af 8000 	nop.w
 8009f00:	be8838d4 	.word	0xbe8838d4
 8009f04:	bda8fae9 	.word	0xbda8fae9
 8009f08:	bdb4b1c4 	.word	0xbdb4b1c4
 8009f0c:	3e21ee9e 	.word	0x3e21ee9e
 8009f10:	809c52ad 	.word	0x809c52ad
 8009f14:	3e927e4f 	.word	0x3e927e4f
 8009f18:	19cb1590 	.word	0x19cb1590
 8009f1c:	3efa01a0 	.word	0x3efa01a0
 8009f20:	16c15177 	.word	0x16c15177
 8009f24:	3f56c16c 	.word	0x3f56c16c
 8009f28:	5555554c 	.word	0x5555554c
 8009f2c:	3fa55555 	.word	0x3fa55555
 8009f30:	00000000 	.word	0x00000000
 8009f34:	3ff00000 	.word	0x3ff00000
 8009f38:	3fe00000 	.word	0x3fe00000
 8009f3c:	3fd33332 	.word	0x3fd33332
 8009f40:	3ff00000 	.word	0x3ff00000
 8009f44:	3fe90000 	.word	0x3fe90000
 8009f48:	3fd20000 	.word	0x3fd20000
 8009f4c:	00000000 	.word	0x00000000

08009f50 <__kernel_sin>:
 8009f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f54:	ed2d 8b04 	vpush	{d8-d9}
 8009f58:	eeb0 8a41 	vmov.f32	s16, s2
 8009f5c:	eef0 8a61 	vmov.f32	s17, s3
 8009f60:	ec55 4b10 	vmov	r4, r5, d0
 8009f64:	b083      	sub	sp, #12
 8009f66:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009f6a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009f6e:	9001      	str	r0, [sp, #4]
 8009f70:	da06      	bge.n	8009f80 <__kernel_sin+0x30>
 8009f72:	ee10 0a10 	vmov	r0, s0
 8009f76:	4629      	mov	r1, r5
 8009f78:	f7f6 fc94 	bl	80008a4 <__aeabi_d2iz>
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	d051      	beq.n	800a024 <__kernel_sin+0xd4>
 8009f80:	4622      	mov	r2, r4
 8009f82:	462b      	mov	r3, r5
 8009f84:	4620      	mov	r0, r4
 8009f86:	4629      	mov	r1, r5
 8009f88:	f7f6 f91e 	bl	80001c8 <__aeabi_dmul>
 8009f8c:	4682      	mov	sl, r0
 8009f8e:	468b      	mov	fp, r1
 8009f90:	4602      	mov	r2, r0
 8009f92:	460b      	mov	r3, r1
 8009f94:	4620      	mov	r0, r4
 8009f96:	4629      	mov	r1, r5
 8009f98:	f7f6 f916 	bl	80001c8 <__aeabi_dmul>
 8009f9c:	a341      	add	r3, pc, #260	; (adr r3, 800a0a4 <__kernel_sin+0x154>)
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	4680      	mov	r8, r0
 8009fa4:	4689      	mov	r9, r1
 8009fa6:	4650      	mov	r0, sl
 8009fa8:	4659      	mov	r1, fp
 8009faa:	f7f6 f90d 	bl	80001c8 <__aeabi_dmul>
 8009fae:	a33f      	add	r3, pc, #252	; (adr r3, 800a0ac <__kernel_sin+0x15c>)
 8009fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb4:	f7f6 fa36 	bl	8000424 <__aeabi_dsub>
 8009fb8:	4652      	mov	r2, sl
 8009fba:	465b      	mov	r3, fp
 8009fbc:	f7f6 f904 	bl	80001c8 <__aeabi_dmul>
 8009fc0:	a33c      	add	r3, pc, #240	; (adr r3, 800a0b4 <__kernel_sin+0x164>)
 8009fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc6:	f7f6 fa2f 	bl	8000428 <__adddf3>
 8009fca:	4652      	mov	r2, sl
 8009fcc:	465b      	mov	r3, fp
 8009fce:	f7f6 f8fb 	bl	80001c8 <__aeabi_dmul>
 8009fd2:	a33a      	add	r3, pc, #232	; (adr r3, 800a0bc <__kernel_sin+0x16c>)
 8009fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd8:	f7f6 fa24 	bl	8000424 <__aeabi_dsub>
 8009fdc:	4652      	mov	r2, sl
 8009fde:	465b      	mov	r3, fp
 8009fe0:	f7f6 f8f2 	bl	80001c8 <__aeabi_dmul>
 8009fe4:	a337      	add	r3, pc, #220	; (adr r3, 800a0c4 <__kernel_sin+0x174>)
 8009fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fea:	f7f6 fa1d 	bl	8000428 <__adddf3>
 8009fee:	9b01      	ldr	r3, [sp, #4]
 8009ff0:	4606      	mov	r6, r0
 8009ff2:	460f      	mov	r7, r1
 8009ff4:	b9eb      	cbnz	r3, 800a032 <__kernel_sin+0xe2>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	4650      	mov	r0, sl
 8009ffc:	4659      	mov	r1, fp
 8009ffe:	f7f6 f8e3 	bl	80001c8 <__aeabi_dmul>
 800a002:	a325      	add	r3, pc, #148	; (adr r3, 800a098 <__kernel_sin+0x148>)
 800a004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a008:	f7f6 fa0c 	bl	8000424 <__aeabi_dsub>
 800a00c:	4642      	mov	r2, r8
 800a00e:	464b      	mov	r3, r9
 800a010:	f7f6 f8da 	bl	80001c8 <__aeabi_dmul>
 800a014:	4602      	mov	r2, r0
 800a016:	460b      	mov	r3, r1
 800a018:	4620      	mov	r0, r4
 800a01a:	4629      	mov	r1, r5
 800a01c:	f7f6 fa04 	bl	8000428 <__adddf3>
 800a020:	4604      	mov	r4, r0
 800a022:	460d      	mov	r5, r1
 800a024:	ec45 4b10 	vmov	d0, r4, r5
 800a028:	b003      	add	sp, #12
 800a02a:	ecbd 8b04 	vpop	{d8-d9}
 800a02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a032:	4b1b      	ldr	r3, [pc, #108]	; (800a0a0 <__kernel_sin+0x150>)
 800a034:	ec51 0b18 	vmov	r0, r1, d8
 800a038:	2200      	movs	r2, #0
 800a03a:	f7f6 f8c5 	bl	80001c8 <__aeabi_dmul>
 800a03e:	4632      	mov	r2, r6
 800a040:	ec41 0b19 	vmov	d9, r0, r1
 800a044:	463b      	mov	r3, r7
 800a046:	4640      	mov	r0, r8
 800a048:	4649      	mov	r1, r9
 800a04a:	f7f6 f8bd 	bl	80001c8 <__aeabi_dmul>
 800a04e:	4602      	mov	r2, r0
 800a050:	460b      	mov	r3, r1
 800a052:	ec51 0b19 	vmov	r0, r1, d9
 800a056:	f7f6 f9e5 	bl	8000424 <__aeabi_dsub>
 800a05a:	4652      	mov	r2, sl
 800a05c:	465b      	mov	r3, fp
 800a05e:	f7f6 f8b3 	bl	80001c8 <__aeabi_dmul>
 800a062:	ec53 2b18 	vmov	r2, r3, d8
 800a066:	f7f6 f9dd 	bl	8000424 <__aeabi_dsub>
 800a06a:	a30b      	add	r3, pc, #44	; (adr r3, 800a098 <__kernel_sin+0x148>)
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	4606      	mov	r6, r0
 800a072:	460f      	mov	r7, r1
 800a074:	4640      	mov	r0, r8
 800a076:	4649      	mov	r1, r9
 800a078:	f7f6 f8a6 	bl	80001c8 <__aeabi_dmul>
 800a07c:	4602      	mov	r2, r0
 800a07e:	460b      	mov	r3, r1
 800a080:	4630      	mov	r0, r6
 800a082:	4639      	mov	r1, r7
 800a084:	f7f6 f9d0 	bl	8000428 <__adddf3>
 800a088:	4602      	mov	r2, r0
 800a08a:	460b      	mov	r3, r1
 800a08c:	4620      	mov	r0, r4
 800a08e:	4629      	mov	r1, r5
 800a090:	f7f6 f9c8 	bl	8000424 <__aeabi_dsub>
 800a094:	e7c4      	b.n	800a020 <__kernel_sin+0xd0>
 800a096:	bf00      	nop
 800a098:	55555549 	.word	0x55555549
 800a09c:	3fc55555 	.word	0x3fc55555
 800a0a0:	3fe00000 	.word	0x3fe00000
 800a0a4:	5acfd57c 	.word	0x5acfd57c
 800a0a8:	3de5d93a 	.word	0x3de5d93a
 800a0ac:	8a2b9ceb 	.word	0x8a2b9ceb
 800a0b0:	3e5ae5e6 	.word	0x3e5ae5e6
 800a0b4:	57b1fe7d 	.word	0x57b1fe7d
 800a0b8:	3ec71de3 	.word	0x3ec71de3
 800a0bc:	19c161d5 	.word	0x19c161d5
 800a0c0:	3f2a01a0 	.word	0x3f2a01a0
 800a0c4:	1110f8a6 	.word	0x1110f8a6
 800a0c8:	3f811111 	.word	0x3f811111
 800a0cc:	00000000 	.word	0x00000000

0800a0d0 <__ieee754_rem_pio2>:
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	ed2d 8b02 	vpush	{d8}
 800a0d8:	ec55 4b10 	vmov	r4, r5, d0
 800a0dc:	4bca      	ldr	r3, [pc, #808]	; (800a408 <__ieee754_rem_pio2+0x338>)
 800a0de:	b08b      	sub	sp, #44	; 0x2c
 800a0e0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800a0e4:	4598      	cmp	r8, r3
 800a0e6:	4682      	mov	sl, r0
 800a0e8:	9502      	str	r5, [sp, #8]
 800a0ea:	dc08      	bgt.n	800a0fe <__ieee754_rem_pio2+0x2e>
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	ed80 0b00 	vstr	d0, [r0]
 800a0f4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a0f8:	f04f 0b00 	mov.w	fp, #0
 800a0fc:	e028      	b.n	800a150 <__ieee754_rem_pio2+0x80>
 800a0fe:	4bc3      	ldr	r3, [pc, #780]	; (800a40c <__ieee754_rem_pio2+0x33c>)
 800a100:	4598      	cmp	r8, r3
 800a102:	dc78      	bgt.n	800a1f6 <__ieee754_rem_pio2+0x126>
 800a104:	9b02      	ldr	r3, [sp, #8]
 800a106:	4ec2      	ldr	r6, [pc, #776]	; (800a410 <__ieee754_rem_pio2+0x340>)
 800a108:	2b00      	cmp	r3, #0
 800a10a:	ee10 0a10 	vmov	r0, s0
 800a10e:	a3b0      	add	r3, pc, #704	; (adr r3, 800a3d0 <__ieee754_rem_pio2+0x300>)
 800a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a114:	4629      	mov	r1, r5
 800a116:	dd39      	ble.n	800a18c <__ieee754_rem_pio2+0xbc>
 800a118:	f7f6 f984 	bl	8000424 <__aeabi_dsub>
 800a11c:	45b0      	cmp	r8, r6
 800a11e:	4604      	mov	r4, r0
 800a120:	460d      	mov	r5, r1
 800a122:	d01b      	beq.n	800a15c <__ieee754_rem_pio2+0x8c>
 800a124:	a3ac      	add	r3, pc, #688	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x308>)
 800a126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12a:	f7f6 f97b 	bl	8000424 <__aeabi_dsub>
 800a12e:	4602      	mov	r2, r0
 800a130:	460b      	mov	r3, r1
 800a132:	e9ca 2300 	strd	r2, r3, [sl]
 800a136:	4620      	mov	r0, r4
 800a138:	4629      	mov	r1, r5
 800a13a:	f7f6 f973 	bl	8000424 <__aeabi_dsub>
 800a13e:	a3a6      	add	r3, pc, #664	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x308>)
 800a140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a144:	f7f6 f96e 	bl	8000424 <__aeabi_dsub>
 800a148:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a14c:	f04f 0b01 	mov.w	fp, #1
 800a150:	4658      	mov	r0, fp
 800a152:	b00b      	add	sp, #44	; 0x2c
 800a154:	ecbd 8b02 	vpop	{d8}
 800a158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a15c:	a3a0      	add	r3, pc, #640	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x310>)
 800a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a162:	f7f6 f95f 	bl	8000424 <__aeabi_dsub>
 800a166:	a3a0      	add	r3, pc, #640	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x318>)
 800a168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16c:	4604      	mov	r4, r0
 800a16e:	460d      	mov	r5, r1
 800a170:	f7f6 f958 	bl	8000424 <__aeabi_dsub>
 800a174:	4602      	mov	r2, r0
 800a176:	460b      	mov	r3, r1
 800a178:	e9ca 2300 	strd	r2, r3, [sl]
 800a17c:	4620      	mov	r0, r4
 800a17e:	4629      	mov	r1, r5
 800a180:	f7f6 f950 	bl	8000424 <__aeabi_dsub>
 800a184:	a398      	add	r3, pc, #608	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x318>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	e7db      	b.n	800a144 <__ieee754_rem_pio2+0x74>
 800a18c:	f7f6 f94c 	bl	8000428 <__adddf3>
 800a190:	45b0      	cmp	r8, r6
 800a192:	4604      	mov	r4, r0
 800a194:	460d      	mov	r5, r1
 800a196:	d016      	beq.n	800a1c6 <__ieee754_rem_pio2+0xf6>
 800a198:	a38f      	add	r3, pc, #572	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x308>)
 800a19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19e:	f7f6 f943 	bl	8000428 <__adddf3>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	e9ca 2300 	strd	r2, r3, [sl]
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	4629      	mov	r1, r5
 800a1ae:	f7f6 f939 	bl	8000424 <__aeabi_dsub>
 800a1b2:	a389      	add	r3, pc, #548	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x308>)
 800a1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b8:	f7f6 f936 	bl	8000428 <__adddf3>
 800a1bc:	f04f 3bff 	mov.w	fp, #4294967295
 800a1c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a1c4:	e7c4      	b.n	800a150 <__ieee754_rem_pio2+0x80>
 800a1c6:	a386      	add	r3, pc, #536	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x310>)
 800a1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1cc:	f7f6 f92c 	bl	8000428 <__adddf3>
 800a1d0:	a385      	add	r3, pc, #532	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x318>)
 800a1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	460d      	mov	r5, r1
 800a1da:	f7f6 f925 	bl	8000428 <__adddf3>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	e9ca 2300 	strd	r2, r3, [sl]
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	f7f6 f91b 	bl	8000424 <__aeabi_dsub>
 800a1ee:	a37e      	add	r3, pc, #504	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x318>)
 800a1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f4:	e7e0      	b.n	800a1b8 <__ieee754_rem_pio2+0xe8>
 800a1f6:	4b87      	ldr	r3, [pc, #540]	; (800a414 <__ieee754_rem_pio2+0x344>)
 800a1f8:	4598      	cmp	r8, r3
 800a1fa:	f300 80d8 	bgt.w	800a3ae <__ieee754_rem_pio2+0x2de>
 800a1fe:	f000 f96d 	bl	800a4dc <fabs>
 800a202:	ec55 4b10 	vmov	r4, r5, d0
 800a206:	ee10 0a10 	vmov	r0, s0
 800a20a:	a379      	add	r3, pc, #484	; (adr r3, 800a3f0 <__ieee754_rem_pio2+0x320>)
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	4629      	mov	r1, r5
 800a212:	f7f5 ffd9 	bl	80001c8 <__aeabi_dmul>
 800a216:	4b80      	ldr	r3, [pc, #512]	; (800a418 <__ieee754_rem_pio2+0x348>)
 800a218:	2200      	movs	r2, #0
 800a21a:	f7f6 f905 	bl	8000428 <__adddf3>
 800a21e:	f7f6 fb41 	bl	80008a4 <__aeabi_d2iz>
 800a222:	4683      	mov	fp, r0
 800a224:	f7f6 fa4c 	bl	80006c0 <__aeabi_i2d>
 800a228:	4602      	mov	r2, r0
 800a22a:	460b      	mov	r3, r1
 800a22c:	ec43 2b18 	vmov	d8, r2, r3
 800a230:	a367      	add	r3, pc, #412	; (adr r3, 800a3d0 <__ieee754_rem_pio2+0x300>)
 800a232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a236:	f7f5 ffc7 	bl	80001c8 <__aeabi_dmul>
 800a23a:	4602      	mov	r2, r0
 800a23c:	460b      	mov	r3, r1
 800a23e:	4620      	mov	r0, r4
 800a240:	4629      	mov	r1, r5
 800a242:	f7f6 f8ef 	bl	8000424 <__aeabi_dsub>
 800a246:	a364      	add	r3, pc, #400	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x308>)
 800a248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24c:	4606      	mov	r6, r0
 800a24e:	460f      	mov	r7, r1
 800a250:	ec51 0b18 	vmov	r0, r1, d8
 800a254:	f7f5 ffb8 	bl	80001c8 <__aeabi_dmul>
 800a258:	f1bb 0f1f 	cmp.w	fp, #31
 800a25c:	4604      	mov	r4, r0
 800a25e:	460d      	mov	r5, r1
 800a260:	dc0d      	bgt.n	800a27e <__ieee754_rem_pio2+0x1ae>
 800a262:	4b6e      	ldr	r3, [pc, #440]	; (800a41c <__ieee754_rem_pio2+0x34c>)
 800a264:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a26c:	4543      	cmp	r3, r8
 800a26e:	d006      	beq.n	800a27e <__ieee754_rem_pio2+0x1ae>
 800a270:	4622      	mov	r2, r4
 800a272:	462b      	mov	r3, r5
 800a274:	4630      	mov	r0, r6
 800a276:	4639      	mov	r1, r7
 800a278:	f7f6 f8d4 	bl	8000424 <__aeabi_dsub>
 800a27c:	e00e      	b.n	800a29c <__ieee754_rem_pio2+0x1cc>
 800a27e:	462b      	mov	r3, r5
 800a280:	4622      	mov	r2, r4
 800a282:	4630      	mov	r0, r6
 800a284:	4639      	mov	r1, r7
 800a286:	f7f6 f8cd 	bl	8000424 <__aeabi_dsub>
 800a28a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a28e:	9303      	str	r3, [sp, #12]
 800a290:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a294:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a298:	2b10      	cmp	r3, #16
 800a29a:	dc02      	bgt.n	800a2a2 <__ieee754_rem_pio2+0x1d2>
 800a29c:	e9ca 0100 	strd	r0, r1, [sl]
 800a2a0:	e039      	b.n	800a316 <__ieee754_rem_pio2+0x246>
 800a2a2:	a34f      	add	r3, pc, #316	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x310>)
 800a2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a8:	ec51 0b18 	vmov	r0, r1, d8
 800a2ac:	f7f5 ff8c 	bl	80001c8 <__aeabi_dmul>
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	460b      	mov	r3, r1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f6 f8b2 	bl	8000424 <__aeabi_dsub>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	4680      	mov	r8, r0
 800a2c6:	4689      	mov	r9, r1
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	f7f6 f8aa 	bl	8000424 <__aeabi_dsub>
 800a2d0:	4622      	mov	r2, r4
 800a2d2:	462b      	mov	r3, r5
 800a2d4:	f7f6 f8a6 	bl	8000424 <__aeabi_dsub>
 800a2d8:	a343      	add	r3, pc, #268	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x318>)
 800a2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2de:	4604      	mov	r4, r0
 800a2e0:	460d      	mov	r5, r1
 800a2e2:	ec51 0b18 	vmov	r0, r1, d8
 800a2e6:	f7f5 ff6f 	bl	80001c8 <__aeabi_dmul>
 800a2ea:	4622      	mov	r2, r4
 800a2ec:	462b      	mov	r3, r5
 800a2ee:	f7f6 f899 	bl	8000424 <__aeabi_dsub>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	460d      	mov	r5, r1
 800a2fa:	4640      	mov	r0, r8
 800a2fc:	4649      	mov	r1, r9
 800a2fe:	f7f6 f891 	bl	8000424 <__aeabi_dsub>
 800a302:	9a03      	ldr	r2, [sp, #12]
 800a304:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a308:	1ad3      	subs	r3, r2, r3
 800a30a:	2b31      	cmp	r3, #49	; 0x31
 800a30c:	dc24      	bgt.n	800a358 <__ieee754_rem_pio2+0x288>
 800a30e:	e9ca 0100 	strd	r0, r1, [sl]
 800a312:	4646      	mov	r6, r8
 800a314:	464f      	mov	r7, r9
 800a316:	e9da 8900 	ldrd	r8, r9, [sl]
 800a31a:	4630      	mov	r0, r6
 800a31c:	4642      	mov	r2, r8
 800a31e:	464b      	mov	r3, r9
 800a320:	4639      	mov	r1, r7
 800a322:	f7f6 f87f 	bl	8000424 <__aeabi_dsub>
 800a326:	462b      	mov	r3, r5
 800a328:	4622      	mov	r2, r4
 800a32a:	f7f6 f87b 	bl	8000424 <__aeabi_dsub>
 800a32e:	9b02      	ldr	r3, [sp, #8]
 800a330:	2b00      	cmp	r3, #0
 800a332:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a336:	f6bf af0b 	bge.w	800a150 <__ieee754_rem_pio2+0x80>
 800a33a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a33e:	f8ca 3004 	str.w	r3, [sl, #4]
 800a342:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a346:	f8ca 8000 	str.w	r8, [sl]
 800a34a:	f8ca 0008 	str.w	r0, [sl, #8]
 800a34e:	f8ca 300c 	str.w	r3, [sl, #12]
 800a352:	f1cb 0b00 	rsb	fp, fp, #0
 800a356:	e6fb      	b.n	800a150 <__ieee754_rem_pio2+0x80>
 800a358:	a327      	add	r3, pc, #156	; (adr r3, 800a3f8 <__ieee754_rem_pio2+0x328>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	ec51 0b18 	vmov	r0, r1, d8
 800a362:	f7f5 ff31 	bl	80001c8 <__aeabi_dmul>
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	4640      	mov	r0, r8
 800a370:	4649      	mov	r1, r9
 800a372:	f7f6 f857 	bl	8000424 <__aeabi_dsub>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	4606      	mov	r6, r0
 800a37c:	460f      	mov	r7, r1
 800a37e:	4640      	mov	r0, r8
 800a380:	4649      	mov	r1, r9
 800a382:	f7f6 f84f 	bl	8000424 <__aeabi_dsub>
 800a386:	4622      	mov	r2, r4
 800a388:	462b      	mov	r3, r5
 800a38a:	f7f6 f84b 	bl	8000424 <__aeabi_dsub>
 800a38e:	a31c      	add	r3, pc, #112	; (adr r3, 800a400 <__ieee754_rem_pio2+0x330>)
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	4604      	mov	r4, r0
 800a396:	460d      	mov	r5, r1
 800a398:	ec51 0b18 	vmov	r0, r1, d8
 800a39c:	f7f5 ff14 	bl	80001c8 <__aeabi_dmul>
 800a3a0:	4622      	mov	r2, r4
 800a3a2:	462b      	mov	r3, r5
 800a3a4:	f7f6 f83e 	bl	8000424 <__aeabi_dsub>
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	460d      	mov	r5, r1
 800a3ac:	e760      	b.n	800a270 <__ieee754_rem_pio2+0x1a0>
 800a3ae:	4b1c      	ldr	r3, [pc, #112]	; (800a420 <__ieee754_rem_pio2+0x350>)
 800a3b0:	4598      	cmp	r8, r3
 800a3b2:	dd37      	ble.n	800a424 <__ieee754_rem_pio2+0x354>
 800a3b4:	ee10 2a10 	vmov	r2, s0
 800a3b8:	462b      	mov	r3, r5
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7f6 f831 	bl	8000424 <__aeabi_dsub>
 800a3c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a3c6:	e9ca 0100 	strd	r0, r1, [sl]
 800a3ca:	e695      	b.n	800a0f8 <__ieee754_rem_pio2+0x28>
 800a3cc:	f3af 8000 	nop.w
 800a3d0:	54400000 	.word	0x54400000
 800a3d4:	3ff921fb 	.word	0x3ff921fb
 800a3d8:	1a626331 	.word	0x1a626331
 800a3dc:	3dd0b461 	.word	0x3dd0b461
 800a3e0:	1a600000 	.word	0x1a600000
 800a3e4:	3dd0b461 	.word	0x3dd0b461
 800a3e8:	2e037073 	.word	0x2e037073
 800a3ec:	3ba3198a 	.word	0x3ba3198a
 800a3f0:	6dc9c883 	.word	0x6dc9c883
 800a3f4:	3fe45f30 	.word	0x3fe45f30
 800a3f8:	2e000000 	.word	0x2e000000
 800a3fc:	3ba3198a 	.word	0x3ba3198a
 800a400:	252049c1 	.word	0x252049c1
 800a404:	397b839a 	.word	0x397b839a
 800a408:	3fe921fb 	.word	0x3fe921fb
 800a40c:	4002d97b 	.word	0x4002d97b
 800a410:	3ff921fb 	.word	0x3ff921fb
 800a414:	413921fb 	.word	0x413921fb
 800a418:	3fe00000 	.word	0x3fe00000
 800a41c:	080cea20 	.word	0x080cea20
 800a420:	7fefffff 	.word	0x7fefffff
 800a424:	ea4f 5628 	mov.w	r6, r8, asr #20
 800a428:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800a42c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800a430:	4620      	mov	r0, r4
 800a432:	460d      	mov	r5, r1
 800a434:	f7f6 fa36 	bl	80008a4 <__aeabi_d2iz>
 800a438:	f7f6 f942 	bl	80006c0 <__aeabi_i2d>
 800a43c:	4602      	mov	r2, r0
 800a43e:	460b      	mov	r3, r1
 800a440:	4620      	mov	r0, r4
 800a442:	4629      	mov	r1, r5
 800a444:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a448:	f7f5 ffec 	bl	8000424 <__aeabi_dsub>
 800a44c:	4b21      	ldr	r3, [pc, #132]	; (800a4d4 <__ieee754_rem_pio2+0x404>)
 800a44e:	2200      	movs	r2, #0
 800a450:	f7f5 feba 	bl	80001c8 <__aeabi_dmul>
 800a454:	460d      	mov	r5, r1
 800a456:	4604      	mov	r4, r0
 800a458:	f7f6 fa24 	bl	80008a4 <__aeabi_d2iz>
 800a45c:	f7f6 f930 	bl	80006c0 <__aeabi_i2d>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4620      	mov	r0, r4
 800a466:	4629      	mov	r1, r5
 800a468:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a46c:	f7f5 ffda 	bl	8000424 <__aeabi_dsub>
 800a470:	4b18      	ldr	r3, [pc, #96]	; (800a4d4 <__ieee754_rem_pio2+0x404>)
 800a472:	2200      	movs	r2, #0
 800a474:	f7f5 fea8 	bl	80001c8 <__aeabi_dmul>
 800a478:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a47c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800a480:	2703      	movs	r7, #3
 800a482:	2400      	movs	r4, #0
 800a484:	2500      	movs	r5, #0
 800a486:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800a48a:	4622      	mov	r2, r4
 800a48c:	462b      	mov	r3, r5
 800a48e:	46b9      	mov	r9, r7
 800a490:	3f01      	subs	r7, #1
 800a492:	f7f6 f9d5 	bl	8000840 <__aeabi_dcmpeq>
 800a496:	2800      	cmp	r0, #0
 800a498:	d1f5      	bne.n	800a486 <__ieee754_rem_pio2+0x3b6>
 800a49a:	4b0f      	ldr	r3, [pc, #60]	; (800a4d8 <__ieee754_rem_pio2+0x408>)
 800a49c:	9301      	str	r3, [sp, #4]
 800a49e:	2302      	movs	r3, #2
 800a4a0:	9300      	str	r3, [sp, #0]
 800a4a2:	4632      	mov	r2, r6
 800a4a4:	464b      	mov	r3, r9
 800a4a6:	4651      	mov	r1, sl
 800a4a8:	a804      	add	r0, sp, #16
 800a4aa:	f000 fb81 	bl	800abb0 <__kernel_rem_pio2>
 800a4ae:	9b02      	ldr	r3, [sp, #8]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	4683      	mov	fp, r0
 800a4b4:	f6bf ae4c 	bge.w	800a150 <__ieee754_rem_pio2+0x80>
 800a4b8:	e9da 2100 	ldrd	r2, r1, [sl]
 800a4bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4c0:	e9ca 2300 	strd	r2, r3, [sl]
 800a4c4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800a4c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4cc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800a4d0:	e73f      	b.n	800a352 <__ieee754_rem_pio2+0x282>
 800a4d2:	bf00      	nop
 800a4d4:	41700000 	.word	0x41700000
 800a4d8:	080ceaa0 	.word	0x080ceaa0

0800a4dc <fabs>:
 800a4dc:	ec51 0b10 	vmov	r0, r1, d0
 800a4e0:	ee10 2a10 	vmov	r2, s0
 800a4e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a4e8:	ec43 2b10 	vmov	d0, r2, r3
 800a4ec:	4770      	bx	lr
	...

0800a4f0 <__ieee754_powf>:
 800a4f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4f4:	ee10 4a90 	vmov	r4, s1
 800a4f8:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800a4fc:	ed2d 8b02 	vpush	{d8}
 800a500:	ee10 7a10 	vmov	r7, s0
 800a504:	eeb0 8a40 	vmov.f32	s16, s0
 800a508:	eef0 8a60 	vmov.f32	s17, s1
 800a50c:	d10c      	bne.n	800a528 <__ieee754_powf+0x38>
 800a50e:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800a512:	007f      	lsls	r7, r7, #1
 800a514:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 800a518:	f240 8292 	bls.w	800aa40 <__ieee754_powf+0x550>
 800a51c:	ee38 0a28 	vadd.f32	s0, s16, s17
 800a520:	ecbd 8b02 	vpop	{d8}
 800a524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a528:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800a52c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a530:	dcf4      	bgt.n	800a51c <__ieee754_powf+0x2c>
 800a532:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800a536:	dd08      	ble.n	800a54a <__ieee754_powf+0x5a>
 800a538:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800a53c:	d1ee      	bne.n	800a51c <__ieee754_powf+0x2c>
 800a53e:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800a542:	0064      	lsls	r4, r4, #1
 800a544:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800a548:	e7e6      	b.n	800a518 <__ieee754_powf+0x28>
 800a54a:	2f00      	cmp	r7, #0
 800a54c:	da20      	bge.n	800a590 <__ieee754_powf+0xa0>
 800a54e:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800a552:	da2d      	bge.n	800a5b0 <__ieee754_powf+0xc0>
 800a554:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800a558:	f2c0 827b 	blt.w	800aa52 <__ieee754_powf+0x562>
 800a55c:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800a560:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800a564:	fa48 f603 	asr.w	r6, r8, r3
 800a568:	fa06 f303 	lsl.w	r3, r6, r3
 800a56c:	4543      	cmp	r3, r8
 800a56e:	f040 8270 	bne.w	800aa52 <__ieee754_powf+0x562>
 800a572:	f006 0601 	and.w	r6, r6, #1
 800a576:	f1c6 0602 	rsb	r6, r6, #2
 800a57a:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800a57e:	d11f      	bne.n	800a5c0 <__ieee754_powf+0xd0>
 800a580:	2c00      	cmp	r4, #0
 800a582:	f280 8263 	bge.w	800aa4c <__ieee754_powf+0x55c>
 800a586:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a58a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800a58e:	e7c7      	b.n	800a520 <__ieee754_powf+0x30>
 800a590:	2600      	movs	r6, #0
 800a592:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800a596:	d1f0      	bne.n	800a57a <__ieee754_powf+0x8a>
 800a598:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800a59c:	f000 8250 	beq.w	800aa40 <__ieee754_powf+0x550>
 800a5a0:	dd08      	ble.n	800a5b4 <__ieee754_powf+0xc4>
 800a5a2:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800a8a8 <__ieee754_powf+0x3b8>
 800a5a6:	2c00      	cmp	r4, #0
 800a5a8:	bfa8      	it	ge
 800a5aa:	eeb0 0a68 	vmovge.f32	s0, s17
 800a5ae:	e7b7      	b.n	800a520 <__ieee754_powf+0x30>
 800a5b0:	2602      	movs	r6, #2
 800a5b2:	e7ee      	b.n	800a592 <__ieee754_powf+0xa2>
 800a5b4:	2c00      	cmp	r4, #0
 800a5b6:	f280 8246 	bge.w	800aa46 <__ieee754_powf+0x556>
 800a5ba:	eeb1 0a68 	vneg.f32	s0, s17
 800a5be:	e7af      	b.n	800a520 <__ieee754_powf+0x30>
 800a5c0:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800a5c4:	d102      	bne.n	800a5cc <__ieee754_powf+0xdc>
 800a5c6:	ee28 0a08 	vmul.f32	s0, s16, s16
 800a5ca:	e7a9      	b.n	800a520 <__ieee754_powf+0x30>
 800a5cc:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a5d0:	eeb0 0a48 	vmov.f32	s0, s16
 800a5d4:	d107      	bne.n	800a5e6 <__ieee754_powf+0xf6>
 800a5d6:	2f00      	cmp	r7, #0
 800a5d8:	db05      	blt.n	800a5e6 <__ieee754_powf+0xf6>
 800a5da:	ecbd 8b02 	vpop	{d8}
 800a5de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e2:	f000 badf 	b.w	800aba4 <__ieee754_sqrtf>
 800a5e6:	f000 fa4d 	bl	800aa84 <fabsf>
 800a5ea:	b125      	cbz	r5, 800a5f6 <__ieee754_powf+0x106>
 800a5ec:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800a5f0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800a5f4:	d115      	bne.n	800a622 <__ieee754_powf+0x132>
 800a5f6:	2c00      	cmp	r4, #0
 800a5f8:	bfbc      	itt	lt
 800a5fa:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800a5fe:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800a602:	2f00      	cmp	r7, #0
 800a604:	da8c      	bge.n	800a520 <__ieee754_powf+0x30>
 800a606:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800a60a:	4335      	orrs	r5, r6
 800a60c:	d104      	bne.n	800a618 <__ieee754_powf+0x128>
 800a60e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a612:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a616:	e783      	b.n	800a520 <__ieee754_powf+0x30>
 800a618:	2e01      	cmp	r6, #1
 800a61a:	d181      	bne.n	800a520 <__ieee754_powf+0x30>
 800a61c:	eeb1 0a40 	vneg.f32	s0, s0
 800a620:	e77e      	b.n	800a520 <__ieee754_powf+0x30>
 800a622:	0ff8      	lsrs	r0, r7, #31
 800a624:	3801      	subs	r0, #1
 800a626:	ea56 0300 	orrs.w	r3, r6, r0
 800a62a:	d104      	bne.n	800a636 <__ieee754_powf+0x146>
 800a62c:	ee38 8a48 	vsub.f32	s16, s16, s16
 800a630:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800a634:	e774      	b.n	800a520 <__ieee754_powf+0x30>
 800a636:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800a63a:	dd73      	ble.n	800a724 <__ieee754_powf+0x234>
 800a63c:	4b9b      	ldr	r3, [pc, #620]	; (800a8ac <__ieee754_powf+0x3bc>)
 800a63e:	429d      	cmp	r5, r3
 800a640:	dc08      	bgt.n	800a654 <__ieee754_powf+0x164>
 800a642:	2c00      	cmp	r4, #0
 800a644:	da0b      	bge.n	800a65e <__ieee754_powf+0x16e>
 800a646:	2000      	movs	r0, #0
 800a648:	ecbd 8b02 	vpop	{d8}
 800a64c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a650:	f000 baa2 	b.w	800ab98 <__math_oflowf>
 800a654:	4b96      	ldr	r3, [pc, #600]	; (800a8b0 <__ieee754_powf+0x3c0>)
 800a656:	429d      	cmp	r5, r3
 800a658:	dd08      	ble.n	800a66c <__ieee754_powf+0x17c>
 800a65a:	2c00      	cmp	r4, #0
 800a65c:	dcf3      	bgt.n	800a646 <__ieee754_powf+0x156>
 800a65e:	2000      	movs	r0, #0
 800a660:	ecbd 8b02 	vpop	{d8}
 800a664:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a668:	f000 ba90 	b.w	800ab8c <__math_uflowf>
 800a66c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a670:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a674:	eddf 6a8f 	vldr	s13, [pc, #572]	; 800a8b4 <__ieee754_powf+0x3c4>
 800a678:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800a67c:	eee0 6a67 	vfms.f32	s13, s0, s15
 800a680:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a684:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800a688:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a68c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a690:	eddf 7a89 	vldr	s15, [pc, #548]	; 800a8b8 <__ieee754_powf+0x3c8>
 800a694:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800a698:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800a8bc <__ieee754_powf+0x3cc>
 800a69c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a6a0:	ed9f 7a87 	vldr	s14, [pc, #540]	; 800a8c0 <__ieee754_powf+0x3d0>
 800a6a4:	eef0 6a67 	vmov.f32	s13, s15
 800a6a8:	eee0 6a07 	vfma.f32	s13, s0, s14
 800a6ac:	ee16 3a90 	vmov	r3, s13
 800a6b0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a6b4:	f023 030f 	bic.w	r3, r3, #15
 800a6b8:	ee06 3a90 	vmov	s13, r3
 800a6bc:	eee0 6a47 	vfms.f32	s13, s0, s14
 800a6c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a6c4:	3e01      	subs	r6, #1
 800a6c6:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800a6ca:	4306      	orrs	r6, r0
 800a6cc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a6d0:	f024 040f 	bic.w	r4, r4, #15
 800a6d4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800a6d8:	bf08      	it	eq
 800a6da:	eeb0 8a47 	vmoveq.f32	s16, s14
 800a6de:	ee07 4a10 	vmov	s14, r4
 800a6e2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800a6e6:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800a6ea:	ee07 3a90 	vmov	s15, r3
 800a6ee:	eee7 0a27 	vfma.f32	s1, s14, s15
 800a6f2:	ee07 4a10 	vmov	s14, r4
 800a6f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a6fa:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800a6fe:	ee17 1a10 	vmov	r1, s14
 800a702:	2900      	cmp	r1, #0
 800a704:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a708:	f340 817c 	ble.w	800aa04 <__ieee754_powf+0x514>
 800a70c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800a710:	f340 80f8 	ble.w	800a904 <__ieee754_powf+0x414>
 800a714:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a71c:	bf4c      	ite	mi
 800a71e:	2001      	movmi	r0, #1
 800a720:	2000      	movpl	r0, #0
 800a722:	e791      	b.n	800a648 <__ieee754_powf+0x158>
 800a724:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 800a728:	bf01      	itttt	eq
 800a72a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800a8c4 <__ieee754_powf+0x3d4>
 800a72e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800a732:	f06f 0317 	mvneq.w	r3, #23
 800a736:	ee17 5a90 	vmoveq	r5, s15
 800a73a:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800a73e:	bf18      	it	ne
 800a740:	2300      	movne	r3, #0
 800a742:	3a7f      	subs	r2, #127	; 0x7f
 800a744:	441a      	add	r2, r3
 800a746:	4b60      	ldr	r3, [pc, #384]	; (800a8c8 <__ieee754_powf+0x3d8>)
 800a748:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800a74c:	429d      	cmp	r5, r3
 800a74e:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800a752:	dd06      	ble.n	800a762 <__ieee754_powf+0x272>
 800a754:	4b5d      	ldr	r3, [pc, #372]	; (800a8cc <__ieee754_powf+0x3dc>)
 800a756:	429d      	cmp	r5, r3
 800a758:	f340 80a4 	ble.w	800a8a4 <__ieee754_powf+0x3b4>
 800a75c:	3201      	adds	r2, #1
 800a75e:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800a762:	2500      	movs	r5, #0
 800a764:	4b5a      	ldr	r3, [pc, #360]	; (800a8d0 <__ieee754_powf+0x3e0>)
 800a766:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800a76a:	ee07 1a10 	vmov	s14, r1
 800a76e:	edd3 5a00 	vldr	s11, [r3]
 800a772:	4b58      	ldr	r3, [pc, #352]	; (800a8d4 <__ieee754_powf+0x3e4>)
 800a774:	ee75 7a87 	vadd.f32	s15, s11, s14
 800a778:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a77c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800a780:	1049      	asrs	r1, r1, #1
 800a782:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800a786:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800a78a:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800a78e:	ee37 6a65 	vsub.f32	s12, s14, s11
 800a792:	ee07 1a90 	vmov	s15, r1
 800a796:	ee26 5a24 	vmul.f32	s10, s12, s9
 800a79a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800a79e:	ee15 7a10 	vmov	r7, s10
 800a7a2:	401f      	ands	r7, r3
 800a7a4:	ee06 7a90 	vmov	s13, r7
 800a7a8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800a7ac:	ee37 7a65 	vsub.f32	s14, s14, s11
 800a7b0:	ee65 7a05 	vmul.f32	s15, s10, s10
 800a7b4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800a7b8:	eddf 5a47 	vldr	s11, [pc, #284]	; 800a8d8 <__ieee754_powf+0x3e8>
 800a7bc:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800a8dc <__ieee754_powf+0x3ec>
 800a7c0:	eee7 5a87 	vfma.f32	s11, s15, s14
 800a7c4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800a8e0 <__ieee754_powf+0x3f0>
 800a7c8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800a7cc:	eddf 5a39 	vldr	s11, [pc, #228]	; 800a8b4 <__ieee754_powf+0x3c4>
 800a7d0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800a7d4:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800a8e4 <__ieee754_powf+0x3f4>
 800a7d8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800a7dc:	eddf 5a42 	vldr	s11, [pc, #264]	; 800a8e8 <__ieee754_powf+0x3f8>
 800a7e0:	ee26 6a24 	vmul.f32	s12, s12, s9
 800a7e4:	eee7 5a27 	vfma.f32	s11, s14, s15
 800a7e8:	ee35 7a26 	vadd.f32	s14, s10, s13
 800a7ec:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800a7f0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800a7f4:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800a7f8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800a7fc:	eef0 5a67 	vmov.f32	s11, s15
 800a800:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800a804:	ee75 5a87 	vadd.f32	s11, s11, s14
 800a808:	ee15 1a90 	vmov	r1, s11
 800a80c:	4019      	ands	r1, r3
 800a80e:	ee05 1a90 	vmov	s11, r1
 800a812:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a816:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800a81a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a81e:	ee67 7a85 	vmul.f32	s15, s15, s10
 800a822:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a826:	eeb0 6a67 	vmov.f32	s12, s15
 800a82a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800a82e:	ee16 1a10 	vmov	r1, s12
 800a832:	4019      	ands	r1, r3
 800a834:	ee07 1a10 	vmov	s14, r1
 800a838:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800a83c:	ee06 1a10 	vmov	s12, r1
 800a840:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a844:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a8ec <__ieee754_powf+0x3fc>
 800a848:	4929      	ldr	r1, [pc, #164]	; (800a8f0 <__ieee754_powf+0x400>)
 800a84a:	eddf 5a2a 	vldr	s11, [pc, #168]	; 800a8f4 <__ieee754_powf+0x404>
 800a84e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a852:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a8f8 <__ieee754_powf+0x408>
 800a856:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a85a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a85e:	ed91 7a00 	vldr	s14, [r1]
 800a862:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a866:	ee07 2a10 	vmov	s14, r2
 800a86a:	eef0 6a67 	vmov.f32	s13, s15
 800a86e:	4a23      	ldr	r2, [pc, #140]	; (800a8fc <__ieee754_powf+0x40c>)
 800a870:	eee6 6a25 	vfma.f32	s13, s12, s11
 800a874:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800a878:	ed92 5a00 	vldr	s10, [r2]
 800a87c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a880:	ee76 6a85 	vadd.f32	s13, s13, s10
 800a884:	ee76 6a87 	vadd.f32	s13, s13, s14
 800a888:	ee16 2a90 	vmov	r2, s13
 800a88c:	4013      	ands	r3, r2
 800a88e:	ee06 3a90 	vmov	s13, r3
 800a892:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a896:	ee37 7a45 	vsub.f32	s14, s14, s10
 800a89a:	eea6 7a65 	vfms.f32	s14, s12, s11
 800a89e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a8a2:	e70f      	b.n	800a6c4 <__ieee754_powf+0x1d4>
 800a8a4:	2501      	movs	r5, #1
 800a8a6:	e75d      	b.n	800a764 <__ieee754_powf+0x274>
 800a8a8:	00000000 	.word	0x00000000
 800a8ac:	3f7ffff3 	.word	0x3f7ffff3
 800a8b0:	3f800007 	.word	0x3f800007
 800a8b4:	3eaaaaab 	.word	0x3eaaaaab
 800a8b8:	3fb8aa3b 	.word	0x3fb8aa3b
 800a8bc:	36eca570 	.word	0x36eca570
 800a8c0:	3fb8aa00 	.word	0x3fb8aa00
 800a8c4:	4b800000 	.word	0x4b800000
 800a8c8:	001cc471 	.word	0x001cc471
 800a8cc:	005db3d6 	.word	0x005db3d6
 800a8d0:	080ceba8 	.word	0x080ceba8
 800a8d4:	fffff000 	.word	0xfffff000
 800a8d8:	3e6c3255 	.word	0x3e6c3255
 800a8dc:	3e53f142 	.word	0x3e53f142
 800a8e0:	3e8ba305 	.word	0x3e8ba305
 800a8e4:	3edb6db7 	.word	0x3edb6db7
 800a8e8:	3f19999a 	.word	0x3f19999a
 800a8ec:	3f76384f 	.word	0x3f76384f
 800a8f0:	080cebb8 	.word	0x080cebb8
 800a8f4:	3f763800 	.word	0x3f763800
 800a8f8:	369dc3a0 	.word	0x369dc3a0
 800a8fc:	080cebb0 	.word	0x080cebb0
 800a900:	3338aa3c 	.word	0x3338aa3c
 800a904:	f040 8093 	bne.w	800aa2e <__ieee754_powf+0x53e>
 800a908:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800a900 <__ieee754_powf+0x410>
 800a90c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a910:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800a914:	eef4 6ac7 	vcmpe.f32	s13, s14
 800a918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a91c:	f73f aefa 	bgt.w	800a714 <__ieee754_powf+0x224>
 800a920:	15db      	asrs	r3, r3, #23
 800a922:	3b7e      	subs	r3, #126	; 0x7e
 800a924:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800a928:	4118      	asrs	r0, r3
 800a92a:	4408      	add	r0, r1
 800a92c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800a930:	4a49      	ldr	r2, [pc, #292]	; (800aa58 <__ieee754_powf+0x568>)
 800a932:	3b7f      	subs	r3, #127	; 0x7f
 800a934:	411a      	asrs	r2, r3
 800a936:	4002      	ands	r2, r0
 800a938:	ee07 2a10 	vmov	s14, r2
 800a93c:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800a940:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a944:	f1c3 0317 	rsb	r3, r3, #23
 800a948:	4118      	asrs	r0, r3
 800a94a:	2900      	cmp	r1, #0
 800a94c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a950:	bfb8      	it	lt
 800a952:	4240      	neglt	r0, r0
 800a954:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800a958:	eddf 6a40 	vldr	s13, [pc, #256]	; 800aa5c <__ieee754_powf+0x56c>
 800a95c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800aa60 <__ieee754_powf+0x570>
 800a960:	ee17 3a10 	vmov	r3, s14
 800a964:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a968:	f023 030f 	bic.w	r3, r3, #15
 800a96c:	ee07 3a10 	vmov	s14, r3
 800a970:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a974:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a978:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800a97c:	eddf 7a39 	vldr	s15, [pc, #228]	; 800aa64 <__ieee754_powf+0x574>
 800a980:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a984:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800a988:	eef0 6a67 	vmov.f32	s13, s15
 800a98c:	eee7 6a06 	vfma.f32	s13, s14, s12
 800a990:	eef0 5a66 	vmov.f32	s11, s13
 800a994:	eee7 5a46 	vfms.f32	s11, s14, s12
 800a998:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a99c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a9a0:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800aa68 <__ieee754_powf+0x578>
 800a9a4:	eddf 5a31 	vldr	s11, [pc, #196]	; 800aa6c <__ieee754_powf+0x57c>
 800a9a8:	eea7 6a25 	vfma.f32	s12, s14, s11
 800a9ac:	eddf 5a30 	vldr	s11, [pc, #192]	; 800aa70 <__ieee754_powf+0x580>
 800a9b0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800a9b4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800aa74 <__ieee754_powf+0x584>
 800a9b8:	eea5 6a87 	vfma.f32	s12, s11, s14
 800a9bc:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800aa78 <__ieee754_powf+0x588>
 800a9c0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800a9c4:	eeb0 6a66 	vmov.f32	s12, s13
 800a9c8:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800a9cc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a9d0:	ee66 5a86 	vmul.f32	s11, s13, s12
 800a9d4:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a9d8:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800a9dc:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800a9e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9e8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a9ec:	ee10 3a10 	vmov	r3, s0
 800a9f0:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800a9f4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a9f8:	da1f      	bge.n	800aa3a <__ieee754_powf+0x54a>
 800a9fa:	f000 f84b 	bl	800aa94 <scalbnf>
 800a9fe:	ee20 0a08 	vmul.f32	s0, s0, s16
 800aa02:	e58d      	b.n	800a520 <__ieee754_powf+0x30>
 800aa04:	4a1d      	ldr	r2, [pc, #116]	; (800aa7c <__ieee754_powf+0x58c>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	dd07      	ble.n	800aa1a <__ieee754_powf+0x52a>
 800aa0a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800aa0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa12:	bf4c      	ite	mi
 800aa14:	2001      	movmi	r0, #1
 800aa16:	2000      	movpl	r0, #0
 800aa18:	e622      	b.n	800a660 <__ieee754_powf+0x170>
 800aa1a:	d108      	bne.n	800aa2e <__ieee754_powf+0x53e>
 800aa1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aa20:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800aa24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa28:	f6ff af7a 	blt.w	800a920 <__ieee754_powf+0x430>
 800aa2c:	e7ed      	b.n	800aa0a <__ieee754_powf+0x51a>
 800aa2e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800aa32:	f73f af75 	bgt.w	800a920 <__ieee754_powf+0x430>
 800aa36:	2000      	movs	r0, #0
 800aa38:	e78c      	b.n	800a954 <__ieee754_powf+0x464>
 800aa3a:	ee00 3a10 	vmov	s0, r3
 800aa3e:	e7de      	b.n	800a9fe <__ieee754_powf+0x50e>
 800aa40:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800aa44:	e56c      	b.n	800a520 <__ieee754_powf+0x30>
 800aa46:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800aa80 <__ieee754_powf+0x590>
 800aa4a:	e569      	b.n	800a520 <__ieee754_powf+0x30>
 800aa4c:	eeb0 0a48 	vmov.f32	s0, s16
 800aa50:	e566      	b.n	800a520 <__ieee754_powf+0x30>
 800aa52:	2600      	movs	r6, #0
 800aa54:	e591      	b.n	800a57a <__ieee754_powf+0x8a>
 800aa56:	bf00      	nop
 800aa58:	ff800000 	.word	0xff800000
 800aa5c:	3f317218 	.word	0x3f317218
 800aa60:	3f317200 	.word	0x3f317200
 800aa64:	35bfbe8c 	.word	0x35bfbe8c
 800aa68:	b5ddea0e 	.word	0xb5ddea0e
 800aa6c:	3331bb4c 	.word	0x3331bb4c
 800aa70:	388ab355 	.word	0x388ab355
 800aa74:	bb360b61 	.word	0xbb360b61
 800aa78:	3e2aaaab 	.word	0x3e2aaaab
 800aa7c:	43160000 	.word	0x43160000
 800aa80:	00000000 	.word	0x00000000

0800aa84 <fabsf>:
 800aa84:	ee10 3a10 	vmov	r3, s0
 800aa88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa8c:	ee00 3a10 	vmov	s0, r3
 800aa90:	4770      	bx	lr
	...

0800aa94 <scalbnf>:
 800aa94:	ee10 3a10 	vmov	r3, s0
 800aa98:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800aa9c:	d02b      	beq.n	800aaf6 <scalbnf+0x62>
 800aa9e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800aaa2:	d302      	bcc.n	800aaaa <scalbnf+0x16>
 800aaa4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800aaa8:	4770      	bx	lr
 800aaaa:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800aaae:	d123      	bne.n	800aaf8 <scalbnf+0x64>
 800aab0:	4b24      	ldr	r3, [pc, #144]	; (800ab44 <scalbnf+0xb0>)
 800aab2:	eddf 7a25 	vldr	s15, [pc, #148]	; 800ab48 <scalbnf+0xb4>
 800aab6:	4298      	cmp	r0, r3
 800aab8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800aabc:	db17      	blt.n	800aaee <scalbnf+0x5a>
 800aabe:	ee10 3a10 	vmov	r3, s0
 800aac2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800aac6:	3a19      	subs	r2, #25
 800aac8:	f24c 3150 	movw	r1, #50000	; 0xc350
 800aacc:	4288      	cmp	r0, r1
 800aace:	dd15      	ble.n	800aafc <scalbnf+0x68>
 800aad0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ab4c <scalbnf+0xb8>
 800aad4:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800ab50 <scalbnf+0xbc>
 800aad8:	ee10 3a10 	vmov	r3, s0
 800aadc:	eeb0 7a67 	vmov.f32	s14, s15
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	bfb8      	it	lt
 800aae4:	eef0 7a66 	vmovlt.f32	s15, s13
 800aae8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800aaec:	4770      	bx	lr
 800aaee:	eddf 7a19 	vldr	s15, [pc, #100]	; 800ab54 <scalbnf+0xc0>
 800aaf2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800aaf6:	4770      	bx	lr
 800aaf8:	0dd2      	lsrs	r2, r2, #23
 800aafa:	e7e5      	b.n	800aac8 <scalbnf+0x34>
 800aafc:	4410      	add	r0, r2
 800aafe:	28fe      	cmp	r0, #254	; 0xfe
 800ab00:	dce6      	bgt.n	800aad0 <scalbnf+0x3c>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	dd06      	ble.n	800ab14 <scalbnf+0x80>
 800ab06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ab0a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ab0e:	ee00 3a10 	vmov	s0, r3
 800ab12:	4770      	bx	lr
 800ab14:	f110 0f16 	cmn.w	r0, #22
 800ab18:	da09      	bge.n	800ab2e <scalbnf+0x9a>
 800ab1a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800ab54 <scalbnf+0xc0>
 800ab1e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800ab58 <scalbnf+0xc4>
 800ab22:	ee10 3a10 	vmov	r3, s0
 800ab26:	eeb0 7a67 	vmov.f32	s14, s15
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	e7d9      	b.n	800aae2 <scalbnf+0x4e>
 800ab2e:	3019      	adds	r0, #25
 800ab30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ab34:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ab38:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800ab5c <scalbnf+0xc8>
 800ab3c:	ee07 3a90 	vmov	s15, r3
 800ab40:	e7d7      	b.n	800aaf2 <scalbnf+0x5e>
 800ab42:	bf00      	nop
 800ab44:	ffff3cb0 	.word	0xffff3cb0
 800ab48:	4c000000 	.word	0x4c000000
 800ab4c:	7149f2ca 	.word	0x7149f2ca
 800ab50:	f149f2ca 	.word	0xf149f2ca
 800ab54:	0da24260 	.word	0x0da24260
 800ab58:	8da24260 	.word	0x8da24260
 800ab5c:	33000000 	.word	0x33000000

0800ab60 <with_errnof>:
 800ab60:	b513      	push	{r0, r1, r4, lr}
 800ab62:	4604      	mov	r4, r0
 800ab64:	ed8d 0a01 	vstr	s0, [sp, #4]
 800ab68:	f7ff f820 	bl	8009bac <__errno>
 800ab6c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800ab70:	6004      	str	r4, [r0, #0]
 800ab72:	b002      	add	sp, #8
 800ab74:	bd10      	pop	{r4, pc}

0800ab76 <xflowf>:
 800ab76:	b130      	cbz	r0, 800ab86 <xflowf+0x10>
 800ab78:	eef1 7a40 	vneg.f32	s15, s0
 800ab7c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ab80:	2022      	movs	r0, #34	; 0x22
 800ab82:	f7ff bfed 	b.w	800ab60 <with_errnof>
 800ab86:	eef0 7a40 	vmov.f32	s15, s0
 800ab8a:	e7f7      	b.n	800ab7c <xflowf+0x6>

0800ab8c <__math_uflowf>:
 800ab8c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ab94 <__math_uflowf+0x8>
 800ab90:	f7ff bff1 	b.w	800ab76 <xflowf>
 800ab94:	10000000 	.word	0x10000000

0800ab98 <__math_oflowf>:
 800ab98:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800aba0 <__math_oflowf+0x8>
 800ab9c:	f7ff bfeb 	b.w	800ab76 <xflowf>
 800aba0:	70000000 	.word	0x70000000

0800aba4 <__ieee754_sqrtf>:
 800aba4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800aba8:	4770      	bx	lr
 800abaa:	0000      	movs	r0, r0
 800abac:	0000      	movs	r0, r0
	...

0800abb0 <__kernel_rem_pio2>:
 800abb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb4:	ed2d 8b02 	vpush	{d8}
 800abb8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800abbc:	f112 0f14 	cmn.w	r2, #20
 800abc0:	9306      	str	r3, [sp, #24]
 800abc2:	9104      	str	r1, [sp, #16]
 800abc4:	4bc2      	ldr	r3, [pc, #776]	; (800aed0 <__kernel_rem_pio2+0x320>)
 800abc6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800abc8:	9009      	str	r0, [sp, #36]	; 0x24
 800abca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	9b06      	ldr	r3, [sp, #24]
 800abd2:	f103 33ff 	add.w	r3, r3, #4294967295
 800abd6:	bfa8      	it	ge
 800abd8:	1ed4      	subge	r4, r2, #3
 800abda:	9305      	str	r3, [sp, #20]
 800abdc:	bfb2      	itee	lt
 800abde:	2400      	movlt	r4, #0
 800abe0:	2318      	movge	r3, #24
 800abe2:	fb94 f4f3 	sdivge	r4, r4, r3
 800abe6:	f06f 0317 	mvn.w	r3, #23
 800abea:	fb04 3303 	mla	r3, r4, r3, r3
 800abee:	eb03 0a02 	add.w	sl, r3, r2
 800abf2:	9b00      	ldr	r3, [sp, #0]
 800abf4:	9a05      	ldr	r2, [sp, #20]
 800abf6:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800aec0 <__kernel_rem_pio2+0x310>
 800abfa:	eb03 0802 	add.w	r8, r3, r2
 800abfe:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ac00:	1aa7      	subs	r7, r4, r2
 800ac02:	ae20      	add	r6, sp, #128	; 0x80
 800ac04:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ac08:	2500      	movs	r5, #0
 800ac0a:	4545      	cmp	r5, r8
 800ac0c:	dd13      	ble.n	800ac36 <__kernel_rem_pio2+0x86>
 800ac0e:	9b06      	ldr	r3, [sp, #24]
 800ac10:	aa20      	add	r2, sp, #128	; 0x80
 800ac12:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ac16:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800ac1a:	f04f 0800 	mov.w	r8, #0
 800ac1e:	9b00      	ldr	r3, [sp, #0]
 800ac20:	4598      	cmp	r8, r3
 800ac22:	dc31      	bgt.n	800ac88 <__kernel_rem_pio2+0xd8>
 800ac24:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800aec0 <__kernel_rem_pio2+0x310>
 800ac28:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ac2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac30:	462f      	mov	r7, r5
 800ac32:	2600      	movs	r6, #0
 800ac34:	e01b      	b.n	800ac6e <__kernel_rem_pio2+0xbe>
 800ac36:	42ef      	cmn	r7, r5
 800ac38:	d407      	bmi.n	800ac4a <__kernel_rem_pio2+0x9a>
 800ac3a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ac3e:	f7f5 fd3f 	bl	80006c0 <__aeabi_i2d>
 800ac42:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ac46:	3501      	adds	r5, #1
 800ac48:	e7df      	b.n	800ac0a <__kernel_rem_pio2+0x5a>
 800ac4a:	ec51 0b18 	vmov	r0, r1, d8
 800ac4e:	e7f8      	b.n	800ac42 <__kernel_rem_pio2+0x92>
 800ac50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac54:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ac58:	f7f5 fab6 	bl	80001c8 <__aeabi_dmul>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac64:	f7f5 fbe0 	bl	8000428 <__adddf3>
 800ac68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac6c:	3601      	adds	r6, #1
 800ac6e:	9b05      	ldr	r3, [sp, #20]
 800ac70:	429e      	cmp	r6, r3
 800ac72:	f1a7 0708 	sub.w	r7, r7, #8
 800ac76:	ddeb      	ble.n	800ac50 <__kernel_rem_pio2+0xa0>
 800ac78:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac7c:	f108 0801 	add.w	r8, r8, #1
 800ac80:	ecab 7b02 	vstmia	fp!, {d7}
 800ac84:	3508      	adds	r5, #8
 800ac86:	e7ca      	b.n	800ac1e <__kernel_rem_pio2+0x6e>
 800ac88:	9b00      	ldr	r3, [sp, #0]
 800ac8a:	aa0c      	add	r2, sp, #48	; 0x30
 800ac8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac90:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac92:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ac94:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ac98:	9c00      	ldr	r4, [sp, #0]
 800ac9a:	930a      	str	r3, [sp, #40]	; 0x28
 800ac9c:	00e3      	lsls	r3, r4, #3
 800ac9e:	9308      	str	r3, [sp, #32]
 800aca0:	ab98      	add	r3, sp, #608	; 0x260
 800aca2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aca6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800acaa:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800acae:	ab70      	add	r3, sp, #448	; 0x1c0
 800acb0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800acb4:	46c3      	mov	fp, r8
 800acb6:	46a1      	mov	r9, r4
 800acb8:	f1b9 0f00 	cmp.w	r9, #0
 800acbc:	f1a5 0508 	sub.w	r5, r5, #8
 800acc0:	dc77      	bgt.n	800adb2 <__kernel_rem_pio2+0x202>
 800acc2:	ec47 6b10 	vmov	d0, r6, r7
 800acc6:	4650      	mov	r0, sl
 800acc8:	f000 fac2 	bl	800b250 <scalbn>
 800accc:	ec57 6b10 	vmov	r6, r7, d0
 800acd0:	2200      	movs	r2, #0
 800acd2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800acd6:	ee10 0a10 	vmov	r0, s0
 800acda:	4639      	mov	r1, r7
 800acdc:	f7f5 fa74 	bl	80001c8 <__aeabi_dmul>
 800ace0:	ec41 0b10 	vmov	d0, r0, r1
 800ace4:	f000 fb34 	bl	800b350 <floor>
 800ace8:	4b7a      	ldr	r3, [pc, #488]	; (800aed4 <__kernel_rem_pio2+0x324>)
 800acea:	ec51 0b10 	vmov	r0, r1, d0
 800acee:	2200      	movs	r2, #0
 800acf0:	f7f5 fa6a 	bl	80001c8 <__aeabi_dmul>
 800acf4:	4602      	mov	r2, r0
 800acf6:	460b      	mov	r3, r1
 800acf8:	4630      	mov	r0, r6
 800acfa:	4639      	mov	r1, r7
 800acfc:	f7f5 fb92 	bl	8000424 <__aeabi_dsub>
 800ad00:	460f      	mov	r7, r1
 800ad02:	4606      	mov	r6, r0
 800ad04:	f7f5 fdce 	bl	80008a4 <__aeabi_d2iz>
 800ad08:	9002      	str	r0, [sp, #8]
 800ad0a:	f7f5 fcd9 	bl	80006c0 <__aeabi_i2d>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	460b      	mov	r3, r1
 800ad12:	4630      	mov	r0, r6
 800ad14:	4639      	mov	r1, r7
 800ad16:	f7f5 fb85 	bl	8000424 <__aeabi_dsub>
 800ad1a:	f1ba 0f00 	cmp.w	sl, #0
 800ad1e:	4606      	mov	r6, r0
 800ad20:	460f      	mov	r7, r1
 800ad22:	dd6d      	ble.n	800ae00 <__kernel_rem_pio2+0x250>
 800ad24:	1e61      	subs	r1, r4, #1
 800ad26:	ab0c      	add	r3, sp, #48	; 0x30
 800ad28:	9d02      	ldr	r5, [sp, #8]
 800ad2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ad2e:	f1ca 0018 	rsb	r0, sl, #24
 800ad32:	fa43 f200 	asr.w	r2, r3, r0
 800ad36:	4415      	add	r5, r2
 800ad38:	4082      	lsls	r2, r0
 800ad3a:	1a9b      	subs	r3, r3, r2
 800ad3c:	aa0c      	add	r2, sp, #48	; 0x30
 800ad3e:	9502      	str	r5, [sp, #8]
 800ad40:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ad44:	f1ca 0217 	rsb	r2, sl, #23
 800ad48:	fa43 fb02 	asr.w	fp, r3, r2
 800ad4c:	f1bb 0f00 	cmp.w	fp, #0
 800ad50:	dd65      	ble.n	800ae1e <__kernel_rem_pio2+0x26e>
 800ad52:	9b02      	ldr	r3, [sp, #8]
 800ad54:	2200      	movs	r2, #0
 800ad56:	3301      	adds	r3, #1
 800ad58:	9302      	str	r3, [sp, #8]
 800ad5a:	4615      	mov	r5, r2
 800ad5c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ad60:	4294      	cmp	r4, r2
 800ad62:	f300 809f 	bgt.w	800aea4 <__kernel_rem_pio2+0x2f4>
 800ad66:	f1ba 0f00 	cmp.w	sl, #0
 800ad6a:	dd07      	ble.n	800ad7c <__kernel_rem_pio2+0x1cc>
 800ad6c:	f1ba 0f01 	cmp.w	sl, #1
 800ad70:	f000 80c1 	beq.w	800aef6 <__kernel_rem_pio2+0x346>
 800ad74:	f1ba 0f02 	cmp.w	sl, #2
 800ad78:	f000 80c7 	beq.w	800af0a <__kernel_rem_pio2+0x35a>
 800ad7c:	f1bb 0f02 	cmp.w	fp, #2
 800ad80:	d14d      	bne.n	800ae1e <__kernel_rem_pio2+0x26e>
 800ad82:	4632      	mov	r2, r6
 800ad84:	463b      	mov	r3, r7
 800ad86:	4954      	ldr	r1, [pc, #336]	; (800aed8 <__kernel_rem_pio2+0x328>)
 800ad88:	2000      	movs	r0, #0
 800ad8a:	f7f5 fb4b 	bl	8000424 <__aeabi_dsub>
 800ad8e:	4606      	mov	r6, r0
 800ad90:	460f      	mov	r7, r1
 800ad92:	2d00      	cmp	r5, #0
 800ad94:	d043      	beq.n	800ae1e <__kernel_rem_pio2+0x26e>
 800ad96:	4650      	mov	r0, sl
 800ad98:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800aec8 <__kernel_rem_pio2+0x318>
 800ad9c:	f000 fa58 	bl	800b250 <scalbn>
 800ada0:	4630      	mov	r0, r6
 800ada2:	4639      	mov	r1, r7
 800ada4:	ec53 2b10 	vmov	r2, r3, d0
 800ada8:	f7f5 fb3c 	bl	8000424 <__aeabi_dsub>
 800adac:	4606      	mov	r6, r0
 800adae:	460f      	mov	r7, r1
 800adb0:	e035      	b.n	800ae1e <__kernel_rem_pio2+0x26e>
 800adb2:	4b4a      	ldr	r3, [pc, #296]	; (800aedc <__kernel_rem_pio2+0x32c>)
 800adb4:	2200      	movs	r2, #0
 800adb6:	4630      	mov	r0, r6
 800adb8:	4639      	mov	r1, r7
 800adba:	f7f5 fa05 	bl	80001c8 <__aeabi_dmul>
 800adbe:	f7f5 fd71 	bl	80008a4 <__aeabi_d2iz>
 800adc2:	f7f5 fc7d 	bl	80006c0 <__aeabi_i2d>
 800adc6:	4602      	mov	r2, r0
 800adc8:	460b      	mov	r3, r1
 800adca:	ec43 2b18 	vmov	d8, r2, r3
 800adce:	4b44      	ldr	r3, [pc, #272]	; (800aee0 <__kernel_rem_pio2+0x330>)
 800add0:	2200      	movs	r2, #0
 800add2:	f7f5 f9f9 	bl	80001c8 <__aeabi_dmul>
 800add6:	4602      	mov	r2, r0
 800add8:	460b      	mov	r3, r1
 800adda:	4630      	mov	r0, r6
 800addc:	4639      	mov	r1, r7
 800adde:	f7f5 fb21 	bl	8000424 <__aeabi_dsub>
 800ade2:	f7f5 fd5f 	bl	80008a4 <__aeabi_d2iz>
 800ade6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800adea:	f84b 0b04 	str.w	r0, [fp], #4
 800adee:	ec51 0b18 	vmov	r0, r1, d8
 800adf2:	f7f5 fb19 	bl	8000428 <__adddf3>
 800adf6:	f109 39ff 	add.w	r9, r9, #4294967295
 800adfa:	4606      	mov	r6, r0
 800adfc:	460f      	mov	r7, r1
 800adfe:	e75b      	b.n	800acb8 <__kernel_rem_pio2+0x108>
 800ae00:	d106      	bne.n	800ae10 <__kernel_rem_pio2+0x260>
 800ae02:	1e63      	subs	r3, r4, #1
 800ae04:	aa0c      	add	r2, sp, #48	; 0x30
 800ae06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae0a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800ae0e:	e79d      	b.n	800ad4c <__kernel_rem_pio2+0x19c>
 800ae10:	4b34      	ldr	r3, [pc, #208]	; (800aee4 <__kernel_rem_pio2+0x334>)
 800ae12:	2200      	movs	r2, #0
 800ae14:	f7f5 fd32 	bl	800087c <__aeabi_dcmpge>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	d140      	bne.n	800ae9e <__kernel_rem_pio2+0x2ee>
 800ae1c:	4683      	mov	fp, r0
 800ae1e:	2200      	movs	r2, #0
 800ae20:	2300      	movs	r3, #0
 800ae22:	4630      	mov	r0, r6
 800ae24:	4639      	mov	r1, r7
 800ae26:	f7f5 fd0b 	bl	8000840 <__aeabi_dcmpeq>
 800ae2a:	2800      	cmp	r0, #0
 800ae2c:	f000 80c1 	beq.w	800afb2 <__kernel_rem_pio2+0x402>
 800ae30:	1e65      	subs	r5, r4, #1
 800ae32:	462b      	mov	r3, r5
 800ae34:	2200      	movs	r2, #0
 800ae36:	9900      	ldr	r1, [sp, #0]
 800ae38:	428b      	cmp	r3, r1
 800ae3a:	da6d      	bge.n	800af18 <__kernel_rem_pio2+0x368>
 800ae3c:	2a00      	cmp	r2, #0
 800ae3e:	f000 808a 	beq.w	800af56 <__kernel_rem_pio2+0x3a6>
 800ae42:	ab0c      	add	r3, sp, #48	; 0x30
 800ae44:	f1aa 0a18 	sub.w	sl, sl, #24
 800ae48:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 80ae 	beq.w	800afae <__kernel_rem_pio2+0x3fe>
 800ae52:	4650      	mov	r0, sl
 800ae54:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800aec8 <__kernel_rem_pio2+0x318>
 800ae58:	f000 f9fa 	bl	800b250 <scalbn>
 800ae5c:	1c6b      	adds	r3, r5, #1
 800ae5e:	00da      	lsls	r2, r3, #3
 800ae60:	9205      	str	r2, [sp, #20]
 800ae62:	ec57 6b10 	vmov	r6, r7, d0
 800ae66:	aa70      	add	r2, sp, #448	; 0x1c0
 800ae68:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800aedc <__kernel_rem_pio2+0x32c>
 800ae6c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800ae70:	462c      	mov	r4, r5
 800ae72:	f04f 0800 	mov.w	r8, #0
 800ae76:	2c00      	cmp	r4, #0
 800ae78:	f280 80d4 	bge.w	800b024 <__kernel_rem_pio2+0x474>
 800ae7c:	462c      	mov	r4, r5
 800ae7e:	2c00      	cmp	r4, #0
 800ae80:	f2c0 8102 	blt.w	800b088 <__kernel_rem_pio2+0x4d8>
 800ae84:	4b18      	ldr	r3, [pc, #96]	; (800aee8 <__kernel_rem_pio2+0x338>)
 800ae86:	461e      	mov	r6, r3
 800ae88:	ab70      	add	r3, sp, #448	; 0x1c0
 800ae8a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800ae8e:	1b2b      	subs	r3, r5, r4
 800ae90:	f04f 0900 	mov.w	r9, #0
 800ae94:	f04f 0a00 	mov.w	sl, #0
 800ae98:	2700      	movs	r7, #0
 800ae9a:	9306      	str	r3, [sp, #24]
 800ae9c:	e0e6      	b.n	800b06c <__kernel_rem_pio2+0x4bc>
 800ae9e:	f04f 0b02 	mov.w	fp, #2
 800aea2:	e756      	b.n	800ad52 <__kernel_rem_pio2+0x1a2>
 800aea4:	f8d8 3000 	ldr.w	r3, [r8]
 800aea8:	bb05      	cbnz	r5, 800aeec <__kernel_rem_pio2+0x33c>
 800aeaa:	b123      	cbz	r3, 800aeb6 <__kernel_rem_pio2+0x306>
 800aeac:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800aeb0:	f8c8 3000 	str.w	r3, [r8]
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	3201      	adds	r2, #1
 800aeb8:	f108 0804 	add.w	r8, r8, #4
 800aebc:	461d      	mov	r5, r3
 800aebe:	e74f      	b.n	800ad60 <__kernel_rem_pio2+0x1b0>
	...
 800aecc:	3ff00000 	.word	0x3ff00000
 800aed0:	080cec00 	.word	0x080cec00
 800aed4:	40200000 	.word	0x40200000
 800aed8:	3ff00000 	.word	0x3ff00000
 800aedc:	3e700000 	.word	0x3e700000
 800aee0:	41700000 	.word	0x41700000
 800aee4:	3fe00000 	.word	0x3fe00000
 800aee8:	080cebc0 	.word	0x080cebc0
 800aeec:	1acb      	subs	r3, r1, r3
 800aeee:	f8c8 3000 	str.w	r3, [r8]
 800aef2:	462b      	mov	r3, r5
 800aef4:	e7df      	b.n	800aeb6 <__kernel_rem_pio2+0x306>
 800aef6:	1e62      	subs	r2, r4, #1
 800aef8:	ab0c      	add	r3, sp, #48	; 0x30
 800aefa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aefe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800af02:	a90c      	add	r1, sp, #48	; 0x30
 800af04:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800af08:	e738      	b.n	800ad7c <__kernel_rem_pio2+0x1cc>
 800af0a:	1e62      	subs	r2, r4, #1
 800af0c:	ab0c      	add	r3, sp, #48	; 0x30
 800af0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af12:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800af16:	e7f4      	b.n	800af02 <__kernel_rem_pio2+0x352>
 800af18:	a90c      	add	r1, sp, #48	; 0x30
 800af1a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800af1e:	3b01      	subs	r3, #1
 800af20:	430a      	orrs	r2, r1
 800af22:	e788      	b.n	800ae36 <__kernel_rem_pio2+0x286>
 800af24:	3301      	adds	r3, #1
 800af26:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800af2a:	2900      	cmp	r1, #0
 800af2c:	d0fa      	beq.n	800af24 <__kernel_rem_pio2+0x374>
 800af2e:	9a08      	ldr	r2, [sp, #32]
 800af30:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800af34:	446a      	add	r2, sp
 800af36:	3a98      	subs	r2, #152	; 0x98
 800af38:	9208      	str	r2, [sp, #32]
 800af3a:	9a06      	ldr	r2, [sp, #24]
 800af3c:	a920      	add	r1, sp, #128	; 0x80
 800af3e:	18a2      	adds	r2, r4, r2
 800af40:	18e3      	adds	r3, r4, r3
 800af42:	f104 0801 	add.w	r8, r4, #1
 800af46:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800af4a:	9302      	str	r3, [sp, #8]
 800af4c:	9b02      	ldr	r3, [sp, #8]
 800af4e:	4543      	cmp	r3, r8
 800af50:	da04      	bge.n	800af5c <__kernel_rem_pio2+0x3ac>
 800af52:	461c      	mov	r4, r3
 800af54:	e6a2      	b.n	800ac9c <__kernel_rem_pio2+0xec>
 800af56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af58:	2301      	movs	r3, #1
 800af5a:	e7e4      	b.n	800af26 <__kernel_rem_pio2+0x376>
 800af5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af5e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800af62:	f7f5 fbad 	bl	80006c0 <__aeabi_i2d>
 800af66:	e8e5 0102 	strd	r0, r1, [r5], #8
 800af6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af6c:	46ab      	mov	fp, r5
 800af6e:	461c      	mov	r4, r3
 800af70:	f04f 0900 	mov.w	r9, #0
 800af74:	2600      	movs	r6, #0
 800af76:	2700      	movs	r7, #0
 800af78:	9b05      	ldr	r3, [sp, #20]
 800af7a:	4599      	cmp	r9, r3
 800af7c:	dd06      	ble.n	800af8c <__kernel_rem_pio2+0x3dc>
 800af7e:	9b08      	ldr	r3, [sp, #32]
 800af80:	e8e3 6702 	strd	r6, r7, [r3], #8
 800af84:	f108 0801 	add.w	r8, r8, #1
 800af88:	9308      	str	r3, [sp, #32]
 800af8a:	e7df      	b.n	800af4c <__kernel_rem_pio2+0x39c>
 800af8c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800af90:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800af94:	f7f5 f918 	bl	80001c8 <__aeabi_dmul>
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	4630      	mov	r0, r6
 800af9e:	4639      	mov	r1, r7
 800afa0:	f7f5 fa42 	bl	8000428 <__adddf3>
 800afa4:	f109 0901 	add.w	r9, r9, #1
 800afa8:	4606      	mov	r6, r0
 800afaa:	460f      	mov	r7, r1
 800afac:	e7e4      	b.n	800af78 <__kernel_rem_pio2+0x3c8>
 800afae:	3d01      	subs	r5, #1
 800afb0:	e747      	b.n	800ae42 <__kernel_rem_pio2+0x292>
 800afb2:	ec47 6b10 	vmov	d0, r6, r7
 800afb6:	f1ca 0000 	rsb	r0, sl, #0
 800afba:	f000 f949 	bl	800b250 <scalbn>
 800afbe:	ec57 6b10 	vmov	r6, r7, d0
 800afc2:	4ba0      	ldr	r3, [pc, #640]	; (800b244 <__kernel_rem_pio2+0x694>)
 800afc4:	ee10 0a10 	vmov	r0, s0
 800afc8:	2200      	movs	r2, #0
 800afca:	4639      	mov	r1, r7
 800afcc:	f7f5 fc56 	bl	800087c <__aeabi_dcmpge>
 800afd0:	b1f8      	cbz	r0, 800b012 <__kernel_rem_pio2+0x462>
 800afd2:	4b9d      	ldr	r3, [pc, #628]	; (800b248 <__kernel_rem_pio2+0x698>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	4630      	mov	r0, r6
 800afd8:	4639      	mov	r1, r7
 800afda:	f7f5 f8f5 	bl	80001c8 <__aeabi_dmul>
 800afde:	f7f5 fc61 	bl	80008a4 <__aeabi_d2iz>
 800afe2:	4680      	mov	r8, r0
 800afe4:	f7f5 fb6c 	bl	80006c0 <__aeabi_i2d>
 800afe8:	4b96      	ldr	r3, [pc, #600]	; (800b244 <__kernel_rem_pio2+0x694>)
 800afea:	2200      	movs	r2, #0
 800afec:	f7f5 f8ec 	bl	80001c8 <__aeabi_dmul>
 800aff0:	460b      	mov	r3, r1
 800aff2:	4602      	mov	r2, r0
 800aff4:	4639      	mov	r1, r7
 800aff6:	4630      	mov	r0, r6
 800aff8:	f7f5 fa14 	bl	8000424 <__aeabi_dsub>
 800affc:	f7f5 fc52 	bl	80008a4 <__aeabi_d2iz>
 800b000:	1c65      	adds	r5, r4, #1
 800b002:	ab0c      	add	r3, sp, #48	; 0x30
 800b004:	f10a 0a18 	add.w	sl, sl, #24
 800b008:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b00c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b010:	e71f      	b.n	800ae52 <__kernel_rem_pio2+0x2a2>
 800b012:	4630      	mov	r0, r6
 800b014:	4639      	mov	r1, r7
 800b016:	f7f5 fc45 	bl	80008a4 <__aeabi_d2iz>
 800b01a:	ab0c      	add	r3, sp, #48	; 0x30
 800b01c:	4625      	mov	r5, r4
 800b01e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b022:	e716      	b.n	800ae52 <__kernel_rem_pio2+0x2a2>
 800b024:	ab0c      	add	r3, sp, #48	; 0x30
 800b026:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b02a:	f7f5 fb49 	bl	80006c0 <__aeabi_i2d>
 800b02e:	4632      	mov	r2, r6
 800b030:	463b      	mov	r3, r7
 800b032:	f7f5 f8c9 	bl	80001c8 <__aeabi_dmul>
 800b036:	4642      	mov	r2, r8
 800b038:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b03c:	464b      	mov	r3, r9
 800b03e:	4630      	mov	r0, r6
 800b040:	4639      	mov	r1, r7
 800b042:	f7f5 f8c1 	bl	80001c8 <__aeabi_dmul>
 800b046:	3c01      	subs	r4, #1
 800b048:	4606      	mov	r6, r0
 800b04a:	460f      	mov	r7, r1
 800b04c:	e713      	b.n	800ae76 <__kernel_rem_pio2+0x2c6>
 800b04e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800b052:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800b056:	f7f5 f8b7 	bl	80001c8 <__aeabi_dmul>
 800b05a:	4602      	mov	r2, r0
 800b05c:	460b      	mov	r3, r1
 800b05e:	4648      	mov	r0, r9
 800b060:	4651      	mov	r1, sl
 800b062:	f7f5 f9e1 	bl	8000428 <__adddf3>
 800b066:	3701      	adds	r7, #1
 800b068:	4681      	mov	r9, r0
 800b06a:	468a      	mov	sl, r1
 800b06c:	9b00      	ldr	r3, [sp, #0]
 800b06e:	429f      	cmp	r7, r3
 800b070:	dc02      	bgt.n	800b078 <__kernel_rem_pio2+0x4c8>
 800b072:	9b06      	ldr	r3, [sp, #24]
 800b074:	429f      	cmp	r7, r3
 800b076:	ddea      	ble.n	800b04e <__kernel_rem_pio2+0x49e>
 800b078:	9a06      	ldr	r2, [sp, #24]
 800b07a:	ab48      	add	r3, sp, #288	; 0x120
 800b07c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800b080:	e9c6 9a00 	strd	r9, sl, [r6]
 800b084:	3c01      	subs	r4, #1
 800b086:	e6fa      	b.n	800ae7e <__kernel_rem_pio2+0x2ce>
 800b088:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	dc0b      	bgt.n	800b0a6 <__kernel_rem_pio2+0x4f6>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	dc39      	bgt.n	800b106 <__kernel_rem_pio2+0x556>
 800b092:	d05d      	beq.n	800b150 <__kernel_rem_pio2+0x5a0>
 800b094:	9b02      	ldr	r3, [sp, #8]
 800b096:	f003 0007 	and.w	r0, r3, #7
 800b09a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800b09e:	ecbd 8b02 	vpop	{d8}
 800b0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b0a8:	2b03      	cmp	r3, #3
 800b0aa:	d1f3      	bne.n	800b094 <__kernel_rem_pio2+0x4e4>
 800b0ac:	9b05      	ldr	r3, [sp, #20]
 800b0ae:	9500      	str	r5, [sp, #0]
 800b0b0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800b0b4:	eb0d 0403 	add.w	r4, sp, r3
 800b0b8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800b0bc:	46a2      	mov	sl, r4
 800b0be:	9b00      	ldr	r3, [sp, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	f1aa 0a08 	sub.w	sl, sl, #8
 800b0c6:	dc69      	bgt.n	800b19c <__kernel_rem_pio2+0x5ec>
 800b0c8:	46aa      	mov	sl, r5
 800b0ca:	f1ba 0f01 	cmp.w	sl, #1
 800b0ce:	f1a4 0408 	sub.w	r4, r4, #8
 800b0d2:	f300 8083 	bgt.w	800b1dc <__kernel_rem_pio2+0x62c>
 800b0d6:	9c05      	ldr	r4, [sp, #20]
 800b0d8:	ab48      	add	r3, sp, #288	; 0x120
 800b0da:	441c      	add	r4, r3
 800b0dc:	2000      	movs	r0, #0
 800b0de:	2100      	movs	r1, #0
 800b0e0:	2d01      	cmp	r5, #1
 800b0e2:	f300 809a 	bgt.w	800b21a <__kernel_rem_pio2+0x66a>
 800b0e6:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800b0ea:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800b0ee:	f1bb 0f00 	cmp.w	fp, #0
 800b0f2:	f040 8098 	bne.w	800b226 <__kernel_rem_pio2+0x676>
 800b0f6:	9b04      	ldr	r3, [sp, #16]
 800b0f8:	e9c3 7800 	strd	r7, r8, [r3]
 800b0fc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b100:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b104:	e7c6      	b.n	800b094 <__kernel_rem_pio2+0x4e4>
 800b106:	9e05      	ldr	r6, [sp, #20]
 800b108:	ab48      	add	r3, sp, #288	; 0x120
 800b10a:	441e      	add	r6, r3
 800b10c:	462c      	mov	r4, r5
 800b10e:	2000      	movs	r0, #0
 800b110:	2100      	movs	r1, #0
 800b112:	2c00      	cmp	r4, #0
 800b114:	da33      	bge.n	800b17e <__kernel_rem_pio2+0x5ce>
 800b116:	f1bb 0f00 	cmp.w	fp, #0
 800b11a:	d036      	beq.n	800b18a <__kernel_rem_pio2+0x5da>
 800b11c:	4602      	mov	r2, r0
 800b11e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b122:	9c04      	ldr	r4, [sp, #16]
 800b124:	e9c4 2300 	strd	r2, r3, [r4]
 800b128:	4602      	mov	r2, r0
 800b12a:	460b      	mov	r3, r1
 800b12c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800b130:	f7f5 f978 	bl	8000424 <__aeabi_dsub>
 800b134:	ae4a      	add	r6, sp, #296	; 0x128
 800b136:	2401      	movs	r4, #1
 800b138:	42a5      	cmp	r5, r4
 800b13a:	da29      	bge.n	800b190 <__kernel_rem_pio2+0x5e0>
 800b13c:	f1bb 0f00 	cmp.w	fp, #0
 800b140:	d002      	beq.n	800b148 <__kernel_rem_pio2+0x598>
 800b142:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b146:	4619      	mov	r1, r3
 800b148:	9b04      	ldr	r3, [sp, #16]
 800b14a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b14e:	e7a1      	b.n	800b094 <__kernel_rem_pio2+0x4e4>
 800b150:	9c05      	ldr	r4, [sp, #20]
 800b152:	ab48      	add	r3, sp, #288	; 0x120
 800b154:	441c      	add	r4, r3
 800b156:	2000      	movs	r0, #0
 800b158:	2100      	movs	r1, #0
 800b15a:	2d00      	cmp	r5, #0
 800b15c:	da09      	bge.n	800b172 <__kernel_rem_pio2+0x5c2>
 800b15e:	f1bb 0f00 	cmp.w	fp, #0
 800b162:	d002      	beq.n	800b16a <__kernel_rem_pio2+0x5ba>
 800b164:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b168:	4619      	mov	r1, r3
 800b16a:	9b04      	ldr	r3, [sp, #16]
 800b16c:	e9c3 0100 	strd	r0, r1, [r3]
 800b170:	e790      	b.n	800b094 <__kernel_rem_pio2+0x4e4>
 800b172:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b176:	f7f5 f957 	bl	8000428 <__adddf3>
 800b17a:	3d01      	subs	r5, #1
 800b17c:	e7ed      	b.n	800b15a <__kernel_rem_pio2+0x5aa>
 800b17e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b182:	f7f5 f951 	bl	8000428 <__adddf3>
 800b186:	3c01      	subs	r4, #1
 800b188:	e7c3      	b.n	800b112 <__kernel_rem_pio2+0x562>
 800b18a:	4602      	mov	r2, r0
 800b18c:	460b      	mov	r3, r1
 800b18e:	e7c8      	b.n	800b122 <__kernel_rem_pio2+0x572>
 800b190:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b194:	f7f5 f948 	bl	8000428 <__adddf3>
 800b198:	3401      	adds	r4, #1
 800b19a:	e7cd      	b.n	800b138 <__kernel_rem_pio2+0x588>
 800b19c:	e9da 8900 	ldrd	r8, r9, [sl]
 800b1a0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800b1a4:	9b00      	ldr	r3, [sp, #0]
 800b1a6:	3b01      	subs	r3, #1
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	4632      	mov	r2, r6
 800b1ac:	463b      	mov	r3, r7
 800b1ae:	4640      	mov	r0, r8
 800b1b0:	4649      	mov	r1, r9
 800b1b2:	f7f5 f939 	bl	8000428 <__adddf3>
 800b1b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	4640      	mov	r0, r8
 800b1c0:	4649      	mov	r1, r9
 800b1c2:	f7f5 f92f 	bl	8000424 <__aeabi_dsub>
 800b1c6:	4632      	mov	r2, r6
 800b1c8:	463b      	mov	r3, r7
 800b1ca:	f7f5 f92d 	bl	8000428 <__adddf3>
 800b1ce:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b1d2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b1d6:	ed8a 7b00 	vstr	d7, [sl]
 800b1da:	e770      	b.n	800b0be <__kernel_rem_pio2+0x50e>
 800b1dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b1e0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800b1e4:	4640      	mov	r0, r8
 800b1e6:	4632      	mov	r2, r6
 800b1e8:	463b      	mov	r3, r7
 800b1ea:	4649      	mov	r1, r9
 800b1ec:	f7f5 f91c 	bl	8000428 <__adddf3>
 800b1f0:	e9cd 0100 	strd	r0, r1, [sp]
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	460b      	mov	r3, r1
 800b1f8:	4640      	mov	r0, r8
 800b1fa:	4649      	mov	r1, r9
 800b1fc:	f7f5 f912 	bl	8000424 <__aeabi_dsub>
 800b200:	4632      	mov	r2, r6
 800b202:	463b      	mov	r3, r7
 800b204:	f7f5 f910 	bl	8000428 <__adddf3>
 800b208:	ed9d 7b00 	vldr	d7, [sp]
 800b20c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b210:	ed84 7b00 	vstr	d7, [r4]
 800b214:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b218:	e757      	b.n	800b0ca <__kernel_rem_pio2+0x51a>
 800b21a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b21e:	f7f5 f903 	bl	8000428 <__adddf3>
 800b222:	3d01      	subs	r5, #1
 800b224:	e75c      	b.n	800b0e0 <__kernel_rem_pio2+0x530>
 800b226:	9b04      	ldr	r3, [sp, #16]
 800b228:	9a04      	ldr	r2, [sp, #16]
 800b22a:	601f      	str	r7, [r3, #0]
 800b22c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800b230:	605c      	str	r4, [r3, #4]
 800b232:	609d      	str	r5, [r3, #8]
 800b234:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b238:	60d3      	str	r3, [r2, #12]
 800b23a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b23e:	6110      	str	r0, [r2, #16]
 800b240:	6153      	str	r3, [r2, #20]
 800b242:	e727      	b.n	800b094 <__kernel_rem_pio2+0x4e4>
 800b244:	41700000 	.word	0x41700000
 800b248:	3e700000 	.word	0x3e700000
 800b24c:	00000000 	.word	0x00000000

0800b250 <scalbn>:
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	ec55 4b10 	vmov	r4, r5, d0
 800b256:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b25a:	4606      	mov	r6, r0
 800b25c:	462b      	mov	r3, r5
 800b25e:	b999      	cbnz	r1, 800b288 <scalbn+0x38>
 800b260:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b264:	4323      	orrs	r3, r4
 800b266:	d03f      	beq.n	800b2e8 <scalbn+0x98>
 800b268:	4b35      	ldr	r3, [pc, #212]	; (800b340 <scalbn+0xf0>)
 800b26a:	4629      	mov	r1, r5
 800b26c:	ee10 0a10 	vmov	r0, s0
 800b270:	2200      	movs	r2, #0
 800b272:	f7f4 ffa9 	bl	80001c8 <__aeabi_dmul>
 800b276:	4b33      	ldr	r3, [pc, #204]	; (800b344 <scalbn+0xf4>)
 800b278:	429e      	cmp	r6, r3
 800b27a:	4604      	mov	r4, r0
 800b27c:	460d      	mov	r5, r1
 800b27e:	da10      	bge.n	800b2a2 <scalbn+0x52>
 800b280:	a327      	add	r3, pc, #156	; (adr r3, 800b320 <scalbn+0xd0>)
 800b282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b286:	e01f      	b.n	800b2c8 <scalbn+0x78>
 800b288:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800b28c:	4291      	cmp	r1, r2
 800b28e:	d10c      	bne.n	800b2aa <scalbn+0x5a>
 800b290:	ee10 2a10 	vmov	r2, s0
 800b294:	4620      	mov	r0, r4
 800b296:	4629      	mov	r1, r5
 800b298:	f7f5 f8c6 	bl	8000428 <__adddf3>
 800b29c:	4604      	mov	r4, r0
 800b29e:	460d      	mov	r5, r1
 800b2a0:	e022      	b.n	800b2e8 <scalbn+0x98>
 800b2a2:	460b      	mov	r3, r1
 800b2a4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b2a8:	3936      	subs	r1, #54	; 0x36
 800b2aa:	f24c 3250 	movw	r2, #50000	; 0xc350
 800b2ae:	4296      	cmp	r6, r2
 800b2b0:	dd0d      	ble.n	800b2ce <scalbn+0x7e>
 800b2b2:	2d00      	cmp	r5, #0
 800b2b4:	a11c      	add	r1, pc, #112	; (adr r1, 800b328 <scalbn+0xd8>)
 800b2b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ba:	da02      	bge.n	800b2c2 <scalbn+0x72>
 800b2bc:	a11c      	add	r1, pc, #112	; (adr r1, 800b330 <scalbn+0xe0>)
 800b2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2c2:	a319      	add	r3, pc, #100	; (adr r3, 800b328 <scalbn+0xd8>)
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f7f4 ff7e 	bl	80001c8 <__aeabi_dmul>
 800b2cc:	e7e6      	b.n	800b29c <scalbn+0x4c>
 800b2ce:	1872      	adds	r2, r6, r1
 800b2d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b2d4:	428a      	cmp	r2, r1
 800b2d6:	dcec      	bgt.n	800b2b2 <scalbn+0x62>
 800b2d8:	2a00      	cmp	r2, #0
 800b2da:	dd08      	ble.n	800b2ee <scalbn+0x9e>
 800b2dc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b2e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b2e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b2e8:	ec45 4b10 	vmov	d0, r4, r5
 800b2ec:	bd70      	pop	{r4, r5, r6, pc}
 800b2ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b2f2:	da08      	bge.n	800b306 <scalbn+0xb6>
 800b2f4:	2d00      	cmp	r5, #0
 800b2f6:	a10a      	add	r1, pc, #40	; (adr r1, 800b320 <scalbn+0xd0>)
 800b2f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2fc:	dac0      	bge.n	800b280 <scalbn+0x30>
 800b2fe:	a10e      	add	r1, pc, #56	; (adr r1, 800b338 <scalbn+0xe8>)
 800b300:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b304:	e7bc      	b.n	800b280 <scalbn+0x30>
 800b306:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b30a:	3236      	adds	r2, #54	; 0x36
 800b30c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b310:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b314:	4620      	mov	r0, r4
 800b316:	4b0c      	ldr	r3, [pc, #48]	; (800b348 <scalbn+0xf8>)
 800b318:	2200      	movs	r2, #0
 800b31a:	e7d5      	b.n	800b2c8 <scalbn+0x78>
 800b31c:	f3af 8000 	nop.w
 800b320:	c2f8f359 	.word	0xc2f8f359
 800b324:	01a56e1f 	.word	0x01a56e1f
 800b328:	8800759c 	.word	0x8800759c
 800b32c:	7e37e43c 	.word	0x7e37e43c
 800b330:	8800759c 	.word	0x8800759c
 800b334:	fe37e43c 	.word	0xfe37e43c
 800b338:	c2f8f359 	.word	0xc2f8f359
 800b33c:	81a56e1f 	.word	0x81a56e1f
 800b340:	43500000 	.word	0x43500000
 800b344:	ffff3cb0 	.word	0xffff3cb0
 800b348:	3c900000 	.word	0x3c900000
 800b34c:	00000000 	.word	0x00000000

0800b350 <floor>:
 800b350:	ec51 0b10 	vmov	r0, r1, d0
 800b354:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800b360:	2e13      	cmp	r6, #19
 800b362:	ee10 5a10 	vmov	r5, s0
 800b366:	ee10 8a10 	vmov	r8, s0
 800b36a:	460c      	mov	r4, r1
 800b36c:	dc31      	bgt.n	800b3d2 <floor+0x82>
 800b36e:	2e00      	cmp	r6, #0
 800b370:	da14      	bge.n	800b39c <floor+0x4c>
 800b372:	a333      	add	r3, pc, #204	; (adr r3, 800b440 <floor+0xf0>)
 800b374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b378:	f7f5 f856 	bl	8000428 <__adddf3>
 800b37c:	2200      	movs	r2, #0
 800b37e:	2300      	movs	r3, #0
 800b380:	f7f5 fa86 	bl	8000890 <__aeabi_dcmpgt>
 800b384:	b138      	cbz	r0, 800b396 <floor+0x46>
 800b386:	2c00      	cmp	r4, #0
 800b388:	da53      	bge.n	800b432 <floor+0xe2>
 800b38a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800b38e:	4325      	orrs	r5, r4
 800b390:	d052      	beq.n	800b438 <floor+0xe8>
 800b392:	4c2d      	ldr	r4, [pc, #180]	; (800b448 <floor+0xf8>)
 800b394:	2500      	movs	r5, #0
 800b396:	4621      	mov	r1, r4
 800b398:	4628      	mov	r0, r5
 800b39a:	e024      	b.n	800b3e6 <floor+0x96>
 800b39c:	4f2b      	ldr	r7, [pc, #172]	; (800b44c <floor+0xfc>)
 800b39e:	4137      	asrs	r7, r6
 800b3a0:	ea01 0307 	and.w	r3, r1, r7
 800b3a4:	4303      	orrs	r3, r0
 800b3a6:	d01e      	beq.n	800b3e6 <floor+0x96>
 800b3a8:	a325      	add	r3, pc, #148	; (adr r3, 800b440 <floor+0xf0>)
 800b3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ae:	f7f5 f83b 	bl	8000428 <__adddf3>
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	f7f5 fa6b 	bl	8000890 <__aeabi_dcmpgt>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d0eb      	beq.n	800b396 <floor+0x46>
 800b3be:	2c00      	cmp	r4, #0
 800b3c0:	bfbe      	ittt	lt
 800b3c2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b3c6:	4133      	asrlt	r3, r6
 800b3c8:	18e4      	addlt	r4, r4, r3
 800b3ca:	ea24 0407 	bic.w	r4, r4, r7
 800b3ce:	2500      	movs	r5, #0
 800b3d0:	e7e1      	b.n	800b396 <floor+0x46>
 800b3d2:	2e33      	cmp	r6, #51	; 0x33
 800b3d4:	dd0b      	ble.n	800b3ee <floor+0x9e>
 800b3d6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b3da:	d104      	bne.n	800b3e6 <floor+0x96>
 800b3dc:	ee10 2a10 	vmov	r2, s0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	f7f5 f821 	bl	8000428 <__adddf3>
 800b3e6:	ec41 0b10 	vmov	d0, r0, r1
 800b3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3ee:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800b3f2:	f04f 37ff 	mov.w	r7, #4294967295
 800b3f6:	40df      	lsrs	r7, r3
 800b3f8:	4238      	tst	r0, r7
 800b3fa:	d0f4      	beq.n	800b3e6 <floor+0x96>
 800b3fc:	a310      	add	r3, pc, #64	; (adr r3, 800b440 <floor+0xf0>)
 800b3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b402:	f7f5 f811 	bl	8000428 <__adddf3>
 800b406:	2200      	movs	r2, #0
 800b408:	2300      	movs	r3, #0
 800b40a:	f7f5 fa41 	bl	8000890 <__aeabi_dcmpgt>
 800b40e:	2800      	cmp	r0, #0
 800b410:	d0c1      	beq.n	800b396 <floor+0x46>
 800b412:	2c00      	cmp	r4, #0
 800b414:	da0a      	bge.n	800b42c <floor+0xdc>
 800b416:	2e14      	cmp	r6, #20
 800b418:	d101      	bne.n	800b41e <floor+0xce>
 800b41a:	3401      	adds	r4, #1
 800b41c:	e006      	b.n	800b42c <floor+0xdc>
 800b41e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b422:	2301      	movs	r3, #1
 800b424:	40b3      	lsls	r3, r6
 800b426:	441d      	add	r5, r3
 800b428:	45a8      	cmp	r8, r5
 800b42a:	d8f6      	bhi.n	800b41a <floor+0xca>
 800b42c:	ea25 0507 	bic.w	r5, r5, r7
 800b430:	e7b1      	b.n	800b396 <floor+0x46>
 800b432:	2500      	movs	r5, #0
 800b434:	462c      	mov	r4, r5
 800b436:	e7ae      	b.n	800b396 <floor+0x46>
 800b438:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b43c:	e7ab      	b.n	800b396 <floor+0x46>
 800b43e:	bf00      	nop
 800b440:	8800759c 	.word	0x8800759c
 800b444:	7e37e43c 	.word	0x7e37e43c
 800b448:	bff00000 	.word	0xbff00000
 800b44c:	000fffff 	.word	0x000fffff

0800b450 <_init>:
 800b450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b452:	bf00      	nop
 800b454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b456:	bc08      	pop	{r3}
 800b458:	469e      	mov	lr, r3
 800b45a:	4770      	bx	lr

0800b45c <_fini>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	bf00      	nop
 800b460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b462:	bc08      	pop	{r3}
 800b464:	469e      	mov	lr, r3
 800b466:	4770      	bx	lr
