xpm_cdc.sv,systemverilog,xil_defaultlib,../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_147MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../vga.srcs/sources_1/ip/clk_147MHz/clk_147MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clk_147MHz.v,verilog,xil_defaultlib,../../../../vga.srcs/sources_1/ip/clk_147MHz/clk_147MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
