# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 364
attribute \top 1
attribute \src "dut.sv:1.1-24.10"
module \gen_test2
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.29-1.30"
  wire width 9 output 4 \y
  attribute \src "dut.sv:8.11-8.16"
  attribute \reg 1
  attribute \unused_bits "1 2 3 4 5 6 7"
  wire width 9 \carry
  attribute \src "dut.sv:10.1-22.4"
  attribute \always_ff 1
  cell $dff $procdff$362
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D \carry [8]
    connect \Q \y [8]
    connect \CLK \clk
  end
  connect \carry [0] 1'0
end
