Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../CompArch_Project_Xilinx_project/Reg_File.v" in library work
Compiling verilog file "Processor.vf" in library work
Module <Reg_File> compiled
Module <FD16RE_MXILINX_Processor> compiled
Module <Processor> compiled
No errors in compilation
Analysis of file <"Processor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Processor> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor> in library <work>.

Analyzing hierarchy for module <Reg_File> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Processor>.
Module <Processor> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_15_0" for instance <XLXI_15> in unit <Processor>.
    Set user-defined property "HU_SET =  XLXI_16_1" for instance <XLXI_16> in unit <Processor>.
    Set user-defined property "HU_SET =  XLXI_17_2" for instance <XLXI_17> in unit <Processor>.
Analyzing module <FD16RE_MXILINX_Processor.1> in library <work>.
Module <FD16RE_MXILINX_Processor.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor.1>.
Analyzing module <FD16RE_MXILINX_Processor.2> in library <work>.
Module <FD16RE_MXILINX_Processor.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor.2>.
Analyzing module <FD16RE_MXILINX_Processor.3> in library <work>.
Module <FD16RE_MXILINX_Processor.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor.3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor.3>.
Analyzing module <Reg_File> in library <work>.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 36: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 37: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 38: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 39: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 40: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 41: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 42: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 43: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 44: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 45: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 46: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 47: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 48: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 49: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 50: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "../CompArch_Project_Xilinx_project/Reg_File.v" line 51: Signal RF in initial block is partially initialized. The initialization will be ignored.
Module <Reg_File> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Reg_File>.
    Related source file is "../CompArch_Project_Xilinx_project/Reg_File.v".
    Found 256-bit register for signal <RF>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RF>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Reg_File> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_1>.
    Related source file is "Processor.vf".
Unit <FD16RE_MXILINX_Processor_1> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_2>.
    Related source file is "Processor.vf".
Unit <FD16RE_MXILINX_Processor_2> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_3>.
    Related source file is "Processor.vf".
Unit <FD16RE_MXILINX_Processor_3> synthesized.


Synthesizing Unit <Processor>.
    Related source file is "Processor.vf".
Unit <Processor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 16-bit register                                       : 16
# Multiplexers                                         : 1
 16-bit 16-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <RF_0_0> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_1> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_2> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_3> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_4> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_5> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_6> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_7> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_8> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_9> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_10> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_11> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_12> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_13> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_14> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_15> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 304
 Flip-Flops                                            : 304
# Multiplexers                                         : 16
 1-bit 16-to-1 multiplexer                             : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RF_0_0> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_1> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_2> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_3> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_4> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_5> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_6> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_7> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_8> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_9> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_10> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_11> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_12> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_13> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_14> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_15> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Processor> ...

Optimizing unit <Reg_File> ...

Optimizing unit <FD16RE_MXILINX_Processor_1> ...

Optimizing unit <FD16RE_MXILINX_Processor_2> ...

Optimizing unit <FD16RE_MXILINX_Processor_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processor, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Processor.ngr
Top Level Output File Name         : Processor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 106

Cell Usage :
# BELS                             : 279
#      GND                         : 1
#      LUT2                        : 16
#      LUT3                        : 146
#      LUT4                        : 2
#      MUXF5                       : 66
#      MUXF6                       : 32
#      MUXF7                       : 16
# FlipFlops/Latches                : 288
#      FDE                         : 240
#      FDRE                        : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 105
#      IBUF                        : 41
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      231  out of   4656     4%  
 Number of Slice Flip Flops:            288  out of   9312     3%  
 Number of 4 input LUTs:                164  out of   9312     1%  
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    232    45%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 288   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.343ns (Maximum Frequency: 230.278MHz)
   Minimum input arrival time before clock: 5.889ns
   Maximum output required time after clock: 7.754ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.343ns (frequency: 230.278MHz)
  Total number of paths / destination ports: 736 / 272
-------------------------------------------------------------------------
Delay:               4.343ns (Levels of Logic = 5)
  Source:            XLXI_15/I_Q8 (FF)
  Destination:       XLXI_17/I_Q0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_15/I_Q8 to XLXI_17/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           144   0.591   1.377  I_Q8 (Q<8>)
     end scope: 'XLXI_15'
     LUT2:I1->O            1   0.704   0.000  XLXI_18/mux_8 (XLXI_18/mux_8)
     MUXF5:I0->O           1   0.321   0.000  XLXI_18/mux_6_f5 (XLXI_18/mux_6_f5)
     MUXF6:I0->O           1   0.521   0.000  XLXI_18/mux_4_f6 (XLXI_18/mux_4_f6)
     MUXF7:I0->O           2   0.521   0.000  XLXI_18/mux_2_f7 (read_data_0_OBUF)
     begin scope: 'XLXI_17'
     FDRE:D                    0.308          I_Q0
    ----------------------------------------
    Total                      4.343ns (2.966ns logic, 1.377ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 1376 / 320
-------------------------------------------------------------------------
Offset:              5.889ns (Levels of Logic = 3)
  Source:            write_address<1> (PAD)
  Destination:       XLXI_18/RF_3_15 (FF)
  Destination Clock: Clock rising

  Data Path: write_address<1> to XLXI_18/RF_3_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.052  write_address_1_IBUF (write_address_1_IBUF)
     LUT3:I2->O            2   0.704   0.622  XLXI_18/RF_2_not000111 (XLXI_18/N12)
     LUT3:I0->O           16   0.704   1.034  XLXI_18/RF_3_not00011 (XLXI_18/RF_3_not0001)
     FDE:CE                    0.555          XLXI_18/RF_3_0
    ----------------------------------------
    Total                      5.889ns (3.181ns logic, 2.708ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 528 / 64
-------------------------------------------------------------------------
Offset:              7.754ns (Levels of Logic = 6)
  Source:            XLXI_15/I_Q8 (FF)
  Destination:       read_data<15> (PAD)
  Source Clock:      Clock rising

  Data Path: XLXI_15/I_Q8 to read_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           144   0.591   1.377  I_Q8 (Q<8>)
     end scope: 'XLXI_15'
     LUT2:I1->O            1   0.704   0.000  XLXI_18/mux_8 (XLXI_18/mux_8)
     MUXF5:I0->O           1   0.321   0.000  XLXI_18/mux_6_f5 (XLXI_18/mux_6_f5)
     MUXF6:I0->O           1   0.521   0.000  XLXI_18/mux_4_f6 (XLXI_18/mux_4_f6)
     MUXF7:I0->O           2   0.521   0.447  XLXI_18/mux_2_f7 (read_data_0_OBUF)
     OBUF:I->O                 3.272          read_data_0_OBUF (read_data<0>)
    ----------------------------------------
    Total                      7.754ns (5.930ns logic, 1.824ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 266820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    1 (   0 filtered)

