
---------- Begin Simulation Statistics ----------
simSeconds                                   0.058776                       # Number of seconds simulated (Second)
simTicks                                  58776128250                       # Number of ticks simulated (Tick)
finalTick                                 58776128250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1221.53                       # Real time elapsed on the host (Second)
hostTickRate                                 48116669                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     765508                       # Number of bytes of host memory used (Byte)
simInsts                                    111921753                       # Number of instructions simulated (Count)
simOps                                      203385577                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    91624                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     166500                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       235104514                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       75994892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      75934863                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3617                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              614959                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           739376                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                392                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          234787191                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.323420                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.114557                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                209527870     89.24%     89.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  7058859      3.01%     92.25% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5776640      2.46%     94.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2184163      0.93%     95.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  5368846      2.29%     97.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1714232      0.73%     98.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1776621      0.76%     99.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   975715      0.42%     99.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   404245      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            234787191                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  16453      2.12%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   121      0.02%      2.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   145      0.02%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   51      0.01%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.16% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           698889     89.92%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     92.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1869      0.24%     92.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1062      0.14%     92.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1341      0.17%     92.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           57303      7.37%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        25211      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     44715016     58.89%     58.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          263      0.00%     58.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2964      0.00%     58.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4755932      6.26%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          484      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1596      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        30404      0.04%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4617      0.01%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3697      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1292      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     65.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7758709     10.22%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           16      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3013109      3.97%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1504390      1.98%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       197852      0.26%     81.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       313047      0.41%     82.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9851273     12.97%     95.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      3754910      4.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      75934863                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.322983                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             777255                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.010236                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               319299445                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               42889210                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       42205893                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 68138344                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                33722083                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        33615041                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   42238939                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    34447968                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         75904642                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     10036017                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    30221                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          14103010                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7732507                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     4066993                       # Number of stores executed (Count)
system.cpu0.numRate                          0.322855                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1806                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         317323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   40754503                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     75381105                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.768798                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.768798                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.173346                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.173346                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  63289591                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 29431432                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   43672017                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  26853517                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   44554265                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  24644192                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 31586252                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9994001                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      4072933                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       254412                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       252858                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7784368                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7724423                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8906                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             4620241                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                4616552                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999202                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18381                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9766                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5423                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4343                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          856                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         508231                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            786                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8469                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    234714137                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.321161                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.454428                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      219715686     93.61%     93.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3577572      1.52%     95.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1011904      0.43%     95.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2002111      0.85%     96.42% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         721777      0.31%     96.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          63086      0.03%     96.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         106898      0.05%     96.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         191358      0.08%     96.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7323745      3.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    234714137                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            40754503                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              75381105                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   13954475                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9906208                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        368                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7687128                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  33561545                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   55285003                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7557                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        11515      0.02%      0.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     44376065     58.87%     58.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          246      0.00%     58.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2705      0.00%     58.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4753133      6.31%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     65.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11538      0.02%     65.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     65.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3048      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     65.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7754366     10.29%     75.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     75.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006582      3.99%     79.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     79.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1502214      1.99%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       140147      0.19%     81.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       293954      0.39%     82.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9766061     12.96%     95.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      3754313      4.98%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     75381105                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7323745                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      7942987                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7942987                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7942987                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7942987                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      6060802                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        6060802                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      6060802                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       6060802                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 253584694995                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 253584694995                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 253584694995                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 253584694995                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     14003789                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     14003789                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     14003789                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     14003789                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.432797                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.432797                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.432797                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.432797                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41840.121983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41840.121983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41840.121983                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41840.121983                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     14110171                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          384                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       217722                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     64.808200                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           96                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       502006                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           502006                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      4617725                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      4617725                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      4617725                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      4617725                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1443077                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1443077                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1443077                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1443077                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 130476705245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 130476705245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 130476705245                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 130476705245                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.103049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.103049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.103049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.103049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 90415.622482                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 90415.622482                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 90415.622482                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 90415.622482                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1441905                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          150                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          150                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       646500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       646500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184783                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184783                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 19014.705882                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 19014.705882                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1669250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1669250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184783                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184783                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 49095.588235                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 49095.588235                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          184                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4365092                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4365092                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      5590593                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      5590593                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 208744089750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 208744089750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9955685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9955685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.561548                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.561548                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 37338.452245                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 37338.452245                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      4617702                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      4617702                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       972891                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       972891                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  85872506000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  85872506000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.097722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.097722                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 88265.289740                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 88265.289740                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3577895                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3577895                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       470209                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       470209                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  44840605245                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  44840605245                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      4048104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      4048104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.116155                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.116155                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 95363.136914                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 95363.136914                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           23                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           23                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       470186                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       470186                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  44604199245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  44604199245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.116150                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.116150                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 94865.009262                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 94865.009262                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.162083                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             9386435                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1443036                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              6.504644                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             150250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.162083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          886                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          29451350                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         29451350                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3615205                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            220680293                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7507444                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2973025                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11224                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             4613724                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1199                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              76110847                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5640                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4761918                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      41189530                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7784368                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           4640356                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    230006599                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  24798                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 788                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5407                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4622141                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3428                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         234787191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.324644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.449690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               220998155     94.13%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1165858      0.50%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  901288      0.38%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2370611      1.01%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1866588      0.80%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  132753      0.06%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  207272      0.09%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  389151      0.17%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 6755515      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           234787191                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.033110                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.175197                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4618213                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4618213                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4618213                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4618213                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3928                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3928                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3928                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3928                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    202620499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    202620499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    202620499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    202620499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4622141                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4622141                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4622141                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4622141                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000850                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000850                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000850                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000850                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 51583.630092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 51583.630092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 51583.630092                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 51583.630092                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1632                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    116.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2619                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2619                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          783                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          783                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          783                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3145                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3145                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3145                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3145                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    161159999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    161159999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    161159999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    161159999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000680                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 51243.242925                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 51243.242925                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 51243.242925                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 51243.242925                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2619                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4618213                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4618213                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3928                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3928                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    202620499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    202620499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4622141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4622141                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000850                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000850                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 51583.630092                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 51583.630092                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          783                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          783                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3145                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3145                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    161159999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    161159999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 51243.242925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 51243.242925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.542703                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4621357                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3144                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1469.897265                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              74250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.542703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.995201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.995201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          144                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           85                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          217                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           9247426                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          9247426                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11224                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  23628010                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                10725712                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              75996070                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 849                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9994001                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                4072933                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  555                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     1783                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                10598454                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           272                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2834                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7384                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10218                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                75830050                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               75820934                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 55174743                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 90582687                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.322499                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.609109                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      13768                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  87793                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  66                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                272                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24666                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  17                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 59777                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9906208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            86.915913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          132.081341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4570093     46.13%     46.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             1040612     10.50%     56.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              402545      4.06%     60.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              435993      4.40%     65.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              117053      1.18%     66.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              122513      1.24%     67.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               76934      0.78%     68.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               94537      0.95%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               81095      0.82%     70.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               97306      0.98%     71.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             92527      0.93%     71.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             77541      0.78%     72.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             67657      0.68%     73.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             73596      0.74%     74.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             23469      0.24%     74.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             26845      0.27%     74.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             14361      0.14%     74.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             22445      0.23%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            122276      1.23%     76.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             16713      0.17%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            122595      1.24%     77.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            237091      2.39%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            248418      2.51%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            261152      2.64%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            355040      3.58%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            152656      1.54%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            134671      1.36%     91.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             41365      0.42%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             50539      0.51%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             36275      0.37%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          690295      6.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9906208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9970300                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4067021                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    16100                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     7608                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4622979                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1129                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11224                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4642403                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               48251095                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          7961                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  9076133                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            172798375                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              76075218                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1752741                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2095529                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  8570                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             168021405                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          114038616                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  233231712                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                63504023                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 43718067                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            112968034                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1070573                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    270                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                248                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17689832                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       303246929                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      151852029                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                40754503                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  75381105                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2325                       # Number of system calls (Count)
system.cpu1.numCycles                       198315693                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       42607249                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     201                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      42671614                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   126                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10718                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            17141                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          198309034                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.215177                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.851982                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                181521275     91.53%     91.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6433161      3.24%     94.78% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  3591802      1.81%     96.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1658639      0.84%     97.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  2610289      1.32%     98.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1529675      0.77%     99.51% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   774216      0.39%     99.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   175711      0.09%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    14266      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            198309034                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1131      0.78%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            79678     54.87%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     55.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    68      0.05%     55.69% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   40      0.03%     55.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             3513      2.42%     58.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           60790     41.86%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          541      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     28468162     66.71%     66.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     66.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     66.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1750065      4.10%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     70.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1750005      4.10%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1500000      3.52%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       384379      0.90%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       250751      0.59%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      4817214     11.29%     91.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      3750126      8.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      42671614                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.215170                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             145220                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003403                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               250518370                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               26116996                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       26103134                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 33279238                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                16501178                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        16500483                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   26104716                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    16711577                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         42671126                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      5201519                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      488                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           9202347                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       4266184                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     4000828                       # Number of stores executed (Count)
system.cpu1.numRate                          0.215168                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           6659                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1018944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   23680566                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     42596726                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              8.374618                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         8.374618                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.119408                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.119408                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  42606267                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 16937678                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   19500489                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12750316                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   21330210                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  16297955                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 17735548                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       5134848                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      4001236                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       250481                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       250226                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                4267581                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          4266854                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              246                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3883584                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3883428                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999960                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            175                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             152                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9776                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              229                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    198307579                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.214801                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.123559                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      187377573     94.49%     94.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        3677699      1.85%     96.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1297480      0.65%     97.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1410180      0.71%     97.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         708652      0.36%     98.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         382571      0.19%     98.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         114666      0.06%     98.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          51996      0.03%     98.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        3286762      1.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    198307579                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            23680566                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              42596726                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    9134173                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      5133586                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   4265610                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  16500320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   34213914                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     28462028     66.82%     66.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     66.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     66.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1750029      4.11%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1750000      4.11%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1500000      3.52%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       383484      0.90%     79.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       250505      0.59%     80.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      4750102     11.15%     91.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      3750082      8.80%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     42596726                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      3286762                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      5118333                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          5118333                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      5118333                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         5118333                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      4016408                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        4016408                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      4016408                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       4016408                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 150403643247                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 150403643247                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 150403643247                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 150403643247                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      9134741                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      9134741                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      9134741                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      9134741                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.439685                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.439685                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.439685                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.439685                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 37447.301979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 37447.301979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 37447.301979                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 37447.301979                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     13486345                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       226109                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     59.645326                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       499938                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           499938                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2953488                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2953488                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2953488                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2953488                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1062920                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1062920                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1062920                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1062920                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 106427562247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 106427562247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 106427562247                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 106427562247                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.116360                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.116360                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.116360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.116360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 100127.537582                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 100127.537582                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 100127.537582                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 100127.537582                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1061784                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1018500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1018500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data        29100                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total        29100                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2109000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2109000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 60257.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 60257.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1586610                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1586610                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      3547581                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      3547581                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 105646611000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 105646611000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      5134191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      5134191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.690972                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.690972                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 29779.901009                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 29779.901009                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2953488                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2953488                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       594093                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       594093                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  61904943500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  61904943500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.115713                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.115713                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 104200.762339                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 104200.762339                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      3531723                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       3531723                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       468827                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       468827                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  44757032247                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  44757032247                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      4000550                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      4000550                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 95465.986914                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 95465.986914                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       468827                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       468827                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  44522618747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  44522618747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 94965.986914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 94965.986914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1018.548467                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             6181333                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1062923                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.815410                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          254746750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1018.548467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.994676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.994676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          19332553                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         19332553                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 2326144                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            189456725                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4596172                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1929736                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   257                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3883329                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   53                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              42609779                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  299                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3209128                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      23688985                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    4267581                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3883621                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    195099370                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          197                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3206001                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         198309034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.214879                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.140669                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               188906063     95.26%     95.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1596187      0.80%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  990777      0.50%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2692782      1.36%     97.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  218131      0.11%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  145977      0.07%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  224125      0.11%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  270686      0.14%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 3264306      1.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           198309034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.021519                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.119451                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3205849                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3205849                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3205849                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3205849                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          152                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            152                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          152                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           152                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      4172500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      4172500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      4172500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      4172500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3206001                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3206001                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3206001                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3206001                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 27450.657895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 27450.657895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 27450.657895                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 27450.657895                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          123                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          123                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          123                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      3293000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      3293000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      3293000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      3293000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 26772.357724                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 26772.357724                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 26772.357724                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 26772.357724                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3205849                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3205849                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          152                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          152                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      4172500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      4172500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3206001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3206001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 27450.657895                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 27450.657895                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          123                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          123                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      3293000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      3293000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 26772.357724                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 26772.357724                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          110.444353                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3205972                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               123                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          26064.813008                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          254742750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   110.444353                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.215712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.215712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          114                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          113                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.222656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6412125                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6412125                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      257                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     30808                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                10264043                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              42607450                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 5134848                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                4001236                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   81                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      204                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                10263733                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          200                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 280                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                42603770                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               42603617                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 29887632                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 46228213                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.214827                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.646524                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        212                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1262                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   649                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 62344                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           5133586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            85.084392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          144.524359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1733277     33.76%     33.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              952118     18.55%     52.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              269513      5.25%     57.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              335708      6.54%     64.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              127757      2.49%     66.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              144600      2.82%     69.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              113665      2.21%     71.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              109484      2.13%     73.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               97600      1.90%     75.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               98299      1.91%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             93123      1.81%     79.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             83797      1.63%     81.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             58724      1.14%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             49553      0.97%     83.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             17372      0.34%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             18818      0.37%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             15553      0.30%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             19970      0.39%     84.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             17829      0.35%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             13517      0.26%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             13296      0.26%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             11654      0.23%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             29013      0.57%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             29116      0.57%     86.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             30264      0.59%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             16098      0.31%     87.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             14389      0.28%     87.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             10557      0.21%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20420      0.40%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             11289      0.22%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          577213     11.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             5133586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                5134447                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                4000828                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     9416                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     7335                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3206034                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       52                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   8942469000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value   8942469000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   8942469000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  49833659250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   8942469000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   257                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3152888                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               20029298                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           662                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  5574004                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            169551925                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              42608821                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               500037                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 68869                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1705                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             168249886                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           74708015                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  142622586                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                42479338                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 19500963                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             74689207                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   18799                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10580109                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       237627046                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       85214481                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                23680566                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  42596726                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       198307223                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       42810378                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     162                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      42866928                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    49                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                7434                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            10215                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          198302658                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.216169                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.860463                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                181721954     91.64%     91.64% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6215444      3.13%     94.77% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  3486817      1.76%     96.53% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1683232      0.85%     97.38% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2603066      1.31%     98.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1579047      0.80%     99.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   787823      0.40%     99.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   208483      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    16792      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            198302658                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1497      0.99%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            78928     52.11%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     53.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   101      0.07%     53.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   28      0.02%     53.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             2042      1.35%     54.53% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           68879     45.47%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          527      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     28656520     66.85%     66.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     66.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     66.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1750047      4.08%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1750013      4.08%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1500001      3.50%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       401125      0.94%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       250328      0.58%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      4808163     11.22%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      3750028      8.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      42866928                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.216164                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             151475                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003534                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               250921654                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               26317510                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       26307928                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 33266383                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                16500468                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        16500128                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   26309760                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    16708116                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         42866556                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      5209237                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      371                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           9209584                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       4300781                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     4000347                       # Number of stores executed (Count)
system.cpu2.numRate                          0.216162                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           4565                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1027440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   23801195                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     42803072                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              8.331818                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         8.331818                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.120022                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.120022                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  42774629                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 17056055                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   19500093                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12750104                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   21503086                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  16401683                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 17811677                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       5151308                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      4000500                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       250453                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       250215                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                4301807                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          4301200                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              167                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             3900732                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                3900686                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999988                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    150                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            208                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             185                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           6117                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              169                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    198301754                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.215848                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.126591                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      187356005     94.48%     94.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        3644724      1.84%     96.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        1318754      0.67%     96.98% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1408571      0.71%     97.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         699297      0.35%     98.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         400579      0.20%     98.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         116659      0.06%     98.31% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          62230      0.03%     98.34% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        3294935      1.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    198301754                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            23801195                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              42803072                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    9150769                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      5150494                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   4300256                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  16500036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   34402936                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     28651943     66.94%     66.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     66.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     66.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1750008      4.09%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     71.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1750000      4.09%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1500000      3.50%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       400478      0.94%     79.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       250265      0.58%     80.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      4750016     11.10%     91.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      3750010      8.76%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     42803072                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      3294935                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      5209035                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          5209035                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      5209035                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         5209035                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      3942241                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        3942241                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      3942241                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       3942241                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 146601170996                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 146601170996                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 146601170996                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 146601170996                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      9151276                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      9151276                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      9151276                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      9151276                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.430786                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.430786                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.430786                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.430786                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 37187.267596                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 37187.267596                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 37187.267596                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 37187.267596                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     12360537                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       209479                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     59.006091                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       499907                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           499907                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2879438                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2879438                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2879438                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2879438                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data      1062803                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1062803                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data      1062803                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      1062803                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 105874276496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 105874276496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 105874276496                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 105874276496                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.116137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.116137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.116137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.116137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 99617.969178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 99617.969178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 99617.969178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 99617.969178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements               1061680                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data       923750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total       923750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 26392.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 26392.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      1882000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      1882000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 53771.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 53771.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1677591                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1677591                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      3473445                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      3473445                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 101849115500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 101849115500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      5151036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      5151036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.674320                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.674320                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 29322.219151                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 29322.219151                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2879438                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2879438                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       594007                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       594007                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  61356619000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  61356619000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.115318                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.115318                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 103292.754126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 103292.754126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      3531444                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       3531444                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       468796                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       468796                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  44752055496                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  44752055496                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      4000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      4000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.117192                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117192                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 95461.683752                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 95461.683752                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       468796                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       468796                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  44517657496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  44517657496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.117192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 94961.683752                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 94961.683752                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1018.288522                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             6271910                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           1062816                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.901219                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          256870750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1018.288522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.994422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.994422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          19365508                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         19365508                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 2321397                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            189421455                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  4640343                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1919268                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   195                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             3900597                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   28                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              42812302                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3207210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      23807030                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    4301807                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           3900859                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    195094989                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          204                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3205509                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         198302658                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.215901                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.143824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               188862918     95.24%     95.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1604517      0.81%     96.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  992080      0.50%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 2697116      1.36%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  228839      0.12%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  138066      0.07%     98.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  219552      0.11%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  265784      0.13%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 3293786      1.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           198302658                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.021693                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.120051                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3205416                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3205416                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3205416                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3205416                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst           93                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             93                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst           93                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            93                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      3068750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      3068750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      3068750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      3068750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3205509                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3205509                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3205509                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3205509                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 32997.311828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 32997.311828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 32997.311828                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 32997.311828                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           66                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           66                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      1881250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      1881250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      1881250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      1881250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 28503.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 28503.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 28503.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 28503.787879                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3205416                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3205416                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst           93                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           93                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      3068750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      3068750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3205509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3205509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 32997.311828                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 32997.311828                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           66                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           66                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      1881250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      1881250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 28503.787879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 28503.787879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           58.640403                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3205482                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                66                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          48567.909091                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          256866750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    58.640403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.114532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.114532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           62                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           61                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.121094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6411084                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6411084                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      195                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     28657                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                10221956                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              42810540                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 5151308                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                4000500                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   55                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      209                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                10221628                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            78                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 234                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                42808178                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               42808056                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 30033017                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 46442240                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.215867                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.646675                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         57                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    809                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   225                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 54667                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           5150494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            81.918603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          145.185039                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1830740     35.54%     35.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             1079928     20.97%     56.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              324745      6.31%     62.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              338139      6.57%     69.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              110650      2.15%     71.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              106045      2.06%     73.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               69519      1.35%     74.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               65732      1.28%     76.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               46419      0.90%     77.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               64771      1.26%     78.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             57660      1.12%     79.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             60141      1.17%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             53491      1.04%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             61003      1.18%     82.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             16564      0.32%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             19426      0.38%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             13502      0.26%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             20016      0.39%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             14234      0.28%     84.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             13909      0.27%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             13975      0.27%     85.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             14360      0.28%     85.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             28771      0.56%     85.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             33075      0.64%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             36088      0.70%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             17133      0.33%     87.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             13385      0.26%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             11149      0.22%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             16649      0.32%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             13627      0.26%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          585648     11.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1684                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             5150494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                5151128                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                4000347                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     9405                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     7343                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3205541                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       44                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   8942462500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value   8942462500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   8942462500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  49833665750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   8942462500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   195                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 3137867                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               19979833                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5617801                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            169566962                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              42811633                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               500049                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 68313                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1554                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             168275772                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           75117138                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  143334307                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                42662893                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 19500297                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             75103145                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   13921                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10473963                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       237815735                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       85619360                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                23801195                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  42803072                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       198300203                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       42613184                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     197                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      42672082                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    28                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                8666                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            13871                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 92                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          198297033                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.215193                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.858008                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                181637349     91.60%     91.60% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  6364306      3.21%     94.81% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  3641296      1.84%     96.64% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1511914      0.76%     97.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2505848      1.26%     98.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1588894      0.80%     99.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   822074      0.41%     99.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   213680      0.11%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    11672      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            198297033                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    873      0.58%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            78066     52.24%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     52.82% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    61      0.04%     52.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   30      0.02%     52.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead              375      0.25%     53.14% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           70032     46.86%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          517      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     28475096     66.73%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1750047      4.10%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     70.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1750008      4.10%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1500001      3.52%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       384580      0.90%     79.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       250370      0.59%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      4811263     11.27%     91.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      3750024      8.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      42672082                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.215189                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             149437                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003502                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               250519471                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               26121579                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       26110086                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 33271185                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                16500472                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        16500116                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   26111173                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    16709829                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         42671719                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      5195779                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      357                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           9196164                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       4267709                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     4000385                       # Number of stores executed (Count)
system.cpu3.numRate                          0.215187                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           3170                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1034472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   23685489                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     42604674                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              8.372223                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         8.372223                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.119443                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.119443                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  42599186                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 16940907                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   19500077                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12750092                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   21337508                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  16302235                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 17732240                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       5134993                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      4000652                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       250546                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       250295                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4268880                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4268196                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              181                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             3884303                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                3884214                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999977                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    163                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            211                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                25                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             186                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           7799                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    198295932                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.214854                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.125743                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      187464095     94.54%     94.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        3585900      1.81%     96.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        1260616      0.64%     96.98% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1423536      0.72%     97.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         708338      0.36%     98.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         393356      0.20%     98.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         104575      0.05%     98.31% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          44776      0.02%     98.33% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        3310740      1.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    198295932                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            23685489                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              42604674                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    9134272                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      5133971                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   4267174                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  16500036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   34221072                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          175      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     28470049     66.82%     66.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     66.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     66.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1750008      4.11%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1750000      4.11%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1500000      3.52%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       383955      0.90%     79.46% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       250291      0.59%     80.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      4750016     11.15%     91.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      3750010      8.80%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     42604674                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      3310740                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      5079889                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          5079889                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      5079889                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         5079889                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      4054846                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        4054846                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      4054846                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       4054846                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 152328169747                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 152328169747                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 152328169747                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 152328169747                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      9134735                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      9134735                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      9134735                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      9134735                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.443893                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.443893                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.443893                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.443893                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 37566.943294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 37566.943294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 37566.943294                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 37566.943294                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     14266244                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       217963                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     65.452595                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       499910                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           499910                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2992018                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2992018                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2992018                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2992018                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data      1062828                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1062828                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data      1062828                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1062828                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 106760355247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 106760355247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 106760355247                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 106760355247                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.116350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.116350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.116350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.116350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 100449.325053                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 100449.325053                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 100449.325053                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 100449.325053                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements               1061695                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1185250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1185250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 33864.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 33864.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2432500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2432500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data        69500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total        69500                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1548430                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1548430                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      3586039                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      3586039                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 107548493500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 107548493500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      5134469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      5134469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.698425                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.698425                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 29990.887857                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 29990.887857                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2992018                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2992018                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       594021                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       594021                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  62215082500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  62215082500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.115693                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.115693                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 104735.493358                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 104735.493358                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      3531459                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       3531459                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       468807                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       468807                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  44779676247                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  44779676247                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      4000266                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      4000266                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.117194                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117194                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 95518.360961                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 95518.360961                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       468807                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       468807                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  44545272747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  44545272747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.117194                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117194                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 95018.360961                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 95018.360961                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1018.432829                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             6142792                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1062836                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.779624                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          258628750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1018.432829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.994563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.994563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          19332446                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         19332446                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 2319515                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            189452752                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  4624332                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1900261                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3884086                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              42615136                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  225                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3205594                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      23692253                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4268880                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           3884402                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    195091232                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    414                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  3203864                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   73                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         198297033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.214916                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.138931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               188964970     95.29%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1530681      0.77%     96.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  917337      0.46%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 2635488      1.33%     97.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  289313      0.15%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  195293      0.10%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  278695      0.14%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  342483      0.17%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 3142773      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           198297033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.021527                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.119477                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3203773                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3203773                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3203773                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3203773                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst           91                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             91                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst           91                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            91                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      2368250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      2368250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      2368250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      2368250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3203864                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3203864                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3203864                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3203864                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000028                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000028                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000028                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000028                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 26024.725275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 26024.725275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 26024.725275                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 26024.725275                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           70                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      1601500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      1601500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      1601500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      1601500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 22878.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 22878.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 22878.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 22878.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3203773                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3203773                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst           91                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           91                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      2368250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      2368250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3203864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3203864                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000028                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000028                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 26024.725275                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 26024.725275                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      1601500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      1601500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 22878.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 22878.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           64.475306                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3203843                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          45769.185714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          258624750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    64.475306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.125928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.125928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6407798                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6407798                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     29478                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                10390495                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              42613381                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 5134993                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                4000652                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   67                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      381                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                10389881                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            68                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 210                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                42610294                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               42610202                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 30277903                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 46516588                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.214877                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.650906                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         75                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1017                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   351                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 58021                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           5133971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            86.675618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          146.648164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1707936     33.27%     33.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             1090582     21.24%     54.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              274617      5.35%     59.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              290205      5.65%     65.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              116654      2.27%     67.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              119244      2.32%     70.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               74954      1.46%     71.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               83670      1.63%     73.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               56808      1.11%     74.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               92481      1.80%     76.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             75840      1.48%     77.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             89939      1.75%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             60335      1.18%     80.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             68096      1.33%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             16196      0.32%     82.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             19267      0.38%     82.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             18743      0.37%     82.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             35234      0.69%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             18682      0.36%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             37814      0.74%     84.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             20068      0.39%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             14121      0.28%     85.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             29506      0.57%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             34580      0.67%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             22995      0.45%     87.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             17022      0.33%     87.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             14744      0.29%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             11773      0.23%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             16830      0.33%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             12265      0.24%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          592770     11.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             5133971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                5134579                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                4000385                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     9398                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     7342                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3203864                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   8942459500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value   8942459500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   8942459500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  49833668750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   8942459500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 3078327                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               20138612                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5640314                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            169439607                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              42614477                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               500023                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 72812                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1440                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             168203549                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           74721762                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  142643073                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                42482736                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 19500322                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             74706297                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   15376                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  9843918                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       237597392                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       85226136                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                23685489                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  42604674                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   797                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1013                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    76                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   122                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    35                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    80                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    48                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    76                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2247                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  797                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1013                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   76                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  122                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   35                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   80                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   48                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   76                       # number of overall hits (Count)
system.l2.overallHits::total                     2247                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1441519                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  43                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             1062602                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  27                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data             1062568                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  20                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data             1062606                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4631713                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2328                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1441519                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 43                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            1062602                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 27                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data            1062568                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 20                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data            1062606                       # number of overall misses (Count)
system.l2.overallMisses::total                4631713                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      154499000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   129327547000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        2751250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   105570496500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        1608750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data   105015597000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        1260500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data   105897060500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       445970820500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     154499000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  129327547000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       2751250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  105570496500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       1608750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data  105015597000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       1260500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data  105897060500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      445970820500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3125                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1442532                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           1062724                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                62                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           1062648                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data           1062682                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4633960                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3125                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1442532                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          1062724                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               62                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          1062648                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data          1062682                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4633960                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.744960                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999298                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.361345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999885                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.435484                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999925                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.294118                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999928                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999515                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.744960                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999298                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.361345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999885                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.435484                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999925                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.294118                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999928                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999515                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 66365.549828                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 89716.158441                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 63982.558140                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 99350.929605                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 59583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 98831.883701                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst        63025                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 99657.879308                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96286.367592                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 66365.549828                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 89716.158441                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 63982.558140                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 99350.929605                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 59583.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 98831.883701                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst        63025                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 99657.879308                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96286.367592                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2001289                       # number of writebacks (Count)
system.l2.writebacks::total                   2001289                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                11                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    76                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               11                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   76                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2325                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1441515                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              21                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         1062599                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data         1062558                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst               9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data         1062602                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4631637                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2325                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1441515                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             21                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        1062599                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data        1062558                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst              9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data        1062602                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4631637                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    142726250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 122119747000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1383500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 100257285500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       473500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  99702184750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       618000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data 100583803250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   422808221750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    142726250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 122119747000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1383500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 100257285500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       473500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  99702184750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       618000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data 100583803250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  422808221750                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.744000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999295                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.176471                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999882                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.129032                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999915                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.132353                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999925                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999499                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.744000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999295                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.176471                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999882                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.129032                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999915                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.132353                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999925                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999499                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 61387.634409                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 84716.251305                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 65880.952381                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 94351.006824                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 59187.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 93832.228217                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 68666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 94658.021771                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 91286.994587                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 61387.634409                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 84716.251305                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 65880.952381                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 94351.006824                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 59187.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 93832.228217                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 68666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 94658.021771                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 91286.994587                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4599264                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            797                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             76                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             35                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             48                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                956                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2328                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           27                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           20                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2418                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    154499000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      2751250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      1608750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      1260500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    160119500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3125                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          119                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           62                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3374                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.744960                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.361345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.435484                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.294118                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.716657                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 66365.549828                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 63982.558140                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 59583.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst        63025                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66219.809760                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           22                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           19                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             55                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2325                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           21                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2363                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    142726250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1383500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       473500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       618000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    145201250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.744000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.176471                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.129032                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.132353                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.700356                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 61387.634409                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 65880.952381                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 59187.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 68666.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61447.841727                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               143                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                 8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   168                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          469972                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          468789                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          468765                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          468779                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1876305                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  44235227250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  44153906750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  44150042750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  44178244250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   176717421000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        470115                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        468798                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        468773                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        468787                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1876473                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999696                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999910                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 94123.112122                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 94187.164695                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 94183.743987                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 94241.090685                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94183.739317                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       469972                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       468789                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       468765                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       468779                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1876305                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  41885367250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  41809961750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  41806217750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  41834349250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 167335896000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999696                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999910                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 89123.112122                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 89187.164695                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 89183.743987                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 89241.090685                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89183.739317                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           870                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            72                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            68                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1123                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       971547                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       593813                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       593803                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       593827                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2752990                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  85092319750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  61416589750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  60865554250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  61718816250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 269093280000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       972417                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       593926                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       593875                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       593895                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2754113                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999105                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999810                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999886                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999592                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 87584.357473                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 103427.492746                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 102501.257572                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 103934.001401                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 97745.825448                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            21                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       971543                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       593810                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       593793                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       593823                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2752969                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  80234379750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  58447323750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  57895967000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  58749454000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 255327124500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999862                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 82584.486482                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 98427.651522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 97501.935860                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 98934.285132                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 92746.095034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               51                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   72                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           52                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               73                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.019231                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.013699                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.019231                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.013699                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2452                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2452                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2452                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2452                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2001761                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2001761                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2001761                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2001761                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32500.445920                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9260752                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4632032                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999285                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       69000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.297187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       25.367930                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11773.854754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.207205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     6881.679458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.076683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     6877.454999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.080960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     6939.426745                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.359310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.210012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.209883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.211774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  399                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3541                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                28828                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   78718664                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  78718664                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2001289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2324.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   1441489.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples   1062599.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples   1062558.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples   1062602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000014000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000160538000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       124892                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       124892                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7689747                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1885418                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4631636                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2001289                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4631636                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2001289                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       5.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4631636                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2001289                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  372964                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  474954                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  617244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  696759                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  528043                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  484500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  430439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  375902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  256165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  166161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 110325                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  82543                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  29379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   5492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  54018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  86659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 118214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 121704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 121499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 128131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 125543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 130360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 124990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 127668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 131335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 132204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 133510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 139189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 126951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  26390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  19923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  16597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  14145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  12777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  11624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  10710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   9998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   9395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   8517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   7522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   6404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   5529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   4805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   1684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       124892                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.362673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.627886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     81.695441                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       124876     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           15      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        124892                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       124892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.023941                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.021599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.297726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           123816     99.14%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              259      0.21%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              323      0.26%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              170      0.14%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              140      0.11%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              133      0.11%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               31      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                8      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        124892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               296424704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            128082496                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              5043283945.80839062                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2179158440.91006470                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   58776070250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       8861.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       148736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     92255296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         1344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     68006336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     68003712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data     68006528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    128080768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2530551.168109648395                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1569604850.588299989700                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 22866.426217858269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 1157040077.746189594269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 8711.019511565055                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 1156995433.771192789078                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 9799.896950510687                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 1157043344.378506422043                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2179129041.219213008881                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2324                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      1441515                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           21                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data      1062599                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data      1062558                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data      1062602                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2001289                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     59022500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  65316441500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst       627250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  58073007500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       181500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data  57400452000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       296000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data  58414268750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1402658065500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     25396.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     45310.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     29869.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     54651.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     22687.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     54021.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     32888.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     54972.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    700877.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       148736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     92256960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     68006336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     68003712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data     68006528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      296424704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       148736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         1344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       151168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    128082496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    128082496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2324                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1441515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data      1062599                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data      1062558                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data      1062602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4631636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2001289                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2001289                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2530551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1569633161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         22866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data    1157040078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst          8711                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data    1156995434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          9800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data    1157043344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        5043283946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2530551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        22866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst         8711                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         9800                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2571929                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2179158441                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2179158441                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2179158441                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2530551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1569633161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        22866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data   1157040078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst         8711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data   1156995434                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         9800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data   1157043344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       7222442387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4631610                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2001262                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       289499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       289493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       289560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       289499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       289394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       289468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       289452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       289425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       289502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       289443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       289488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       289557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       289462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       289420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       289459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       289489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       125058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       125087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       125127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       125101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       125069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       125139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       125103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       125061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       125038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       125034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       125059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       125128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       125062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       125049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       125066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       125081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            174421757000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            9263220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       239264297000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                37658.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           51658.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2210210                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1528082                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            47.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2894572                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   146.654569                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   106.428460                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   139.147619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      1804297     62.33%     62.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       316764     10.94%     73.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       184278      6.37%     79.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319       152899      5.28%     84.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        92374      3.19%     88.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447        63594      2.20%     90.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511        55770      1.93%     92.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575       224596      7.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2894572                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             296423040                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          128080768                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             5043.255635                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2179.129041                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 32000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.81                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               56.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     30899250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    982605000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57762624000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2755331                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2001289                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2592297                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                84                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1876305                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1876305                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2755331                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13856942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13856942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13856942                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    424507200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    424507200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                424507200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               83                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4631720                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4631720    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4631720                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy         17733702250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        23471613250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9225306                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4596397                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2758405                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4003050                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2624                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          5223278                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              156                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             156                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1876609                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1876609                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3404                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2755002                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      4327600                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          247                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      3187472                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          128                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      3187170                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      3187248                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               13898891                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       367552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    124450432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         7936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    100010368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         3968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    100003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port    100005888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               424854016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4600402                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 128150016                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9234435                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001316                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.042761                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9223866     99.89%     99.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9678      0.10%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     288      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     511      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      92      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9234435                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58776128250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3318407250                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2359488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1082298240                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            55229                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        797141953                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy             97716                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         797208205                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             54220                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         797129685                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       9264859                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4630454                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3995                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5877                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          217                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
