// Seed: 2280715494
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = id_2;
  assign id_2 = id_1[1>1-1 : 1];
endmodule
