INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sources_1/new/delayline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayline'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sources_1/new/gain.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gain'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'echo'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/39_echo/39_echo.srcs/sim_2/new/echo_sim2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'echo_sim2'
