Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug  2 00:18:52 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_accelerator_utilization -kernels { stencil_SLR:level0_i/ulp/stencil_SLR_1/inst:stencil_SLR_1 stencil_SLR:level0_i/ulp/stencil_SLR_2/inst:stencil_SLR_2 stencil_SLR:level0_i/ulp/stencil_SLR_3/inst:stencil_SLR_3 stencil_mem2Stream:level0_i/ulp/stencil_mem2Stream_1/inst:stencil_mem2Stream_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                    | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                |  143615 [ 11.02%] |  12064 [  2.01%] |  187753 [  7.20%] |  197 [  9.77%] |  80 [  8.33%] |    4 [  0.04%] |
| User Budget             | 1160065 [100.00%] | 588896 [100.00%] | 2419607 [100.00%] | 1819 [100.00%] | 880 [100.00%] | 9020 [100.00%] |
|    Used Resources       |  562114 [ 48.46%] | 142376 [ 24.18%] |  949531 [ 39.24%] |   68 [  3.74%] |   0 [  0.00%] | 6570 [ 72.84%] |
|    Unused Resources     |  597951 [ 51.54%] | 446520 [ 75.82%] | 1470076 [ 60.76%] | 1751 [ 96.26%] | 880 [100.00%] | 2450 [ 27.16%] |
| stencil_SLR             |  543903 [ 46.89%] | 137511 [ 23.35%] |  924021 [ 38.19%] |    0 [  0.00%] |   0 [  0.00%] | 6564 [ 72.77%] |
|    stencil_SLR_1        |  181301 [ 15.63%] |  45837 [  7.78%] |  308007 [ 12.73%] |    0 [  0.00%] |   0 [  0.00%] | 2188 [ 24.26%] |
|    stencil_SLR_2        |  181301 [ 15.63%] |  45837 [  7.78%] |  308007 [ 12.73%] |    0 [  0.00%] |   0 [  0.00%] | 2188 [ 24.26%] |
|    stencil_SLR_3        |  181301 [ 15.63%] |  45837 [  7.78%] |  308007 [ 12.73%] |    0 [  0.00%] |   0 [  0.00%] | 2188 [ 24.26%] |
| stencil_mem2Stream      |   18211 [  1.57%] |   4865 [  0.83%] |   25510 [  1.05%] |   68 [  3.74%] |   0 [  0.00%] |    6 [  0.07%] |
|    stencil_mem2Stream_1 |   18211 [  1.57%] |   4865 [  0.83%] |   25510 [  1.05%] |   68 [  3.74%] |   0 [  0.00%] |    6 [  0.07%] |
+-------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


