Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Sep 29 14:10:37 2016
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file oled_top_control_sets_placed.rpt
| Design       : oled_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    22 |
| Minimum Number of register sites lost to control set restrictions |    80 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              81 |           27 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |              73 |           28 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------+-----------------------+------------------+----------------+
|               Clock Signal               |                 Enable Signal                |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------------+-----------------------+------------------+----------------+
|  oled_clear/n_0_spi_send_reg_i_2__0      |                                              | oled_write_data/AR[0] |                1 |              1 |
|  oled_write_data/n_0_spi_send_reg_i_2    |                                              | oled_write_data/AR[0] |                1 |              1 |
|  n_0_spi_send_reg_i_2__1                 |                                              | oled_write_data/AR[0] |                1 |              1 |
|  n_0_write_start_reg_i_2                 |                                              |                       |                1 |              1 |
| ~sck_reg_OBUF_BUFG                       |                                              |                       |                1 |              1 |
| ~sck_reg_OBUF_BUFG                       | spi_master/cur_st[3]                         |                       |                1 |              1 |
|  sck_reg_OBUF_BUFG                       |                                              | oled_write_data/AR[0] |                1 |              3 |
|  clk_IBUF_BUFG                           |                                              |                       |                3 |              4 |
|  sck_reg_OBUF_BUFG                       | spi_master/n_0_FSM_onehot_cur_st[4]_i_1      |                       |                1 |              4 |
|  sck_reg_OBUF_BUFG                       | spi_master/cur_st[4]                         | oled_write_data/AR[0] |                2 |              4 |
|  sck_reg_OBUF_BUFG                       | oled_write_data/n_0_FSM_onehot_cur_st_reg[1] | oled_write_data/AR[0] |                2 |              4 |
|  sck_reg_OBUF_BUFG                       | oled_write_data/E[0]                         | oled_write_data/AR[0] |                1 |              4 |
|  sck_reg_OBUF_BUFG                       |                                              |                       |                3 |              5 |
|  oled_clear/n_0_spi_data_reg[7]_i_2      |                                              | oled_write_data/AR[0] |                4 |              7 |
|  sck_reg_OBUF_BUFG                       | oled_write_data/n_0_FSM_onehot_cur_st[7]_i_1 | oled_write_data/AR[0] |                2 |              7 |
| ~sck_reg_OBUF_BUFG                       | spi_master/n_0_reg_data[7]_i_1               |                       |                3 |              7 |
|  oled_write_data/n_0_spi_data_reg[7]_i_1 |                                              | oled_write_data/AR[0] |                4 |              8 |
|  sck_reg_OBUF_BUFG                       | oled_clear/n_0_x_tmp[7]_i_1__0               | oled_write_data/AR[0] |                3 |              8 |
|  sck_reg_OBUF_BUFG                       | oled_clear/n_0_y_tmp[7]_i_1                  | oled_write_data/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG                           |                                              | spi_master/sck_reg    |                8 |             31 |
|  clk_IBUF_BUFG                           |                                              | clear                 |                8 |             32 |
|  sck_reg_OBUF_BUFG                       | oled_write_data/n_0_x_tmp[7]_i_1             | oled_write_data/AR[0] |               16 |             42 |
+------------------------------------------+----------------------------------------------+-----------------------+------------------+----------------+


