Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 14 19:40:31 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file lightDisplay_timing_summary_routed.rpt -pb lightDisplay_timing_summary_routed.pb -rpx lightDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : lightDisplay
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: brightness_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_2_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_2_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_2_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_2_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_2_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: counter_new_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: counter_new_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.468        0.000                      0                   47        0.264        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.468        0.000                      0                   47        0.264        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.298ns (42.464%)  route 3.114ns (57.536%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.657 r  counter_2_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    counter_2_reg[4]_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.917 f  state2_reg[5]_i_3/O[3]
                         net (fo=2, routed)           0.786     7.703    counter_new4[24]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.271     7.974 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.698     8.671    counter_new20_in[5]
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.275     8.946 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.471     9.417    state2[9]_i_3_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.105     9.522 r  state2[7]_i_1/O
                         net (fo=1, routed)           0.474     9.996    counter_new1[7]
    SLICE_X61Y28         FDRE                                         r  state2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  state2_reg[7]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)       -0.044    14.464    state2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 2.197ns (42.071%)  route 3.025ns (57.929%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.819 r  counter_2_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.689     7.508    counter_new4[20]
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.276     7.784 r  state2[2]_i_2/O
                         net (fo=5, routed)           0.696     8.480    state2[2]_i_2_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.267     8.747 r  state2[6]_i_2/O
                         net (fo=1, routed)           0.467     9.215    state2[6]_i_2_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I1_O)        0.105     9.320 r  state2[6]_i_1/O
                         net (fo=1, routed)           0.486     9.806    counter_new1[6]
    SLICE_X60Y28         FDRE                                         r  state2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  state2_reg[6]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.012    14.496    state2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.354ns (26.618%)  route 3.733ns (73.382%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.428     4.587    Clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  counter_reg[31]/Q
                         net (fo=16, routed)          1.240     6.260    counter_reg[31]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.105     6.365 r  state2[8]_i_13/O
                         net (fo=1, routed)           0.000     6.365    state2[8]_i_13_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.697 r  state2_reg[8]_i_3/CO[3]
                         net (fo=29, routed)          1.545     8.242    counter_new5
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.115     8.357 f  counter_2[0]_i_1/O
                         net (fo=2, routed)           0.388     8.745    counter_2[0]_i_1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.264     9.009 r  counter_2[4]_i_2/O
                         net (fo=2, routed)           0.560     9.569    counter_2[4]_i_2_n_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.105     9.674 r  counter_2[3]_i_1/O
                         net (fo=1, routed)           0.000     9.674    counter_2[3]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  counter_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.315    14.315    Clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  counter_2_reg[3]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.076    14.581    counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.197ns (44.368%)  route 2.755ns (55.632%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.819 r  counter_2_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.689     7.508    counter_new4[20]
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.276     7.784 r  state2[2]_i_2/O
                         net (fo=5, routed)           0.532     8.316    state2[2]_i_2_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.267     8.583 r  state2[4]_i_2/O
                         net (fo=1, routed)           0.327     8.910    state2[4]_i_2_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.105     9.015 r  state2[4]_i_1/O
                         net (fo=1, routed)           0.520     9.536    counter_new1[4]
    SLICE_X60Y28         FDRE                                         r  state2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  state2_reg[4]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.012    14.496    state2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.185ns (24.028%)  route 3.747ns (75.972%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.428     4.587    Clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  counter_reg[31]/Q
                         net (fo=16, routed)          1.240     6.260    counter_reg[31]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.105     6.365 r  state2[8]_i_13/O
                         net (fo=1, routed)           0.000     6.365    state2[8]_i_13_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.697 r  state2_reg[8]_i_3/CO[3]
                         net (fo=29, routed)          0.903     7.600    counter_new5
    SLICE_X61Y26         LUT3 (Prop_lut3_I1_O)        0.105     7.705 f  counter_new[0]_i_1/O
                         net (fo=2, routed)           0.551     8.256    counter_new[0]_i_1_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.105     8.361 r  state2[3]_i_2/O
                         net (fo=1, routed)           0.677     9.039    state2[3]_i_2_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I1_O)        0.105     9.144 r  state2[3]_i_1/O
                         net (fo=1, routed)           0.375     9.519    counter_new1[3]
    SLICE_X60Y28         FDRE                                         r  state2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  state2_reg[3]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.027    14.481    state2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 2.298ns (46.537%)  route 2.640ns (53.463%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.657 r  counter_2_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    counter_2_reg[4]_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.917 f  state2_reg[5]_i_3/O[3]
                         net (fo=2, routed)           0.786     7.703    counter_new4[24]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.271     7.974 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.698     8.671    counter_new20_in[5]
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.275     8.946 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.471     9.417    state2[9]_i_3_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.105     9.522 r  state2[8]_i_1/O
                         net (fo=1, routed)           0.000     9.522    counter_new1[8]
    SLICE_X61Y28         FDRE                                         r  state2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  state2_reg[8]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)        0.032    14.540    state2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.197ns (47.339%)  route 2.444ns (52.661%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.819 f  counter_2_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.689     7.508    counter_new4[20]
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.276     7.784 f  state2[2]_i_2/O
                         net (fo=5, routed)           0.500     8.284    state2[2]_i_2_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.267     8.551 r  state2[5]_i_2/O
                         net (fo=1, routed)           0.317     8.868    state2[5]_i_2_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I1_O)        0.105     8.973 r  state2[5]_i_1/O
                         net (fo=1, routed)           0.252     9.225    counter_new1[5]
    SLICE_X61Y28         FDRE                                         r  state2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  state2_reg[5]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)       -0.047    14.461    state2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.354ns (28.471%)  route 3.402ns (71.529%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.428     4.587    Clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.433     5.020 f  counter_reg[31]/Q
                         net (fo=16, routed)          1.240     6.260    counter_reg[31]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.105     6.365 r  state2[8]_i_13/O
                         net (fo=1, routed)           0.000     6.365    state2[8]_i_13_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.697 r  state2_reg[8]_i_3/CO[3]
                         net (fo=29, routed)          1.545     8.242    counter_new5
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.115     8.357 f  counter_2[0]_i_1/O
                         net (fo=2, routed)           0.388     8.745    counter_2[0]_i_1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.264     9.009 r  counter_2[4]_i_2/O
                         net (fo=2, routed)           0.229     9.238    counter_2[4]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.105     9.343 r  counter_2[4]_i_1/O
                         net (fo=1, routed)           0.000     9.343    counter_2[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  counter_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.315    14.315    Clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.074    14.579    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 2.298ns (48.821%)  route 2.409ns (51.179%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.657 r  counter_2_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.657    counter_2_reg[4]_i_3_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.917 f  state2_reg[5]_i_3/O[3]
                         net (fo=2, routed)           0.786     7.703    counter_new4[24]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.271     7.974 f  state2[9]_i_9/O
                         net (fo=2, routed)           0.698     8.671    counter_new20_in[5]
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.275     8.946 r  state2[9]_i_3/O
                         net (fo=3, routed)           0.240     9.186    state2[9]_i_3_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I2_O)        0.105     9.291 r  state2[9]_i_1/O
                         net (fo=1, routed)           0.000     9.291    counter_new1[9]
    SLICE_X61Y28         FDRE                                         r  state2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  state2_reg[9]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X61Y28         FDRE (Setup_fdre_C_D)        0.032    14.540    state2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.105ns (47.467%)  route 2.330ns (52.533%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.425     4.584    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.433     5.017 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.678     5.695    counter_reg[2]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.800 r  counter_2[2]_i_22/O
                         net (fo=1, routed)           0.000     5.800    counter_2[2]_i_22_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.257 r  counter_2_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.257    counter_2_reg[2]_i_14_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.355 r  counter_2_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.355    counter_2_reg[2]_i_9_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.453 r  counter_2_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.008     6.461    counter_2_reg[2]_i_4_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.559 r  counter_2_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.559    counter_2_reg[2]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.819 r  counter_2_reg[4]_i_3/O[3]
                         net (fo=3, routed)           0.689     7.508    counter_new4[20]
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.276     7.784 r  state2[2]_i_2/O
                         net (fo=5, routed)           0.696     8.480    state2[2]_i_2_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I1_O)        0.280     8.760 r  state2[2]_i_1/O
                         net (fo=1, routed)           0.258     9.019    counter_new1[2]
    SLICE_X60Y28         FDRE                                         r  state2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  state2_reg[2]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.178    14.330    state2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  5.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.124     1.753    counter_reg[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    counter_reg[8]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    Clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  counter_reg[18]/Q
                         net (fo=5, routed)           0.124     1.754    counter_reg[18]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    counter_reg[16]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    Clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_reg[2]/Q
                         net (fo=4, routed)           0.124     1.756    counter_reg[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_reg[0]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.950%)  route 0.135ns (33.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_reg[14]/Q
                         net (fo=7, routed)           0.135     1.764    counter_reg[14]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    counter_reg[12]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.950%)  route 0.135ns (33.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_reg[26]/Q
                         net (fo=7, routed)           0.135     1.767    counter_reg[26]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    counter_reg[24]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.854     1.981    Clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    Clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.135     1.765    counter_reg[6]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    counter_reg[4]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    Clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.825%)  route 0.194ns (48.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_reg[20]/Q
                         net (fo=7, routed)           0.194     1.826    counter_reg[20]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    counter_new[1]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.849     1.976    Clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  counter_new_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.092     1.590    counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.081%)  route 0.147ns (34.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_reg[22]/Q
                         net (fo=8, routed)           0.147     1.779    counter_reg[22]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    counter_reg[20]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  counter_reg[22]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.582     1.465    Clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.124     1.753    counter_reg[10]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    counter_reg[8]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.850     1.977    Clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    Clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  counter_reg[18]/Q
                         net (fo=5, routed)           0.124     1.754    counter_reg[18]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    counter_reg[16]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.978    Clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   counter_2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   counter_2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   counter_new_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   counter_new_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   counter_2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   counter_new_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   counter_new_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   counter_new_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   counter_new_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counter_reg[0]/C



