import scam_model_types::*;

module uart_testbench_property_suite(rst);
                                     
input rst;                               
        
                              
default clocking default_clk @(posedge testbench.clk); endclocking


function txpin;
txpin = testbench.uart1.txpin;
endfunction;


                        
 `include "tidal.sv"
 
 `begin_tda(ops)
 
 
 
 

property reset;

t##0 testbench.rst == 1

implies

t##1 txpin() == 1;


endproperty;

assert_reset: assert property (reset);




 `end_tda
 
 endmodule
 
 bind UART uart_testbench_property_suite inst_uart_testbench_property_suite(.*, .rst(UART.rst));
