#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  1 13:55:42 2018
# Process ID: 13788
# Current directory: C:/git/SR/lab12/zad11_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1580 C:\git\SR\lab12\zad11_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab12/zad11_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab12/zad11_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab12/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/SR/lab11/zad11_1/hdmi_vga_zybo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 794.402 ; gain = 74.527
update_compile_order -fileset sources_1
create_project delay_line C:/git/SR/lab12/delay/delay_line -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/git/SR/lab12/delay/delay_line/delay_line.srcs/sources_1/new
close [ open C:/git/SR/lab12/delay/delay_line/delay_line.srcs/sources_1/new/delay.v w ]
add_files C:/git/SR/lab12/delay/delay_line/delay_line.srcs/sources_1/new/delay.v
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/dealy -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/dealy/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/dealy c:/git/SR/lab12/Resources/dealy/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property display_name delay [ipx::current_core]
set_property description delay_line [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/git/SR/lab12/Resources/dealy [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources/dealy'.
current_project hdmi_vga_zybo
current_project delay_line
close [ open C:/git/SR/lab12/delay/delay_line/delay_line.srcs/sources_1/new/delay_block.v w ]
add_files C:/git/SR/lab12/delay/delay_line/delay_line.srcs/sources_1/new/delay_block.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri Jun  1 23:54:15 2018] Launched synth_1...
Run output will be captured here: C:/git/SR/lab12/delay/delay_line/delay_line.runs/synth_1/runme.log
ipx::package_project -root_dir C:/git/SR/lab12/Resources/dealy -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/dealy/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/dealy c:/git/SR/lab12/Resources/dealy/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources/dealy'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources/dealy
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources/dealy'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 00:51:41 2018...
