// Seed: 3136826788
module module_0 #(
    parameter id_2 = 32'd24
);
  localparam id_1 = 1 & 1 == 1'b0;
  logic module_0;
  parameter id_2 = -1 && id_1[-1] ? 1 : id_1 ? -1 == id_1 : id_1 == id_1;
  wire id_3;
  defparam id_2.id_2 = id_2;
  reg id_4, id_5;
  if (-1'b0) wire id_6;
  else logic id_7;
  wire id_8;
  always @(-1) begin : LABEL_0
    id_5 = #id_9 id_3;
  end
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    input tri0 id_17,
    input wand id_18
);
  assign id_11 = 1;
  logic [7:0] id_20;
  ;
  assign id_11 = 1 - 1;
  wire id_21 = id_21;
  wire id_22;
  module_0 modCall_1 ();
  assign id_20[-1] = 1;
endmodule
