// Seed: 3301879175
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_3 = 32'd18
) ();
  logic _id_1;
  ;
  wand [id_1 : 1] id_2[id_1 : !  id_1], _id_3, id_4;
  wire id_5;
  wire [1 'b0 : id_3] id_6;
  assign id_2 = -1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1 : 1]
);
  input logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  input wire id_2;
  input wire _id_1;
  logic [id_1 : -1] id_7 = 1, id_8;
  assign id_7 = 1;
endmodule
