================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sat Apr 14 17:53:29 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/csim/build'
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
         2        21       103       234        43       140       182       135        27       100       245        97       171        28       231
       121       228       254         9        27       163       111       243       183       244       136       121        44       240       189
       182       169       235        10        72        90       168       150       132       190        73        14       193        87       224
       152       128       240        29        67       247       212       157        41       230       193       157        63       142       203
       253       105       244       148        55        87       228       173        96         2       119        36        10        69       161
       173       124       225       193       224       149        69       252        37       115        60       217       209        85       246
       191        98       148       243        45        44        10       176        96       134       105       230       242        92       198
       166       102       195       105        43        87        51        87       251        14       154       166       170       241       112
        81       158       138       151       186       102        27        33       133       149        63        44       155       232       151
       153        84        76       207       213        31       180        48       184        95       141        38        22       218        24
       113       167       175       221        14       182       107        72        69        42        68       120       101       237        70
Reference Output 
4294951281        89        97       104       104       110       107       108       106       111       114       116       111       104        96
     27215        95       100        98        96       104       110       116       115       117       116       115       114       114       114
4294948185       105       103        94        89       100       114       123       123       120       114       110       112       120       128
       105       116       110        94        89       100       117       124       121       113       102        95        96       109       123
       119       127       120       104        99       107       119       121       113       103        94        90        93       108       123
       122       129       127       114       108       108       112       110       100        93        91        94        99       110       120
       118       127       128       118       106        99        99       100        94        93        97       106       114       118       115
       108       119       124       115        98        83        82        88        90        93       100       113       126       125       113
        95       106       116       111        95        77        74        81        89        95       101       112       125       125       112
        84        99       112       109        97        80        73        77        85        88        89        97       110       115       108
        83       100       116       116       106        89        78        78        83        86        86        93       102       106       102
        87       105       119       119       108        93        82        81        84        87        88        92        95        96        92
   Hipacc Output 
        39        35        32        31        33        35        39        43        43        39        29        16         7         2         4
        71        66        59        55        54        57        66        75        76        67        49        26        11         3         7
        92        88        79        72        70        73        83        95        95        85        64        37        16         5        10
        97        98        91        83        80        81        90        99        99        90        71        45        21         6        13
        95       100        98        91        87        84        85        88        88        85        75        53        27         8        17
       101       107       106       100        96        92        86        87        88        91        83        62        32         9        18
       116       118       115       110       105        98        88        90        92        96        86        64        32        10        18
       124       119       112       109       104       101        95        99       101       100        84        59        28         7        16
       122       114       109       110       110       107       103       105       106       100        79        52        23         5        14
       114       109       107       111       114       110       109       110       108        95        71        42        16         2        12
       107       108       110       115       116       111       111       114       113        98        70        39        16         2        11
       103       108       110       114       113       107       108       112       113       100        73        42        18         5        10
Test FAILED, at (2,2): 103 vs. 79
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 7391 ; free virtual = 40797
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 342.906 ; gain = 13.043 ; free physical = 7391 ; free virtual = 40797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4484).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4477).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4502).
INFO: [XFORM 203-603] Inlining function 'getWinCoords' into 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4494).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4521).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 742.660 ; gain = 412.797 ; free physical = 7100 ; free virtual = 40505
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../include/hipacc_vivado_filter.hpp:4496: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 822.137 ; gain = 492.273 ; free physical = 6975 ; free virtual = 40380
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IMG_COLS' (../../include/hipacc_vivado_filter.hpp:4427) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:4443) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:4445) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:4455) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:4475) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:4476) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:4482) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:4483) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../include/hipacc_vivado_filter.hpp:4493) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../include/hipacc_vivado_filter.hpp:4495) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (../../include/hipacc_vivado_filter.hpp:4501) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (../../include/hipacc_vivado_filter.hpp:4503) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' (../../include/hipacc_vivado_filter.hpp:4514) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1' (../../include/hipacc_vivado_filter.hpp:4516) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7.1.1' (../../include/hipacc_vivado_filter.hpp:4517) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-102] Partitioning array 'win_small' (../../include/hipacc_vivado_filter.hpp:4515) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.0' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.1' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.2' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.3' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-102] Partitioning array 'win_small.4' (../../include/hipacc_vivado_filter.hpp:4515) automatically.
INFO: [XFORM 203-101] Partitioning array 'lineBuff.V' (../../include/hipacc_vivado_filter.hpp:4409) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.0' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.1' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.2' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.3' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V.4' (../../include/hipacc_vivado_filter.hpp:4411) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.0' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.1' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.2' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.3' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.V.4' (../../include/hipacc_vivado_filter.hpp:4413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.0' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.1' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.2' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.3' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_vect.4' (../../include/hipacc_vivado_filter.hpp:4416) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[0].V' in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[1].V' in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[2].V' in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lineBuff[3].V' in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-11] Balancing expressions in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:4399)...384 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1142.660 ; gain = 812.797 ; free physical = 6713 ; free virtual = 40118
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_ROWS' (../../include/hipacc_vivado_filter.hpp:4424:59) in function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'processVECT<1, 1024, 1020, 5, 5, 16, int, 512, 512, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:51:63) into processVECT.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1156.547 ; gain = 826.684 ; free physical = 6594 ; free virtual = 39999
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IMG_ROWS_IMG_COLS'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.71 seconds; current allocated memory: 787.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 66133.4
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0    1021    344    66133.4 
INFO: [BIND 205-100]   1     20     20      0      0    1021    344    66133.4 
INFO: [BIND 205-100]   2     19     19      0      0    1021    344    66133.4 
INFO: [BIND 205-100]   3     20     20      0      0    1021    344    66133.4 
INFO: [BIND 205-100] Final cost: 66133.4
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 3.05399 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 791.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 792.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 65714
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      65714  
INFO: [BIND 205-100] Final cost: 65714
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.982122 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 792.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 792.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 65714
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      65714  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      65714  
INFO: [BIND 205-100] Final cost: 65714
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.983497 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 793.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processVECT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_0_V' to 'processVECT_lineBbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_1_V' to 'processVECT_lineBcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_2_V' to 'processVECT_lineBdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'processVECT_lineBuff_3_V' to 'processVECT_lineBeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_14ns_32_2' to 'hipaccRun_mul_32sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_12ns_32_2' to 'hipaccRun_mul_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_13ns_32_2' to 'hipaccRun_mul_32shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mul_32s_11ns_32_2' to 'hipaccRun_mul_32sibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'processVECT' is 10884 from HDL expression: ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd0 == ap_reg_pp0_iter1_tmp_5_reg_6677))
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sfYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sg8j': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32shbi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mul_32sibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'processVECT'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 800.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 815.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 816.409 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32shbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hipaccRun_mul_32sibs_MulnS_3'
INFO: [RTMG 210-278] Implementing memory 'processVECT_lineBbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1272.305 ; gain = 942.441 ; free physical = 6617 ; free virtual = 39979
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 17:54:48 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Sat Apr 14 17:54:58 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Apr 14 17:54:58 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11225 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.941 ; gain = 78.750 ; free physical = 6160 ; free virtual = 39523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'processVECT' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state10 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:49]
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'processVECT_lineBbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'processVECT_lineBbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT_lineBbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi_MulnS_0' (3#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sfYi' (4#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:29]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j_MulnS_1' (5#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sg8j' (6#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:29]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi_MulnS_2' (7#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32shbi' (8#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:29]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs_MulnS_3' (9#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mul_32sibs' (10#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:5742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:5750]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:3393]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4177]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4289]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4339]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_pp0_stage0_iter1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4353]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state9_pp0_stage0_iter7_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:4367]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4683_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1434]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4688_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1449]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4693_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1464]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4698_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1479]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4703_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1494]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4708_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1509]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4713_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1524]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4718_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1539]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4723_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1554]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4728_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1569]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4733_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1584]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4738_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1599]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4743_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1614]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4748_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1629]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4753_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1644]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4758_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1659]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4763_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1674]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4768_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1689]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4773_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1704]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4778_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1719]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4783_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1734]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4788_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1749]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4793_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1764]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4798_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1779]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4803_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1794]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4808_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1809]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4813_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1824]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4818_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1839]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4823_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1854]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4828_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1869]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4833_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1884]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4838_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1899]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4843_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1914]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4848_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1929]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4853_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1944]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4858_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1959]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4863_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1974]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4868_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1989]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4873_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2004]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4878_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2019]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4883_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2034]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4888_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2049]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4893_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2064]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4898_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2079]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4903_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2094]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4908_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2109]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4913_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2124]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4918_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2139]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4923_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2154]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4928_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2169]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4933_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2184]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4938_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2199]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4943_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2214]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4948_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2229]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4953_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2244]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4958_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2259]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4963_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2274]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4968_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2289]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4973_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2304]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4978_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2319]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4983_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2334]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4988_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2349]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4993_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2364]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_4998_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2379]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5003_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2394]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5008_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2409]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5013_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2424]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5018_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2439]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5023_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2454]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5028_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2469]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5033_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2484]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5038_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2499]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5043_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2514]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5048_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2529]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5053_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2544]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5058_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2559]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5063_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2574]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5068_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2589]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5073_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2604]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5078_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2619]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5083_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2634]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5088_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2649]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5093_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2664]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5098_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2679]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5103_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2694]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5108_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2709]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5113_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2724]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5118_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2739]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5123_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2754]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5128_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2769]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5133_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2784]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5138_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2799]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5143_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2814]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_5148_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2829]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'processVECT' (11#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:10]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (12#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (13#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design hipaccRun_mul_32sibs has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sg8j has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32shbi has unconnected port reset
WARNING: [Synth 8-3331] design hipaccRun_mul_32sfYi has unconnected port reset
WARNING: [Synth 8-3331] design processVECT_lineBbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.449 ; gain = 182.258 ; free physical = 6115 ; free virtual = 39479
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.449 ; gain = 182.258 ; free physical = 6125 ; free virtual = 39489
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1650.348 ; gain = 7.000 ; free physical = 5822 ; free virtual = 39186
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.598 ; gain = 543.406 ; free physical = 5946 ; free virtual = 39310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.598 ; gain = 543.406 ; free physical = 5946 ; free virtual = 39310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.598 ; gain = 543.406 ; free physical = 5948 ; free virtual = 39313
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'lineBuff_1_V_addr_reg_6706_reg[5:0]' into 'lineBuff_0_V_addr_reg_6700_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1370]
INFO: [Synth 8-4471] merging register 'lineBuff_2_V_addr_reg_6712_reg[5:0]' into 'lineBuff_0_V_addr_reg_6700_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1386]
INFO: [Synth 8-4471] merging register 'lineBuff_3_V_addr_reg_6718_reg[5:0]' into 'lineBuff_0_V_addr_reg_6700_reg[5:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:1402]
WARNING: [Synth 8-3936] Found unconnected internal register 'colv_mid2_reg_6662_reg' and it is trimmed from '7' to '6' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/processVECT.v:2995]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1650.598 ; gain = 543.406 ; free physical = 5927 ; free virtual = 39291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |processVECT__GB0          |           1|     35945|
|2     |processVECT__GB1          |           1|      9163|
|3     |processVECT__GB2          |           1|     11733|
|4     |processVECT__GB3          |           1|     15502|
|5     |ccGaussianFilterGKer__GC0 |           1|        23|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 64    
	   8 Input     32 Bit       Adders := 16    
	   6 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 15    
	               32 Bit    Registers := 388   
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Multipliers : 
	                15x32  Multipliers := 16    
	                13x32  Multipliers := 32    
	                14x32  Multipliers := 32    
	                12x32  Multipliers := 16    
+---RAMs : 
	              32K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processVECT_lineBbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module processVECT_lineBbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32sibs_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sg8j_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module hipaccRun_mul_32sfYi_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module hipaccRun_mul_32shbi_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module processVECT 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 64    
	   8 Input     32 Bit       Adders := 16    
	   6 Input     32 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 11    
	               32 Bit    Registers := 292   
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ccGaussianFilterGKer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
DSP Report: Generating DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U4/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U3/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U6/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U5/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U2/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U10/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U9/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U12/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U11/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U7/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U8/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U16/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U15/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U18/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U17/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U13/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U14/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U22/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U21/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U24/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U23/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U20/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U28/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U30/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U29/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U25/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U26/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U40/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U42/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U41/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U37/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U38/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
DSP Report: Generating DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U46/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U45/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U48/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U47/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U43/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U39/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U58/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U60/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U59/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U55/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U34/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U33/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U36/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U35/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U31/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U32/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U27/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U19/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
DSP Report: Generating DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U69/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U72/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U71/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U68/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U64/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U63/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U66/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U65/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U61/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U62/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U57/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U52/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U54/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U53/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U49/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U50/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U44/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U56/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sg8j.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32sfYi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun_mul_32shbi.v:20]
DSP Report: Generating DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U76/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U75/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U78/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U77/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U73/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U74/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U82/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U81/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U84/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U83/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U79/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U80/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U88/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U87/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U90/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U89/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U85/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U86/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U94/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U93/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/p_reg is absorbed into DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: operator hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/tmp_product is absorbed into DSP hipaccRun_mul_32sibs_U96/hipaccRun_mul_32sibs_MulnS_3_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U95/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: operator hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/tmp_product is absorbed into DSP hipaccRun_mul_32sg8j_U92/hipaccRun_mul_32sg8j_MulnS_1_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: operator hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg is absorbed into DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: operator hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product is absorbed into DSP hipaccRun_mul_32sfYi_U67/hipaccRun_mul_32sfYi_MulnS_0_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U70/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product.
DSP Report: Generating DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/p_reg is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
DSP Report: operator hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/tmp_product is absorbed into DSP hipaccRun_mul_32shbi_U51/hipaccRun_mul_32shbi_MulnS_2_U/p_reg.
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[63]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[63]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[62]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[62]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[61]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[61]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[60]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[60]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[59]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[59]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[58]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[58]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[57]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[57]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[56]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[56]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[55]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[55]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[54]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[54]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[53]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[53]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[52]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[52]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[51]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[51]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[50]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[50]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[49]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[49]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[48]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[48]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[47]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[47]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[46]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[46]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[45]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[45]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[44]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[44]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[43]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[43]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[42]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[42]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[41]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[41]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[40]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[40]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[39]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[39]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[38]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[38]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[37]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[37]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[36]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[36]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[35]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[35]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[34]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[34]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[33]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[33]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_4_2_V_fu_258_reg[32]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_4_19_1_fu_622_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_0_2_V_fu_210_reg[32]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_0_19_1_fu_342_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[63]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[31]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[31]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[62]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[30]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[30]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[61]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[29]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[29]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[60]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[28]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[28]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[59]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[27]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[27]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[58]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[26]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[26]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[57]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[25]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[25]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[56]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[24]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[24]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[55]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[23]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[23]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[54]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[22]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[22]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[53]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[21]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[21]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_2_1_V_fu_238_reg[52]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_2_3_1_fu_438_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_1_1_V_fu_226_reg[20]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_1_2_1_fu_354_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_processVECT_fu_18i_0/win_3_1_V_fu_250_reg[20]' (FDE) to 'grp_processVECT_fu_18i_0/win_vect_3_2_1_fu_198_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ccGaussianFilterGKer_U0i_4/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1865.676 ; gain = 758.484 ; free physical = 5631 ; free virtual = 39032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
|processVECT_lineBbkb_ram: | ram_reg    | 64 x 512(READ_FIRST)   | W |   | 64 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hipaccRun   | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hipaccRun   | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |processVECT__GB0          |           1|     37159|
|2     |processVECT__GB1          |           1|     10175|
|3     |processVECT__GB2          |           1|     13116|
|4     |processVECT__GB3          |           1|     16396|
|5     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1867.676 ; gain = 760.484 ; free physical = 5472 ; free virtual = 38879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1938.688 ; gain = 831.496 ; free physical = 5378 ; free virtual = 38826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |ccGaussianFilterGKer__GC0 |           1|        20|
|2     |hipaccRun_GT0             |           1|     12271|
|3     |hipaccRun_GT1__1          |           1|      7626|
|4     |hipaccRun_GT4             |           1|     13121|
|5     |hipaccRun_GT0__2          |           1|      7839|
|6     |hipaccRun_GT1             |           1|     27339|
|7     |hipaccRun_GT2             |           1|      8650|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_3_V_U/processVECT_lineBbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_1_V_U/processVECT_lineBbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_2_V_U/processVECT_lineBbkb_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5411 ; free virtual = 38856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5411 ; free virtual = 38855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5406 ; free virtual = 38851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:02:32 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5384 ; free virtual = 38830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:30 ; elapsed = 00:02:32 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5374 ; free virtual = 38829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5409 ; free virtual = 38827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5410 ; free virtual = 38828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_4_1_fu_562_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_10_1_fu_466_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_10_1_fu_586_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_6_1_fu_570_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_5_1_fu_186_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_5_1_fu_366_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_9_1_fu_170_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_9_1_fu_382_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_8_1_fu_578_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_7_1_fu_374_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_7_1_fu_178_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_11_1_fu_470_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_15_1_fu_486_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_12_1_fu_474_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_12_1_fu_394_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_12_1_fu_514_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_13_1_fu_478_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_8_1_fu_174_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_6_1_fu_182_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_4_1_fu_190_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_14_1_fu_522_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_10_1_fu_166_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_15_1_fu_606_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_13_1_fu_598_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_11_1_fu_590_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_9_1_fu_582_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_7_1_fu_574_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_5_1_fu_566_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_8_1_fu_378_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_6_1_fu_370_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_4_1_fu_362_reg[0]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_14_1_fu_402_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_10_1_fu_386_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_6_1_fu_450_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_5_1_fu_446_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_9_1_fu_462_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_11_1_fu_510_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_12_1_fu_594_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_11_1_fu_390_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_8_1_fu_458_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_4_1_fu_442_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_7_1_fu_454_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_15_1_fu_526_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_14_1_fu_602_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_14_1_fu_482_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_13_1_fu_518_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_15_1_fu_406_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_13_1_fu_398_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_16_1_fu_410_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_16_1_fu_530_reg[0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_16_1_fu_490_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_16_1_fu_610_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_2_17_1_fu_494_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_3_17_1_fu_534_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_1_17_1_fu_414_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_vect_4_17_1_fu_614_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|hipaccRun   | ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter6_reg    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1157|
|2     |DSP48E1   |    96|
|3     |DSP48E1_1 |    96|
|4     |LUT1      |  1218|
|5     |LUT2      |    24|
|6     |LUT3      |  4379|
|7     |LUT4      |  1839|
|8     |LUT5      |  2801|
|9     |LUT6      |  2947|
|10    |RAMB18E1  |     4|
|11    |RAMB36E1  |    28|
|12    |SRL16E    |  1793|
|13    |FDRE      | 12527|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 28909|
|2     |  ccGaussianFilterGKer_U0              |ccGaussianFilterGKer             | 28909|
|3     |    grp_processVECT_fu_18              |processVECT                      | 28905|
|4     |      hipaccRun_mul_32sfYi_U1          |hipaccRun_mul_32sfYi             |    33|
|5     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_189 |    33|
|6     |      hipaccRun_mul_32sfYi_U13         |hipaccRun_mul_32sfYi_0           |    33|
|7     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_188 |    33|
|8     |      hipaccRun_mul_32sfYi_U19         |hipaccRun_mul_32sfYi_1           |    33|
|9     |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_187 |    33|
|10    |      hipaccRun_mul_32sfYi_U25         |hipaccRun_mul_32sfYi_2           |    33|
|11    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_186 |    33|
|12    |      hipaccRun_mul_32sfYi_U31         |hipaccRun_mul_32sfYi_3           |    33|
|13    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_185 |    33|
|14    |      hipaccRun_mul_32sfYi_U37         |hipaccRun_mul_32sfYi_4           |    33|
|15    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_184 |    33|
|16    |      hipaccRun_mul_32sfYi_U43         |hipaccRun_mul_32sfYi_5           |    33|
|17    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_183 |    33|
|18    |      hipaccRun_mul_32sfYi_U49         |hipaccRun_mul_32sfYi_6           |    33|
|19    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_182 |    33|
|20    |      hipaccRun_mul_32sfYi_U55         |hipaccRun_mul_32sfYi_7           |    33|
|21    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_181 |    33|
|22    |      hipaccRun_mul_32sfYi_U61         |hipaccRun_mul_32sfYi_8           |    33|
|23    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_180 |    33|
|24    |      hipaccRun_mul_32sfYi_U67         |hipaccRun_mul_32sfYi_9           |    33|
|25    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_179 |    33|
|26    |      hipaccRun_mul_32sfYi_U7          |hipaccRun_mul_32sfYi_10          |    33|
|27    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_178 |    33|
|28    |      hipaccRun_mul_32sfYi_U73         |hipaccRun_mul_32sfYi_11          |    33|
|29    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_177 |    33|
|30    |      hipaccRun_mul_32sfYi_U79         |hipaccRun_mul_32sfYi_12          |    33|
|31    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_176 |    33|
|32    |      hipaccRun_mul_32sfYi_U85         |hipaccRun_mul_32sfYi_13          |    33|
|33    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0_175 |    33|
|34    |      hipaccRun_mul_32sfYi_U91         |hipaccRun_mul_32sfYi_14          |    34|
|35    |        hipaccRun_mul_32sfYi_MulnS_0_U |hipaccRun_mul_32sfYi_MulnS_0     |    34|
|36    |      hipaccRun_mul_32sg8j_U11         |hipaccRun_mul_32sg8j             |    31|
|37    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_174 |    31|
|38    |      hipaccRun_mul_32sg8j_U14         |hipaccRun_mul_32sg8j_15          |    31|
|39    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_173 |    31|
|40    |      hipaccRun_mul_32sg8j_U17         |hipaccRun_mul_32sg8j_16          |    31|
|41    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_172 |    31|
|42    |      hipaccRun_mul_32sg8j_U2          |hipaccRun_mul_32sg8j_17          |    31|
|43    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_171 |    31|
|44    |      hipaccRun_mul_32sg8j_U20         |hipaccRun_mul_32sg8j_18          |    31|
|45    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_170 |    31|
|46    |      hipaccRun_mul_32sg8j_U23         |hipaccRun_mul_32sg8j_19          |    31|
|47    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_169 |    31|
|48    |      hipaccRun_mul_32sg8j_U26         |hipaccRun_mul_32sg8j_20          |    31|
|49    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_168 |    31|
|50    |      hipaccRun_mul_32sg8j_U29         |hipaccRun_mul_32sg8j_21          |    31|
|51    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_167 |    31|
|52    |      hipaccRun_mul_32sg8j_U32         |hipaccRun_mul_32sg8j_22          |    31|
|53    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_166 |    31|
|54    |      hipaccRun_mul_32sg8j_U35         |hipaccRun_mul_32sg8j_23          |    31|
|55    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_165 |    31|
|56    |      hipaccRun_mul_32sg8j_U38         |hipaccRun_mul_32sg8j_24          |    31|
|57    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_164 |    31|
|58    |      hipaccRun_mul_32sg8j_U41         |hipaccRun_mul_32sg8j_25          |    31|
|59    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_163 |    31|
|60    |      hipaccRun_mul_32sg8j_U44         |hipaccRun_mul_32sg8j_26          |    31|
|61    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_162 |    31|
|62    |      hipaccRun_mul_32sg8j_U47         |hipaccRun_mul_32sg8j_27          |    31|
|63    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_161 |    31|
|64    |      hipaccRun_mul_32sg8j_U5          |hipaccRun_mul_32sg8j_28          |    31|
|65    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_160 |    31|
|66    |      hipaccRun_mul_32sg8j_U50         |hipaccRun_mul_32sg8j_29          |    31|
|67    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_159 |    31|
|68    |      hipaccRun_mul_32sg8j_U53         |hipaccRun_mul_32sg8j_30          |    31|
|69    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_158 |    31|
|70    |      hipaccRun_mul_32sg8j_U56         |hipaccRun_mul_32sg8j_31          |    31|
|71    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_157 |    31|
|72    |      hipaccRun_mul_32sg8j_U59         |hipaccRun_mul_32sg8j_32          |    31|
|73    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_156 |    31|
|74    |      hipaccRun_mul_32sg8j_U62         |hipaccRun_mul_32sg8j_33          |    31|
|75    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_155 |    31|
|76    |      hipaccRun_mul_32sg8j_U65         |hipaccRun_mul_32sg8j_34          |    31|
|77    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_154 |    31|
|78    |      hipaccRun_mul_32sg8j_U68         |hipaccRun_mul_32sg8j_35          |    31|
|79    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_153 |    31|
|80    |      hipaccRun_mul_32sg8j_U71         |hipaccRun_mul_32sg8j_36          |    31|
|81    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_152 |    31|
|82    |      hipaccRun_mul_32sg8j_U74         |hipaccRun_mul_32sg8j_37          |    31|
|83    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_151 |    31|
|84    |      hipaccRun_mul_32sg8j_U77         |hipaccRun_mul_32sg8j_38          |    31|
|85    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_150 |    31|
|86    |      hipaccRun_mul_32sg8j_U8          |hipaccRun_mul_32sg8j_39          |    31|
|87    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_149 |    31|
|88    |      hipaccRun_mul_32sg8j_U80         |hipaccRun_mul_32sg8j_40          |    31|
|89    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_148 |    31|
|90    |      hipaccRun_mul_32sg8j_U83         |hipaccRun_mul_32sg8j_41          |    31|
|91    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_147 |    31|
|92    |      hipaccRun_mul_32sg8j_U86         |hipaccRun_mul_32sg8j_42          |    31|
|93    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_146 |    31|
|94    |      hipaccRun_mul_32sg8j_U89         |hipaccRun_mul_32sg8j_43          |    31|
|95    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_145 |    31|
|96    |      hipaccRun_mul_32sg8j_U92         |hipaccRun_mul_32sg8j_44          |    31|
|97    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1_144 |    31|
|98    |      hipaccRun_mul_32sg8j_U95         |hipaccRun_mul_32sg8j_45          |    31|
|99    |        hipaccRun_mul_32sg8j_MulnS_1_U |hipaccRun_mul_32sg8j_MulnS_1     |    31|
|100   |      hipaccRun_mul_32shbi_U10         |hipaccRun_mul_32shbi             |    32|
|101   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_143 |    32|
|102   |      hipaccRun_mul_32shbi_U15         |hipaccRun_mul_32shbi_46          |    32|
|103   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_142 |    32|
|104   |      hipaccRun_mul_32shbi_U16         |hipaccRun_mul_32shbi_47          |    32|
|105   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_141 |    32|
|106   |      hipaccRun_mul_32shbi_U21         |hipaccRun_mul_32shbi_48          |    32|
|107   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_140 |    32|
|108   |      hipaccRun_mul_32shbi_U22         |hipaccRun_mul_32shbi_49          |    32|
|109   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_139 |    32|
|110   |      hipaccRun_mul_32shbi_U27         |hipaccRun_mul_32shbi_50          |    32|
|111   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_138 |    32|
|112   |      hipaccRun_mul_32shbi_U28         |hipaccRun_mul_32shbi_51          |    32|
|113   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_137 |    32|
|114   |      hipaccRun_mul_32shbi_U3          |hipaccRun_mul_32shbi_52          |    32|
|115   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_136 |    32|
|116   |      hipaccRun_mul_32shbi_U33         |hipaccRun_mul_32shbi_53          |    32|
|117   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_135 |    32|
|118   |      hipaccRun_mul_32shbi_U34         |hipaccRun_mul_32shbi_54          |    32|
|119   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_134 |    32|
|120   |      hipaccRun_mul_32shbi_U39         |hipaccRun_mul_32shbi_55          |    32|
|121   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_133 |    32|
|122   |      hipaccRun_mul_32shbi_U4          |hipaccRun_mul_32shbi_56          |    32|
|123   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_132 |    32|
|124   |      hipaccRun_mul_32shbi_U40         |hipaccRun_mul_32shbi_57          |    32|
|125   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_131 |    32|
|126   |      hipaccRun_mul_32shbi_U45         |hipaccRun_mul_32shbi_58          |    32|
|127   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_130 |    32|
|128   |      hipaccRun_mul_32shbi_U46         |hipaccRun_mul_32shbi_59          |    32|
|129   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_129 |    32|
|130   |      hipaccRun_mul_32shbi_U51         |hipaccRun_mul_32shbi_60          |    32|
|131   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_128 |    32|
|132   |      hipaccRun_mul_32shbi_U52         |hipaccRun_mul_32shbi_61          |    32|
|133   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_127 |    32|
|134   |      hipaccRun_mul_32shbi_U57         |hipaccRun_mul_32shbi_62          |    32|
|135   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_126 |    32|
|136   |      hipaccRun_mul_32shbi_U58         |hipaccRun_mul_32shbi_63          |    32|
|137   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_125 |    32|
|138   |      hipaccRun_mul_32shbi_U63         |hipaccRun_mul_32shbi_64          |    32|
|139   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_124 |    32|
|140   |      hipaccRun_mul_32shbi_U64         |hipaccRun_mul_32shbi_65          |    32|
|141   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_123 |    32|
|142   |      hipaccRun_mul_32shbi_U69         |hipaccRun_mul_32shbi_66          |    32|
|143   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_122 |    32|
|144   |      hipaccRun_mul_32shbi_U70         |hipaccRun_mul_32shbi_67          |    32|
|145   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_121 |    32|
|146   |      hipaccRun_mul_32shbi_U75         |hipaccRun_mul_32shbi_68          |    32|
|147   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_120 |    32|
|148   |      hipaccRun_mul_32shbi_U76         |hipaccRun_mul_32shbi_69          |    32|
|149   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_119 |    32|
|150   |      hipaccRun_mul_32shbi_U81         |hipaccRun_mul_32shbi_70          |    32|
|151   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_118 |    32|
|152   |      hipaccRun_mul_32shbi_U82         |hipaccRun_mul_32shbi_71          |    32|
|153   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_117 |    32|
|154   |      hipaccRun_mul_32shbi_U87         |hipaccRun_mul_32shbi_72          |    32|
|155   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_116 |    32|
|156   |      hipaccRun_mul_32shbi_U88         |hipaccRun_mul_32shbi_73          |    32|
|157   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_115 |    32|
|158   |      hipaccRun_mul_32shbi_U9          |hipaccRun_mul_32shbi_74          |    32|
|159   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_114 |    32|
|160   |      hipaccRun_mul_32shbi_U93         |hipaccRun_mul_32shbi_75          |    32|
|161   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2_113 |    32|
|162   |      hipaccRun_mul_32shbi_U94         |hipaccRun_mul_32shbi_76          |    32|
|163   |        hipaccRun_mul_32shbi_MulnS_2_U |hipaccRun_mul_32shbi_MulnS_2     |    32|
|164   |      hipaccRun_mul_32sibs_U12         |hipaccRun_mul_32sibs             |    30|
|165   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_112 |    30|
|166   |      hipaccRun_mul_32sibs_U18         |hipaccRun_mul_32sibs_77          |    30|
|167   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_111 |    30|
|168   |      hipaccRun_mul_32sibs_U24         |hipaccRun_mul_32sibs_78          |    30|
|169   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_110 |    30|
|170   |      hipaccRun_mul_32sibs_U30         |hipaccRun_mul_32sibs_79          |    30|
|171   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_109 |    30|
|172   |      hipaccRun_mul_32sibs_U36         |hipaccRun_mul_32sibs_80          |    30|
|173   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_108 |    30|
|174   |      hipaccRun_mul_32sibs_U42         |hipaccRun_mul_32sibs_81          |    30|
|175   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_107 |    30|
|176   |      hipaccRun_mul_32sibs_U48         |hipaccRun_mul_32sibs_82          |    30|
|177   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_106 |    30|
|178   |      hipaccRun_mul_32sibs_U54         |hipaccRun_mul_32sibs_83          |    30|
|179   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_105 |    30|
|180   |      hipaccRun_mul_32sibs_U6          |hipaccRun_mul_32sibs_84          |    30|
|181   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_104 |    30|
|182   |      hipaccRun_mul_32sibs_U60         |hipaccRun_mul_32sibs_85          |    30|
|183   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_103 |    30|
|184   |      hipaccRun_mul_32sibs_U66         |hipaccRun_mul_32sibs_86          |    30|
|185   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_102 |    30|
|186   |      hipaccRun_mul_32sibs_U72         |hipaccRun_mul_32sibs_87          |    30|
|187   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_101 |    30|
|188   |      hipaccRun_mul_32sibs_U78         |hipaccRun_mul_32sibs_88          |    30|
|189   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_100 |    30|
|190   |      hipaccRun_mul_32sibs_U84         |hipaccRun_mul_32sibs_89          |    30|
|191   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_99  |    30|
|192   |      hipaccRun_mul_32sibs_U90         |hipaccRun_mul_32sibs_90          |    30|
|193   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3_98  |    30|
|194   |      hipaccRun_mul_32sibs_U96         |hipaccRun_mul_32sibs_91          |    30|
|195   |        hipaccRun_mul_32sibs_MulnS_3_U |hipaccRun_mul_32sibs_MulnS_3     |    30|
|196   |      lineBuff_0_V_U                   |processVECT_lineBbkb             |    12|
|197   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_97      |    12|
|198   |      lineBuff_1_V_U                   |processVECT_lineBbkb_92          |    10|
|199   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_96      |    10|
|200   |      lineBuff_2_V_U                   |processVECT_lineBbkb_93          |    10|
|201   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram_95      |    10|
|202   |      lineBuff_3_V_U                   |processVECT_lineBbkb_94          |    11|
|203   |        processVECT_lineBbkb_ram_U     |processVECT_lineBbkb_ram         |    11|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1994.184 ; gain = 886.992 ; free physical = 5410 ; free virtual = 38828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 1994.184 ; gain = 525.844 ; free physical = 5489 ; free virtual = 38907
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:33 . Memory (MB): peak = 1994.191 ; gain = 886.992 ; free physical = 5492 ; free virtual = 38910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

271 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 1994.434 ; gain = 900.824 ; free physical = 5512 ; free virtual = 38929
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2000.199 ; gain = 0.000 ; free physical = 5528 ; free virtual = 38950
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 17:57:47 2018...
[Sat Apr 14 17:57:50 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:02:52 . Memory (MB): peak = 1150.445 ; gain = 8.000 ; free physical = 6261 ; free virtual = 39682
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1473.473 ; gain = 323.027 ; free physical = 5915 ; free virtual = 39334
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1473.473 ; gain = 0.000 ; free physical = 5912 ; free virtual = 39332
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2032.023 ; gain = 558.551 ; free physical = 5518 ; free virtual = 38938
[Sat Apr 14 17:58:09 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sat Apr 14 17:58:09 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1077.348 ; gain = 0.000 ; free physical = 5354 ; free virtual = 38778
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-11674-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-11674-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.844 ; gain = 378.496 ; free physical = 4972 ; free virtual = 38396
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1490.875 ; gain = 35.031 ; free physical = 4965 ; free virtual = 38389
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bfec730d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4658 ; free virtual = 38069
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1216 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bfec730d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4649 ; free virtual = 38060
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 773ae7bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4644 ; free virtual = 38055
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 773ae7bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4644 ; free virtual = 38055
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 773ae7bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4644 ; free virtual = 38055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4644 ; free virtual = 38055
Ending Logic Optimization Task | Checksum: 773ae7bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.367 ; gain = 0.000 ; free physical = 4644 ; free virtual = 38055

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: c003a1be

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2258.883 ; gain = 0.000 ; free physical = 4487 ; free virtual = 37932
Ending Power Optimization Task | Checksum: c003a1be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2258.883 ; gain = 264.516 ; free physical = 4511 ; free virtual = 37956
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2258.883 ; gain = 803.039 ; free physical = 4511 ; free virtual = 37956
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2258.887 ; gain = 0.000 ; free physical = 4432 ; free virtual = 37889
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e766141

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2258.887 ; gain = 0.000 ; free physical = 4432 ; free virtual = 37889
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2258.887 ; gain = 0.000 ; free physical = 4481 ; free virtual = 37939

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 48167498

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2258.887 ; gain = 0.000 ; free physical = 4428 ; free virtual = 37885

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7671eef4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.898 ; gain = 8.012 ; free physical = 4405 ; free virtual = 37863

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7671eef4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.898 ; gain = 8.012 ; free physical = 4405 ; free virtual = 37863
Phase 1 Placer Initialization | Checksum: 7671eef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.898 ; gain = 8.012 ; free physical = 4405 ; free virtual = 37863

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 130b17024

Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4306 ; free virtual = 37764

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 130b17024

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4306 ; free virtual = 37764

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b49337b2

Time (s): cpu = 00:01:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4334 ; free virtual = 37792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ae674e2

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4334 ; free virtual = 37792

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: db7e192f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4334 ; free virtual = 37792

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f6a3a2bc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4310 ; free virtual = 37767

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 151de9ce1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4320 ; free virtual = 37778

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 942f34c8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4311 ; free virtual = 37769

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 942f34c8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4311 ; free virtual = 37769
Phase 3 Detail Placement | Checksum: 942f34c8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4311 ; free virtual = 37769

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1099b1c4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/lineBuff_0_V_U/processVECT_lineBbkb_ram_U/we1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp10_i_10_reg_70880, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp11_i_10_reg_75480, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U91/hipaccRun_mul_32sfYi_MulnS_0_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 4 candidate nets, 0 success, 4 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1099b1c4c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4299 ; free virtual = 37757
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.554. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 78ac56c1

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4299 ; free virtual = 37757
Phase 4.1 Post Commit Optimization | Checksum: 78ac56c1

Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4299 ; free virtual = 37757

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 78ac56c1

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4301 ; free virtual = 37758

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 78ac56c1

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4301 ; free virtual = 37758

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1204479be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4301 ; free virtual = 37758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1204479be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4301 ; free virtual = 37758
Ending Placer Task | Checksum: 11a3cf557

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4325 ; free virtual = 37783
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2280.926 ; gain = 22.039 ; free physical = 4329 ; free virtual = 37786
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2280.926 ; gain = 0.000 ; free physical = 4288 ; free virtual = 37777
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4307 ; free virtual = 37771
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4316 ; free virtual = 37780
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4317 ; free virtual = 37780
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4267 ; free virtual = 37762
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2a30168f ConstDB: 0 ShapeSum: f00cdec8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_V_dout[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_V_dout[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: bc651e2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4142 ; free virtual = 37612

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bc651e2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.930 ; gain = 0.000 ; free physical = 4146 ; free virtual = 37616

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bc651e2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2281.926 ; gain = 0.996 ; free physical = 4114 ; free virtual = 37584

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bc651e2c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2281.926 ; gain = 0.996 ; free physical = 4114 ; free virtual = 37584
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 176da3896

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2327.852 ; gain = 46.922 ; free physical = 4090 ; free virtual = 37560
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.557  | TNS=0.000  | WHS=-0.238 | THS=-144.669|

Phase 2 Router Initialization | Checksum: 1baad7534

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2342.852 ; gain = 61.922 ; free physical = 4092 ; free virtual = 37562

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f97ba76c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3954
 Number of Nodes with overlaps = 635
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b69af05

Time (s): cpu = 00:02:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4082 ; free virtual = 37552
Phase 4 Rip-up And Reroute | Checksum: 16b69af05

Time (s): cpu = 00:02:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4082 ; free virtual = 37552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17ecf0eeb

Time (s): cpu = 00:02:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4084 ; free virtual = 37554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17ecf0eeb

Time (s): cpu = 00:02:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37553

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ecf0eeb

Time (s): cpu = 00:02:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37553
Phase 5 Delay and Skew Optimization | Checksum: 17ecf0eeb

Time (s): cpu = 00:02:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37553

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a559affb

Time (s): cpu = 00:02:20 ; elapsed = 00:00:52 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4084 ; free virtual = 37554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1add2600b

Time (s): cpu = 00:02:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4084 ; free virtual = 37554
Phase 6 Post Hold Fix | Checksum: 1add2600b

Time (s): cpu = 00:02:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4084 ; free virtual = 37554

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.015 %
  Global Horizontal Routing Utilization  = 14.696 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f79789f3

Time (s): cpu = 00:02:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37554

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f79789f3

Time (s): cpu = 00:02:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4083 ; free virtual = 37553

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174d9ba85

Time (s): cpu = 00:02:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4081 ; free virtual = 37551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.602  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174d9ba85

Time (s): cpu = 00:02:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4087 ; free virtual = 37557
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2349.867 ; gain = 68.938 ; free physical = 4130 ; free virtual = 37600

Routing Is Done.
68 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:55 . Memory (MB): peak = 2349.871 ; gain = 68.941 ; free physical = 4130 ; free virtual = 37600
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2349.871 ; gain = 0.000 ; free physical = 4034 ; free virtual = 37546
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:00:41 2018...
[Sat Apr 14 18:00:46 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.09 ; elapsed = 00:02:37 . Memory (MB): peak = 2063.035 ; gain = 7.996 ; free physical = 5261 ; free virtual = 38750
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hipaccRun' is not ideal for floorplanning, since the cellview 'processVECT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/.Xil/Vivado-11123-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1020_int_nobh_v16/hipacc_project/solution1/impl/verilog/.Xil/Vivado-11123-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2214.871 ; gain = 36.805 ; free physical = 5050 ; free virtual = 38583
Restored from archive | CPU: 1.080000 secs | Memory: 34.151482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2214.871 ; gain = 36.805 ; free physical = 5050 ; free virtual = 38583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2418.891 ; gain = 0.000 ; free physical = 4964 ; free virtual = 38453


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 18:00:54 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         4606
LUT:          10417
FF:           12527
DSP:            192
BRAM:            60
SRL:            897
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.912
CP achieved post-implementation:    9.331
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:00:54 2018...
INFO: [HLS 200-112] Total elapsed time: 445.91 seconds; peak allocated memory: 816.409 MB.
