// Seed: 3160301929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    wire id_8 = id_7++, id_9;
  endgenerate
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_13;
  assign id_10 = 1;
  always @(1) begin
    id_11 = id_8;
  end
  module_0(
      id_8, id_5, id_8, id_3, id_2, id_9, id_7
  );
  wire id_14;
  wire id_15;
  id_16(
      .id_0(),
      .id_1((id_7)),
      .id_2(id_4),
      .id_3(),
      .id_4(1),
      .id_5(id_13[1]),
      .id_6(id_4),
      .id_7((1'b0)),
      .id_8(1),
      .id_9((id_1))
  );
  assign id_14 = id_15;
  wire id_17;
endmodule
