{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645037659737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645037659738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 00:24:19 2022 " "Processing started: Thu Feb 17 00:24:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645037659738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037659738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off BoothMultiplier -c BoothMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037659738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645037659827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645037659827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BoothMultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BoothMultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothMultiplier-boothmultiplier " "Found design unit 1: BoothMultiplier-boothmultiplier" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645037665533 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothMultiplier " "Found entity 1: BoothMultiplier" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645037665533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoothMultiplier " "Elaborating entity \"BoothMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645037665571 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state BoothMultiplier.vhd(29) " "VHDL Process Statement warning at BoothMultiplier.vhd(29): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(30) " "VHDL Process Statement warning at BoothMultiplier.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(32) " "VHDL Process Statement warning at BoothMultiplier.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(33) " "VHDL Process Statement warning at BoothMultiplier.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(34) " "VHDL Process Statement warning at BoothMultiplier.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(35) " "VHDL Process Statement warning at BoothMultiplier.vhd(35): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665572 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(36) " "VHDL Process Statement warning at BoothMultiplier.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(37) " "VHDL Process Statement warning at BoothMultiplier.vhd(37): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(40) " "VHDL Process Statement warning at BoothMultiplier.vhd(40): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(42) " "VHDL Process Statement warning at BoothMultiplier.vhd(42): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(43) " "VHDL Process Statement warning at BoothMultiplier.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(44) " "VHDL Process Statement warning at BoothMultiplier.vhd(44): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(45) " "VHDL Process Statement warning at BoothMultiplier.vhd(45): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b BoothMultiplier.vhd(46) " "VHDL Process Statement warning at BoothMultiplier.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a BoothMultiplier.vhd(47) " "VHDL Process Statement warning at BoothMultiplier.vhd(47): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3P2 BoothMultiplier.vhd(52) " "VHDL Process Statement warning at BoothMultiplier.vhd(52): signal \"P3P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1P0 BoothMultiplier.vhd(52) " "VHDL Process Statement warning at BoothMultiplier.vhd(52): signal \"P1P0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state BoothMultiplier.vhd(55) " "VHDL Process Statement warning at BoothMultiplier.vhd(55): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result BoothMultiplier.vhd(18) " "VHDL Process Statement warning at BoothMultiplier.vhd(18): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645037665573 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[0\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[1\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[2\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[3\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[4\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[5\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[6\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] BoothMultiplier.vhd(18) " "Inferred latch for \"result\[7\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[0\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[0\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[0\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[0\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[1\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[1\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[1\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[1\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[2\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[2\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[2\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[2\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665574 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[3\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[3\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[3\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[3\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[4\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[4\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[4\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[4\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P3P2\[5\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P3P2\[5\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P3P2\[5\] BoothMultiplier.vhd(18) " "Inferred latch for \"P3P2\[5\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[0\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[0\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[0\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[0\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[1\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[1\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[1\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[1\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[2\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[2\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[2\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[2\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[3\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[3\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[3\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[3\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[4\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[4\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[4\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[4\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[5\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[5\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[5\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[5\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665575 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[6\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[6\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665576 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[6\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[6\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665576 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "P1P0\[7\] BoothMultiplier.vhd(29) " "HDL error at BoothMultiplier.vhd(29): can't infer register for \"P1P0\[7\]\" because its behavior does not match any supported register model" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 29 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1645037665576 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P1P0\[7\] BoothMultiplier.vhd(18) " "Inferred latch for \"P1P0\[7\]\" at BoothMultiplier.vhd(18)" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665576 "|BoothMultiplier"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "BoothMultiplier.vhd(20) " "HDL error at BoothMultiplier.vhd(20): couldn't implement registers for assignments on this clock edge" {  } { { "BoothMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab5/q2/BoothMultiplier.vhd" 20 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1645037665576 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645037665577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645037665628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 17 00:24:25 2022 " "Processing ended: Thu Feb 17 00:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645037665628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645037665628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645037665628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665628 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645037665714 ""}
