# Lab 8: Simple Processor with UART
*Duncan Wood* <br>
*10/27/2025*

## Overview


## Simple Processor
<div align="center">
  <img src="img/vsm_logisim.jpg" alt="VSM Logisim" width="600"/><br>
  <em>Figure 1: Very Simple Microprocessor </em>
</div>

### Instruction Control FSM


### Accumulator A
<div align="center">
  <img src="img/AccumA_logisim.jpg" alt="" width="400"/><br>
  <em>Figure 1: Accumulator A Logisim </em>
</div>
<div align="center">
  <img src="img/AccumA_verilog.jpg" alt="" width="400"/><br>
  <em>Figure 1: Accumulator A Verilog </em>
</div>
<div align="center">
  <img src="img/AccumulatorA_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: Accumulator A Quartus RTL </em>
</div>

### Accumulator B
<div align="center">
  <img src="img/AccumB_logisim.jpg" alt="" width="500"/><br>
  <em>Figure 1: Accumulator B Logisim </em>
</div>
<div align="center">
  <img src="img/AccumB_verilog.jpg" alt="" width="300"/><br>
  <em>Figure 1: Accumulator B Verilog </em>
</div>
<div align="center">
  <img src="img/AccumulatorB_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: Accumulator B Quartus RTL </em>
</div>

### Arithmetic Unit
<div align="center">
  <img src="img/AU_logisim.jpg" alt="" width="500"/><br>
  <em>Figure 1: Arithmetic Unit Logisim </em>
</div>
<div align="center">
  <img src="img/AU_verilog.jpg" alt="" width="300"/><br>
  <em>Figure 1: Arithmetic Unit Verilog </em>
</div>
<div align="center">
  <img src="img/ALU_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: Arithmetic Unit Quartus RTL </em>
</div>

### In Register
<div align="center">
  <img src="img/InReg_logisim.jpg" alt="" width="400"/><br>
  <em>Figure 1: In Register Logisim </em>
</div>
<div align="center">
  <img src="img/InReg_verilog.jpg" alt="" width="400"/><br>
  <em>Figure 1: In Register Verilog </em>
</div>
<div align="center">
  <img src="img/Inregister_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: In Register Quartus RTL </em>
</div>

### Out Register
<div align="center">
  <img src="img/OutReg_logisim.jpg" alt="" width="500"/><br>
  <em>Figure 1: Out Register Logisim </em>
</div>
<div align="center">
  <img src="img/OutReg_verilog.jpg" alt="" width="300"/><br>
  <em>Figure 1: Out Register Verilog </em>
</div>
<div align="center">
  <img src="img/Outregister_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: Out Register Quartus RTL </em>
</div>

### Instruction Register
<div align="center">
  <img src="img/InstrReg_logisim.jpg" alt="" width="500"/><br>
  <em>Figure 1: Instruction Register Logisim </em>
</div>
<div align="center">
  <img src="img/InstrReg_verilog.jpg" alt="" width="400"/><br>
  <em>Figure 1: Instruction Register Verilog </em>
</div>
<div align="center">
  <img src="img/InstrReg_rtl.jpg" alt="" width="500"/><br>
  <em>Figure 1: Instruction Register Quartus RTL </em>
</div>

### Program Counter

### ROM Memory




## UART Integration
