0.7
2020.1
May 27 2020
20:09:33
D:/Logic_Design_Lab/Lab3/Lab3-2/lab3_2.v,1602481721,verilog,,,,clock_divider;lab3_2,,,,,,,,
D:/Logic_Design_Lab/Lab3/Lab3-2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
