#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:22:04 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Tue Feb 27 12:45:16 2024
# Process ID: 25891
# Current directory: /home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame
# Command line: vivado
# Log file: /home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/vivado.log
# Journal file: /home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/vivado.jou
# Running On: remi-HP-ENVY-x360-Convertible-15-ds0xxx, OS: Linux, CPU Frequency: 1197.418 MHz, CPU Physical cores: 8, Host memory: 14509 MB
#-----------------------------------------------------------
start_gui
create_project SpedenSpelitGame_to_archive {/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame_to_archive} -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/vhdl/randomNumberGenerator.vhd} {/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/vhdl/gameStateMachine.vhd} {/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/vhdl/timer.vhd}}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/constraints/Zybo-Z7-Master.xdc}}
update_compile_order -fileset sources_1
create_fileset -simset test_gameStateMachine
set_property SOURCE_SET sources_1 [get_filesets test_gameStateMachine]
import_files -fileset test_gameStateMachine -norecurse {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/testbench/gameStateMachine_tb.vhd}}
update_compile_order -fileset test_gameStateMachine
create_fileset -simset test_timer
set_property SOURCE_SET sources_1 [get_filesets test_timer]
import_files -fileset test_timer -norecurse {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/testbench/timer_tb.vhd}}
create_fileset -simset test_randomNumberGeneration
set_property SOURCE_SET sources_1 [get_filesets test_randomNumberGeneration]
import_files -fileset test_randomNumberGeneration -norecurse {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame/src/testbench/randomNumberGeneration_tb.vhd}}
update_compile_order -fileset test_timer
update_compile_order -fileset test_gameStateMachine
update_compile_order -fileset test_randomNumberGeneration
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top randomNumberGeneration_tb [get_filesets test_randomNumberGeneration]
set_property top_lib xil_defaultlib [get_filesets test_randomNumberGeneration]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset test_randomNumberGeneration
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top timer_tb [get_filesets test_timer]
set_property top_lib xil_defaultlib [get_filesets test_timer]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset test_timer
set_property is_enabled false [get_files  {{/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame_to_archive/SpedenSpelitGame_to_archive.srcs/sources_1/imports/vhdl/gameStateMachine.vhd}}]
undo
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
archive_project {/home/remi/Documents/Etudes/S8/Embedded System Design/SpedenSpelitGame.xpr.zip} -force -exclude_run_results -include_config_settings
