***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = OSV_DTW_8F
Directory = C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<design_1_PmodMTDS_0_0_synth_1>
<design_1_axi_gpio_0_0_synth_1>
<design_1_axi_gpio_1_0_synth_1>
<design_1_axi_gpio_2_0_synth_1>
<design_1_xbar_0_synth_1>
<design_1_dtw_8F_32bit_0_3_synth_1>
<design_1_auto_pc_0_synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_1_PmodMTDS_0_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v

<design_1_auto_pc_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd

<design_1_axi_gpio_0_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd

<design_1_axi_gpio_1_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd

<design_1_axi_gpio_2_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd

<design_1_dtw_8F_32bit_0_3>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v

<design_1_xbar_0>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd

<constrs_1>
None

<sim_1>
None

<sources_1>
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
c:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/.Xil/Vivado-4684-DESKTOP-DT3LPHO/PrjAr/_X_/OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd

<utils_1>
None

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1.bd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_local_params.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_params.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_reg_init.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_apis.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_unused_ports.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_gp.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_acp.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8c62/hdl/processing_system7_vip_v1_0_7_axi_hp.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_aw_atc.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_b_atc.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_w_atc.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_atc.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8fd3/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/sim/design_1_PmodMTDS_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/synth/design_1_PmodMTDS_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.hwdef
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/sim/PmodMTDS_pmod_bridge_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/synth/PmodMTDS_pmod_bridge_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/simulation/dist_mem_gen_v8_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_pkg_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_fifo_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/sim/PmodMTDS_axi_quad_spi_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/synth/PmodMTDS_axi_quad_spi_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/sim/PmodMTDS_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/synth/PmodMTDS_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/lib_pkg_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/sim/axi_timer_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/synth/axi_timer_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/sim/design_1_dtw_8F_32bit_0_3.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/synth/design_1_dtw_8F_32bit_0_3.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_utils_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/cordic_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_utils_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_addsub_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/mult_gen_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/axi_utils_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/sim/cordic_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/synth/cordic_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/cordic_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/simulation/blk_mem_gen_v8_4.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/sim/blk_mem_gen_dual_256x16.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/synth/blk_mem_gen_dual_256x16.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/simulation/blk_mem_gen_v8_4.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/sim/blk_mem_gen_32x256.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/synth/blk_mem_gen_32x256.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/synth/design_1.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/sim/design_1.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/design_1_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/synth/design_1.hwdef
./OSV_DTW_8F.srcs/sources_1/bd/design_1/sim/design_1.protoinst
./OSV_DTW_8F.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v

<constrs_1>
./OSV_DTW_8F.srcs/constrs_1/new/const1.xdc

<sim_1>
None

<utils_1>
None

<design_1_PmodMTDS_0_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/dc35/src/PmodMTDS.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/sim/design_1_PmodMTDS_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/synth/design_1_PmodMTDS_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.hwdef
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/sim/PmodMTDS_pmod_bridge_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/src/pmod_concat_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/synth/PmodMTDS_pmod_bridge_0_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_pmod_bridge_0_0/PmodMTDS_pmod_bridge_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/simulation/dist_mem_gen_v8_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_pkg_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/lib_fifo_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mif
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_0_mixed.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_1_wb.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_2_nm.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_4_mx.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_0_mixed.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_1_wb.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_2_nm.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_4_mx.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_2_memory_3_sp.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/netlist/mode_1_memory_3_sp.mem
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/axi_quad_spi_v3_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/sim/PmodMTDS_axi_quad_spi_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0_clocks.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/synth/PmodMTDS_axi_quad_spi_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_quad_spi_0_0/PmodMTDS_axi_quad_spi_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/sim/PmodMTDS_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/synth/PmodMTDS_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/PmodMTDS_axi_gpio_0_0/PmodMTDS_axi_gpio_0_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/lib_pkg_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/hdl/axi_timer_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/sim/axi_timer_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/synth/axi_timer_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/src/axi_timer_0/axi_timer_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_PmodMTDS_0_0/design_1_PmodMTDS_0_0.xml

<design_1_axi_gpio_0_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xml

<design_1_axi_gpio_1_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xml

<design_1_axi_gpio_2_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xml

<design_1_xbar_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xml

<design_1_dtw_8F_32bit_0_3>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/sim/design_1_dtw_8F_32bit_0_3.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/synth/design_1_dtw_8F_32bit_0_3.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_utils_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/cordic_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_utils_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/c_addsub_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/mult_gen_v12_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/axi_utils_v2_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/sim/cordic_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/synth/cordic_0.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/cordic_0.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/simulation/blk_mem_gen_v8_4.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/sim/blk_mem_gen_dual_256x16.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/synth/blk_mem_gen_dual_256x16.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/simulation/blk_mem_gen_v8_4.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/sim/blk_mem_gen_32x256.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/synth/blk_mem_gen_32x256.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/blk_mem_gen_32x256.xml
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/design_1_dtw_8F_32bit_0_3.xml

<design_1_auto_pc_0>
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ipshared/1f5a/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v
./OSV_DTW_8F.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./OSV_DTW_8F.ipdefs/vivado-library-master_0/ip/Pmods/PmodMTDS_v1_0
./OSV_DTW_8F.ipdefs/vivado-library-master_0/ip/Pmods/Pmod_Bridge_v1_0
./OSV_DTW_8F.ipdefs/vivado-library-master_0/if/pmod_v1_0
./OSV_DTW_8F.ipdefs/vivado-library-master_0/ip/Pmods/Pmod_Bridge_v1_1
./OSV_DTW_8F.ipdefs/ip_repo_0/dtw_8F_32bit_1.0

<design_1_PmodMTDS_0_0>
None

<design_1_axi_gpio_0_0>
None

<design_1_axi_gpio_1_0>
None

<design_1_axi_gpio_2_0>
None

<design_1_xbar_0>
None

<design_1_dtw_8F_32bit_0_3>
None

<design_1_auto_pc_0>
None

./OSV_DTW_8F.board/zybo-z7-20

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/vivado.jou
Archived Location = ./OSV_DTW_8F/vivado.jou

Source File = C:/Users/REV/VivadoProjects/ZYNQ_DTW/OSV_DTW_8F/vivado.log
Archived Location = ./OSV_DTW_8F/vivado.log

