$date
	Sat Oct 22 21:18:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1000721
b1 !
1"
#1000722
b1 &
b1 %
1$
#1000723
0"
#1000726
1#
#1000730
b0 &
b0 %
0#
0$
#1995858
b1111 &
b1111 %
1$
b1111 !
1"
#1995859
0"
#1995862
b101110 &
b101110 %
#1995866
b10111 &
b10111 %
#1995870
b1000110 &
b1000110 %
#1995874
b100011 &
b100011 %
#1995878
b1101010 &
b1101010 %
#1995882
b110101 &
b110101 %
#1995886
b10100000 &
b10100000 %
#1995890
b1010000 &
b1010000 %
#1995894
b101000 &
b101000 %
#1995898
b10100 &
b10100 %
#1995902
b1010 &
b1010 %
#1995906
b101 &
b101 %
#1995910
b10000 &
b10000 %
#1995914
b1000 &
b1000 %
#1995918
b100 &
b100 %
#1995922
b10 &
b10 %
#1995926
b1 &
1#
b1 %
#1995930
b0 &
b0 %
0#
0$
#3041246
b1110 &
b1110 %
1$
b1110 !
1"
#3041247
0"
#3041250
b111 &
b111 %
#3041254
b10110 &
b10110 %
#3041258
b1011 &
b1011 %
#3041262
b100010 &
b100010 %
#3041266
b10001 &
b10001 %
#3041270
b110100 &
b110100 %
#3041274
b11010 &
b11010 %
#3041278
b1101 &
b1101 %
#3041282
b101000 &
b101000 %
#3041286
b10100 &
b10100 %
#3041290
b1010 &
b1010 %
#3041294
b101 &
b101 %
#3041298
b10000 &
b10000 %
#3041302
b1000 &
b1000 %
#3041306
b100 &
b100 %
#3041310
b10 &
b10 %
#3041314
b1 &
b1 %
1#
#3041318
b0 &
0#
b0 %
0$
#4500012
