Assembler report for DE1_SoC_Computer
Wed May 08 17:34:36 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/Lab User/Downloads/StringArtOnFPGA-master/StringArtOnFPGA-master/verilog/DE1_SoC_Computer.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed May 08 17:34:36 2019 ;
; Revision Name         ; DE1_SoC_Computer                      ;
; Top-level Entity Name ; DE1_SoC_Computer                      ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                              ;
+--------------------------------------------------------------------------------------------------------+
; File Name                                                                                              ;
+--------------------------------------------------------------------------------------------------------+
; C:/Users/Lab User/Downloads/StringArtOnFPGA-master/StringArtOnFPGA-master/verilog/DE1_SoC_Computer.sof ;
+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Lab User/Downloads/StringArtOnFPGA-master/StringArtOnFPGA-master/verilog/DE1_SoC_Computer.sof ;
+----------------+-----------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                         ;
+----------------+-----------------------------------------------------------------------------------------------------------------+
; Device         ; 5CSEMA5F31C6                                                                                                    ;
; JTAG usercode  ; 0x077E7ED8                                                                                                      ;
; Checksum       ; 0x077E7ED8                                                                                                      ;
+----------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed May 08 17:34:15 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (115030): Assembler is generating device programming files
Warning (12914): The file, C:/Users/Lab User/Downloads/StringArtOnFPGA-master/StringArtOnFPGA-master/verilog/Computer_System.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully.
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 969 megabytes
    Info: Processing ended: Wed May 08 17:34:36 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


