\BOOKMARK [0][-]{chapter.1}{Overview}{}% 1
\BOOKMARK [1][-]{section.1.1}{Structure Recognition}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Rule Generation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Partitioning}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Automatic Sizing}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Synthesis}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.6}{Topology Library Generation}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Compiling and Installing acst}{}% 8
\BOOKMARK [0][-]{chapter.3}{Commands}{}% 9
\BOOKMARK [1][-]{section.3.1}{General Commands}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.2}{Method Specific Commands}{chapter.3}% 11
\BOOKMARK [2][-]{subsection.3.2.1}{Structure Recognition}{section.3.2}% 12
\BOOKMARK [2][-]{subsection.3.2.2}{Rule Generation}{section.3.2}% 13
\BOOKMARK [2][-]{subsection.3.2.3}{Partitioning}{section.3.2}% 14
\BOOKMARK [2][-]{subsection.3.2.4}{Automatic Sizing}{section.3.2}% 15
\BOOKMARK [2][-]{subsection.3.2.5}{Synthesis}{section.3.2}% 16
\BOOKMARK [2][-]{subsection.3.2.6}{Topology Library Generation}{section.3.2}% 17
\BOOKMARK [0][-]{chapter.4}{Tests}{}% 18
\BOOKMARK [0][-]{chapter.5}{Examples}{}% 19
\BOOKMARK [0][-]{appendix.A}{Example Input Files}{}% 20
\BOOKMARK [1][-]{section.A.1}{Circuit Netlist}{appendix.A}% 21
\BOOKMARK [1][-]{section.A.2}{HSpice Mapping File}{appendix.A}% 22
\BOOKMARK [1][-]{section.A.3}{Supply Net File}{appendix.A}% 23
\BOOKMARK [1][-]{section.A.4}{Device Types File}{appendix.A}% 24
\BOOKMARK [1][-]{section.A.5}{Technology File}{appendix.A}% 25
\BOOKMARK [1][-]{section.A.6}{Circuit Parameters and Specifications}{appendix.A}% 26
\BOOKMARK [1][-]{section.A.7}{Library File}{appendix.A}% 27
\BOOKMARK [1][-]{section.A.8}{Circuit Specifications}{appendix.A}% 28
\BOOKMARK [0][-]{appendix.B}{Output File Examples}{}% 29
\BOOKMARK [1][-]{section.B.1}{Structure Recognition}{appendix.B}% 30
\BOOKMARK [1][-]{section.B.2}{Rule Generation}{appendix.B}% 31
\BOOKMARK [1][-]{section.B.3}{Partitioning}{appendix.B}% 32
\BOOKMARK [1][-]{section.B.4}{Automatic Sizing}{appendix.B}% 33
\BOOKMARK [1][-]{section.B.5}{Synthesis}{appendix.B}% 34
\BOOKMARK [1][-]{section.B.6}{Topology Library Generation}{appendix.B}% 35
\BOOKMARK [0][-]{appendix.C}{Examples of Supported Op-Amps}{}% 36
\BOOKMARK [1][-]{section.C.1}{Symmetrical Op-Amps}{appendix.C}% 37
\BOOKMARK [1][-]{section.C.2}{Single-Output Op-Amps}{appendix.C}% 38
\BOOKMARK [1][-]{section.C.3}{Fully-differential Op-Amps}{appendix.C}% 39
\BOOKMARK [0][-]{appendix.D}{Installation Guide for Supplementary Libraries Needed by acst}{}% 40
\BOOKMARK [1][-]{section.D.1}{Installation of Boost}{appendix.D}% 41
\BOOKMARK [1][-]{section.D.2}{Installation of RapidXml}{appendix.D}% 42
\BOOKMARK [1][-]{section.D.3}{Installation of GeCode}{appendix.D}% 43
\BOOKMARK [0][-]{chapter*.45}{Bibliography}{}% 44
