/*
 * Copyright (C) 2018 Spreadtrum Communications Inc.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 * updated at 2018-06-28 19:05:47
 *
 */


#ifndef DMC_BIST_APB_H
#define DMC_BIST_APB_H



#define REG_DMC_BIST_APB_BIST_CTRL                    (0x0000)
#define REG_DMC_BIST_APB_BIST_TRANS_NUM               (0x0004)
#define REG_DMC_BIST_APB_BIST_START_ADDR              (0x0008)
#define REG_DMC_BIST_APB_BIST_DATA_MASK               (0x000C)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_00            (0x0010)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_01            (0x0014)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_02            (0x0018)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_03            (0x001C)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_04            (0x0020)
#define REG_DMC_BIST_APB_BIST_SIPI_DATA_05            (0x0024)
#define REG_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_0      (0x0028)
#define REG_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_1      (0x002C)
#define REG_DMC_BIST_APB_BIST_DATA_00_PATTERN         (0x0030)
#define REG_DMC_BIST_APB_BIST_DATA_01_PATTERN         (0x0034)
#define REG_DMC_BIST_APB_BIST_DATA_02_PATTERN         (0x0038)
#define REG_DMC_BIST_APB_BIST_DATA_03_PATTERN         (0x003C)
#define REG_DMC_BIST_APB_BIST_DATA_04_PATTERN         (0x0040)
#define REG_DMC_BIST_APB_BIST_DATA_05_PATTERN         (0x0044)
#define REG_DMC_BIST_APB_BIST_DATA_06_PATTERN         (0x0048)
#define REG_DMC_BIST_APB_BIST_DATA_07_PATTERN         (0x004C)
#define REG_DMC_BIST_APB_BIST_DATA_08_PATTERN         (0x0050)
#define REG_DMC_BIST_APB_BIST_DATA_09_PATTERN         (0x0054)
#define REG_DMC_BIST_APB_BIST_DATA_10_PATTERN         (0x0058)
#define REG_DMC_BIST_APB_BIST_DATA_11_PATTERN         (0x005C)
#define REG_DMC_BIST_APB_BIST_DATA_12_PATTERN         (0x0060)
#define REG_DMC_BIST_APB_BIST_DATA_13_PATTERN         (0x0064)
#define REG_DMC_BIST_APB_BIST_DATA_14_PATTERN         (0x0068)
#define REG_DMC_BIST_APB_BIST_DATA_15_PATTERN         (0x006C)
#define REG_DMC_BIST_APB_BIST_DATA_16_PATTERN         (0x0070)
#define REG_DMC_BIST_APB_BIST_DATA_17_PATTERN         (0x0074)
#define REG_DMC_BIST_APB_BIST_DATA_18_PATTERN         (0x0078)
#define REG_DMC_BIST_APB_BIST_DATA_19_PATTERN         (0x007C)
#define REG_DMC_BIST_APB_BIST_DATA_20_PATTERN         (0x0080)
#define REG_DMC_BIST_APB_BIST_DATA_21_PATTERN         (0x0084)
#define REG_DMC_BIST_APB_BIST_DATA_22_PATTERN         (0x0088)
#define REG_DMC_BIST_APB_BIST_DATA_23_PATTERN         (0x008C)
#define REG_DMC_BIST_APB_BIST_DATA_24_PATTERN         (0x0090)
#define REG_DMC_BIST_APB_BIST_DATA_25_PATTERN         (0x0094)
#define REG_DMC_BIST_APB_BIST_DATA_26_PATTERN         (0x0098)
#define REG_DMC_BIST_APB_BIST_DATA_27_PATTERN         (0x009C)
#define REG_DMC_BIST_APB_BIST_DATA_28_PATTERN         (0x00A0)
#define REG_DMC_BIST_APB_BIST_DATA_29_PATTERN         (0x00A4)
#define REG_DMC_BIST_APB_BIST_DATA_30_PATTERN         (0x00A8)
#define REG_DMC_BIST_APB_BIST_DATA_31_PATTERN         (0x00AC)
#define REG_DMC_BIST_APB_BIST_RESULT                  (0x00B0)
#define REG_DMC_BIST_APB_BIST_FAIL_ADDR               (0x00B4)
#define REG_DMC_BIST_APB_BIST_FAIL_DATA_0             (0x00B8)
#define REG_DMC_BIST_APB_BIST_FAIL_DATA_1             (0x00BC)
#define REG_DMC_BIST_APB_BIST_FAIL_DATA_2             (0x00C0)
#define REG_DMC_BIST_APB_BIST_FAIL_DATA_3             (0x00C4)
#define REG_DMC_BIST_APB_LFSR_POLY                    (0x00C8)
#define REG_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L0       (0x00CC)
#define REG_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L1       (0x00D0)
#define REG_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H0       (0x00D4)
#define REG_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H1       (0x00D8)

/* REG_DMC_BIST_APB_RF_BIST_CTRL */

#define BIT_DMC_BIST_APB_BIST_DATA_SIZE(x)           (((x) & 0x3) << 11)
#define BIT_DMC_BIST_APB_BIST_BURST_LENGTH(x)        (((x) & 0xF) << 7)
#define BIT_DMC_BIST_APB_BIST_DATA_PATTERN_MODE(x)   (((x) & 0x3) << 5)
#define BIT_DMC_BIST_APB_BIST_MODE(x)                (((x) & 0x3) << 3)
#define BIT_DMC_BIST_APB_BIST_CLEAR                  BIT(2)
#define BIT_DMC_BIST_APB_BIST_START                  BIT(1)
#define BIT_DMC_BIST_APB_BIST_ENABLE                 BIT(0)

/* REG_DMC_BIST_APB_RF_BIST_TRANS_NUM */

#define BIT_DMC_BIST_APB_BIST_TRANS_NUM(x)           (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_START_ADDR */

#define BIT_DMC_BIST_APB_BIST_START_ADDR(x)          (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_MASK */

#define BIT_DMC_BIST_APB_BIST_DATA_MASK(x)           (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_00 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_00(x)        (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_01 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_01(x)        (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_02 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_02(x)        (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_03 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_03(x)        (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_04 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_04(x)        (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_DATA_05 */

#define BIT_DMC_BIST_APB_BIST_SIPI_DATA_05(x)        (((x) & 0xFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_BIT_PATTERN_0 */

#define BIT_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_0(x)  (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_SIPI_BIT_PATTERN_1 */

#define BIT_DMC_BIST_APB_BIST_SIPI_BIT_PATTERN_1(x)  (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_00_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_00_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_01_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_01_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_02_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_02_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_03_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_03_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_04_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_04_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_05_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_05_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_06_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_06_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_07_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_07_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_08_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_08_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_09_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_09_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_10_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_10_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_11_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_11_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_12_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_12_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_13_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_13_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_14_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_14_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_15_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_15_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_16_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_16_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_17_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_17_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_18_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_18_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_19_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_19_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_20_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_20_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_21_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_21_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_22_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_22_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_23_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_23_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_24_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_24_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_25_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_25_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_26_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_26_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_27_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_27_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_28_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_28_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_29_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_29_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_30_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_30_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_31_PATTERN */

#define BIT_DMC_BIST_APB_BIST_DATA_31_PATTERN(x)     (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_RESULT */

#define BIT_DMC_BIST_APB_BIST_FINISH_FLAG            BIT(1)
#define BIT_DMC_BIST_APB_BIST_FAIL_FLAG              BIT(0)

/* REG_DMC_BIST_APB_RF_BIST_FAIL_ADDR */

#define BIT_DMC_BIST_APB_BIST_FAIL_ADDR(x)           (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_FAIL_DATA_0 */

#define BIT_DMC_BIST_APB_BIST_FAIL_DATA_0(x)         (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_FAIL_DATA_1 */

#define BIT_DMC_BIST_APB_BIST_FAIL_DATA_1(x)         (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_FAIL_DATA_2 */

#define BIT_DMC_BIST_APB_BIST_FAIL_DATA_2(x)         (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_FAIL_DATA_3 */

#define BIT_DMC_BIST_APB_BIST_FAIL_DATA_3(x)         (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_LFSR_POLY */

#define BIT_DMC_BIST_APB_LFSR_POLY_NEG(x)            (((x) & 0xFFFF) << 16)
#define BIT_DMC_BIST_APB_LFSR_POLY_POS(x)            (((x) & 0xFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_LFSR_SEED_L0 */

#define BIT_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L0(x)   (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_LFSR_SEED_L1 */

#define BIT_DMC_BIST_APB_BIST_DATA_LFSR_SEED_L1(x)   (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_LFSR_SEED_H0 */

#define BIT_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H0(x)   (((x) & 0xFFFFFFFF))

/* REG_DMC_BIST_APB_RF_BIST_DATA_LFSR_SEED_H1 */

#define BIT_DMC_BIST_APB_BIST_DATA_LFSR_SEED_H1(x)   (((x) & 0xFFFFFFFF))


#endif /* DMC_BIST_APB_H */


