{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@89:99@HdlIdDef", "    \n    \n    \n    // internal clocks and resets\n    \n    wire              dac_rst;\n    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[94, "    wire              dac_rst;\n"]], "Add": []}}