
synthesis -f "Hierachal_ADC_impl1_hie_adc_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.1.441

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 17 11:22:52 2019


Command Line:  synthesis -f Hierachal_ADC_impl1_hie_adc_lattice.synproj -gui -msgset C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data (searchpath added)
-p C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/impl1_hie_adc (searchpath added)
-p C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc (searchpath added)
Verilog design file = C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/ADC_top.v
Verilog design file = C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/MAX11046_module1.v
Verilog design file = C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/MAX11046_module5.v
Verilog design file = C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/clocky.v
NGD file = Hierachal_ADC_impl1_hie_adc.ngd
-sdc option: SDC file input is C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/MAX11046_module5.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/adc_top.v. VERI-1482
Analyzing Verilog file c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module1.v. VERI-1482
Analyzing Verilog file c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v. VERI-1482
Analyzing Verilog file c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/clocky.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/adc_top.v(1): " arg1="top" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/adc_top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759): " arg1="OSCH(NOM_FREQ=&quot;133.00&quot;)" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1759"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module1.v(1): " arg1="MAX11046_module1" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module1.v" arg3="1"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module1.v(80): " arg1="chip_sel_10" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module1.v" arg3="80"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(2): " arg1="MAX11046_module5" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg3="2"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(18): " arg1="2" arg2="1" arg3="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg4="18"  />
    <postMsg mid="35901220" type="Warning" dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(18): " arg1="serdes_factor" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg3="18"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(41): " arg1="23" arg2="16" arg3="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg4="41"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(42): " arg1="32" arg2="3" arg3="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg4="42"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/adc_top.v(22): " arg1="CLKI" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/adc_top.v" arg3="22"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
    <postMsg mid="35001723" type="Warning" dynamic="1" navigation="0" arg0="C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/MAX11046_module5.ldc"  />
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
    <postMsg mid="35001723" type="Warning" dynamic="1" navigation="0" arg0="C:/Users/Inholland/Desktop/Elwin/Diamond/Projects/hierachal_adc/MAX11046_module5.ldc"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="WR"  />
######## Missing driver on net WR. Patching with GND.
######## Missing driver on net SHDN. Patching with GND.
######## Missing driver on net CLKI. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u5/count_ps"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u5/count_ps"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u5/count_ps"  />
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v(45): " arg1="\u5/serial_data_out_20" arg2="c:/users/inholland/desktop/elwin/diamond/projects/hierachal_adc/max11046_module5.v" arg3="45"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\u5/sft_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\u5/sft_reg"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CONVST"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[15]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[14]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[13]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[12]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[11]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[10]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[9]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[8]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="DB[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="EOC"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001723" type="Warning" dynamic="1" navigation="0" arg0="top_for_lpf.sdc"  />
Writing LPF file Hierachal_ADC_impl1_hie_adc.lpf.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[15]" arg2="DB[15]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[14]" arg2="DB[14]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[13]" arg2="DB[13]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[12]" arg2="DB[12]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[11]" arg2="DB[11]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[10]" arg2="DB[10]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[9]" arg2="DB[9]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[8]" arg2="DB[8]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[7]" arg2="DB[7]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[6]" arg2="DB[6]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[5]" arg2="DB[5]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[4]" arg2="DB[4]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[3]" arg2="DB[3]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[2]" arg2="DB[2]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[1]" arg2="DB[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DB[0]" arg2="DB[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="DB[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="32"  />

Design Results:
     11 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Hierachal_ADC_impl1_hie_adc.ngd.

################### Begin Area Report (top)######################
Number of register bits => 0 of 7485 (0 % )
GSR => 1
IB => 1
OB => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CONVST_c_c, loads : 1
  Net : SHDN, loads : 0
  Net : WR, loads : 0
  Net : force_n, loads : 0
  Net : RD, loads : 0
  Net : CS, loads : 0
  Net : CONVST, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 55.887  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.453  secs
--------------------------------------------------------------
