
<!DOCTYPE html>
<html>
<head>
    <title>Digital Design Verification Engineer-ASIC;UVM;System Verilog</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Johnson Service Group, Inc. is looking for Digital Design Verification Engineer-ASIC;UVM;System Verilog!</h1>
            <h2>Contract W2, 3+mo. | San Jose, CA</h2>
            <h2>System Verilog;UVM;C language;Scripting language;ASIC</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Digital Design Verification Engineer Job<br>Responsibilities:• : Perform verification for the client’s family of mixed-signal biometric devices<br>• Write, maintain and update test plan from the device specification documents<br>• Create the verification environment with scripts and makefiles<br>• In-depth knowledge of System Verilog and UVM<br>• Write BFMs and scoreboards for logic blocks that will be verified with UVM<br>• Write scripts to make it easy for other test writers to generate UVM sequences<br>• Write testcases for Constrained Random Tests (CRT) using either System Verilog or SV/UVM or both<br>• Define functional coverage models and gather automatic coverage data with SV covergroups and coverpoints<br>• Write assertion checks for critical signals<br>• Write C or assembly code for on-chip CPU to perform directed tests<br>• Write scripts to perform regression testing<br>• Perform gate-level tests on post place-and-route netlist<br>• Maintain good documentation for the created tests<br>• Work closely with design engineers to resolve bugs and issues<br>• Required<br>Qualifications:• : Organized and creative thinker, motivated, and independent learner who can multitask in a dynamic environment, able to create and implement new solutions where required<br>• Excellent debugging skills in both SW and ASIC hardware<br>• Excellent knowledge of C, assembly, System Verilog and some scripting languages such as Python, Ruby, Tcl, etc<br>• In-depth knowledge of object-oriented programming<br>• In-depth Experience with writing constrained random tests<br>• Experience with industry standard verification methodologies and tools<br>• Experience with metric-driven verification<br>• Familiarity with Cadence tools<br>• BS/MS + 15 years in Electrical Engineering, or Ph D + 12 years<br>• Please contact Manisha at 949-415-5476 for email at mgupta@jsginc<br>• com for immediate consideration!!!</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    