Running: /usr/local/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/CLR_Rectifier_isim_beh.exe -prj /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/CLR_Rectifier_beh.prj work.CLR_Rectifier 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/modules/clr/CLR.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95068 KB
Fuse CPU Usage: 1180 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity clr_rectifier
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/CLR_Rectifier_isim_beh.exe
Fuse Memory Usage: 660744 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 110 ms
