
Cviceni2_LCD_Displej.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001560  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080016f8  080016f8  000116f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800171c  0800171c  0001171c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001720  08001720  00011720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000408  20000000  08001724  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000220  20000408  08001b2c  00020408  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000628  08001b2c  00020628  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020408  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000232b  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000741  00000000  00000000  00022763  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000188  00000000  00000000  00022ea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00023030  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000c3a  00000000  00000000  00023170  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000f3e  00000000  00000000  00023daa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00024ce8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000066c  00000000  00000000  00024d64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000408 	.word	0x20000408
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080016e0 	.word	0x080016e0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000040c 	.word	0x2000040c
 80001d4:	080016e0 	.word	0x080016e0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__gedf2>:
 8000548:	f04f 3cff 	mov.w	ip, #4294967295
 800054c:	e006      	b.n	800055c <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__ledf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	e002      	b.n	800055c <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__cmpdf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000560:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000568:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800056c:	bf18      	it	ne
 800056e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000572:	d01b      	beq.n	80005ac <__cmpdf2+0x54>
 8000574:	b001      	add	sp, #4
 8000576:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800057a:	bf0c      	ite	eq
 800057c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000580:	ea91 0f03 	teqne	r1, r3
 8000584:	bf02      	ittt	eq
 8000586:	ea90 0f02 	teqeq	r0, r2
 800058a:	2000      	moveq	r0, #0
 800058c:	4770      	bxeq	lr
 800058e:	f110 0f00 	cmn.w	r0, #0
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf58      	it	pl
 8000598:	4299      	cmppl	r1, r3
 800059a:	bf08      	it	eq
 800059c:	4290      	cmpeq	r0, r2
 800059e:	bf2c      	ite	cs
 80005a0:	17d8      	asrcs	r0, r3, #31
 80005a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005a6:	f040 0001 	orr.w	r0, r0, #1
 80005aa:	4770      	bx	lr
 80005ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d102      	bne.n	80005bc <__cmpdf2+0x64>
 80005b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ba:	d107      	bne.n	80005cc <__cmpdf2+0x74>
 80005bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d1d6      	bne.n	8000574 <__cmpdf2+0x1c>
 80005c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ca:	d0d3      	beq.n	8000574 <__cmpdf2+0x1c>
 80005cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdrcmple>:
 80005d4:	4684      	mov	ip, r0
 80005d6:	4610      	mov	r0, r2
 80005d8:	4662      	mov	r2, ip
 80005da:	468c      	mov	ip, r1
 80005dc:	4619      	mov	r1, r3
 80005de:	4663      	mov	r3, ip
 80005e0:	e000      	b.n	80005e4 <__aeabi_cdcmpeq>
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdcmpeq>:
 80005e4:	b501      	push	{r0, lr}
 80005e6:	f7ff ffb7 	bl	8000558 <__cmpdf2>
 80005ea:	2800      	cmp	r0, #0
 80005ec:	bf48      	it	mi
 80005ee:	f110 0f00 	cmnmi.w	r0, #0
 80005f2:	bd01      	pop	{r0, pc}

080005f4 <__aeabi_dcmpeq>:
 80005f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f8:	f7ff fff4 	bl	80005e4 <__aeabi_cdcmpeq>
 80005fc:	bf0c      	ite	eq
 80005fe:	2001      	moveq	r0, #1
 8000600:	2000      	movne	r0, #0
 8000602:	f85d fb08 	ldr.w	pc, [sp], #8
 8000606:	bf00      	nop

08000608 <__aeabi_dcmplt>:
 8000608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800060c:	f7ff ffea 	bl	80005e4 <__aeabi_cdcmpeq>
 8000610:	bf34      	ite	cc
 8000612:	2001      	movcc	r0, #1
 8000614:	2000      	movcs	r0, #0
 8000616:	f85d fb08 	ldr.w	pc, [sp], #8
 800061a:	bf00      	nop

0800061c <__aeabi_dcmple>:
 800061c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000620:	f7ff ffe0 	bl	80005e4 <__aeabi_cdcmpeq>
 8000624:	bf94      	ite	ls
 8000626:	2001      	movls	r0, #1
 8000628:	2000      	movhi	r0, #0
 800062a:	f85d fb08 	ldr.w	pc, [sp], #8
 800062e:	bf00      	nop

08000630 <__aeabi_dcmpge>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff ffce 	bl	80005d4 <__aeabi_cdrcmple>
 8000638:	bf94      	ite	ls
 800063a:	2001      	movls	r0, #1
 800063c:	2000      	movhi	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_dcmpgt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffc4 	bl	80005d4 <__aeabi_cdrcmple>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000668:	2b00      	cmp	r3, #0
 800066a:	da0b      	bge.n	8000684 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	490d      	ldr	r1, [pc, #52]	; (80006a4 <NVIC_SetPriority+0x4c>)
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	f003 030f 	and.w	r3, r3, #15
 8000674:	3b04      	subs	r3, #4
 8000676:	683a      	ldr	r2, [r7, #0]
 8000678:	b2d2      	uxtb	r2, r2
 800067a:	0112      	lsls	r2, r2, #4
 800067c:	b2d2      	uxtb	r2, r2
 800067e:	440b      	add	r3, r1
 8000680:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000682:	e009      	b.n	8000698 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	4908      	ldr	r1, [pc, #32]	; (80006a8 <NVIC_SetPriority+0x50>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	683a      	ldr	r2, [r7, #0]
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	0112      	lsls	r2, r2, #4
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	440b      	add	r3, r1
 8000694:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	e000ed00 	.word	0xe000ed00
 80006a8:	e000e100 	.word	0xe000e100

080006ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006bc:	d301      	bcc.n	80006c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006be:	2301      	movs	r3, #1
 80006c0:	e00f      	b.n	80006e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006c2:	4a0a      	ldr	r2, [pc, #40]	; (80006ec <SysTick_Config+0x40>)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ca:	210f      	movs	r1, #15
 80006cc:	f04f 30ff 	mov.w	r0, #4294967295
 80006d0:	f7ff ffc2 	bl	8000658 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006d4:	4b05      	ldr	r3, [pc, #20]	; (80006ec <SysTick_Config+0x40>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006da:	4b04      	ldr	r3, [pc, #16]	; (80006ec <SysTick_Config+0x40>)
 80006dc:	2207      	movs	r2, #7
 80006de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006e0:	2300      	movs	r3, #0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	e000e010 	.word	0xe000e010

080006f0 <SysTick_Handler>:


volatile uint32_t ticks = 0; // promìná která symbolizuje dobìhnutí hodin, "volatile" znamená že kompilátor tuto promìnou nebude optimalizovat, to je tøeba, protože by jinak mohl kompilátor dojít k chybným závìrùm o fknci nìkterých programových konstrukcí a nesprávnì program optimalizovat

void SysTick_Handler(void) // tato funkce musí mít pøesnì takovýto název, jinak se pøi pøerušení volá defalutnì nastavená
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
ticks++;
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <SysTick_Handler+0x18>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	3301      	adds	r3, #1
 80006fa:	4a03      	ldr	r2, [pc, #12]	; (8000708 <SysTick_Handler+0x18>)
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	20000424 	.word	0x20000424

0800070c <main>:


int main(void) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af02      	add	r7, sp, #8

	SystemCoreClockUpdate();
 8000712:	f000 ff47 	bl	80015a4 <SystemCoreClockUpdate>

	uint32_t timeBase = 1000;
 8000716:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800071a:	607b      	str	r3, [r7, #4]

	GPIOConfigurePin(RGBLED_BLUE,ioPortOutputPushPull);
 800071c:	2200      	movs	r2, #0
 800071e:	2109      	movs	r1, #9
 8000720:	481c      	ldr	r0, [pc, #112]	; (8000794 <main+0x88>)
 8000722:	f000 fd2f 	bl	8001184 <GPIOConfigurePin>

	SysTick_Config(SystemCoreClock/1000); // nastavení èasovaèe pro pøerušení, jeden systick je jedna milisekunda, kdybych nechal pouze (SystemCoreClock) tak jeden dobìh systicku bude jedna sekunda
 8000726:	4b1c      	ldr	r3, [pc, #112]	; (8000798 <main+0x8c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a1c      	ldr	r2, [pc, #112]	; (800079c <main+0x90>)
 800072c:	fba2 2303 	umull	r2, r3, r2, r3
 8000730:	099b      	lsrs	r3, r3, #6
 8000732:	4618      	mov	r0, r3
 8000734:	f7ff ffba 	bl	80006ac <SysTick_Config>


	if(!MBED_LCD_init())
 8000738:	f000 f9e0 	bl	8000afc <MBED_LCD_init>
 800073c:	4603      	mov	r3, r0
 800073e:	f083 0301 	eor.w	r3, r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b00      	cmp	r3, #0
 8000746:	d000      	beq.n	800074a <main+0x3e>
	{

		while(1);
 8000748:	e7fe      	b.n	8000748 <main+0x3c>

	}


      MBED_LCD_InitVideoRam(0x00);      // fill content with 0 = clear memory buffer
 800074a:	2000      	movs	r0, #0
 800074c:	f000 f9ae 	bl	8000aac <MBED_LCD_InitVideoRam>

	  // sprintf(buf, "Disp: %02dx%02d pix", MBED_LCD_GetColumns(), MBED_LCD_GetRows());
	 //  MBED_LCD_WriteStringXY(buf, 0, 2);    // example string output


	  MBED_LCD_WriteStringXY("Lapi je nejlepsi", 0, 2);
 8000750:	2202      	movs	r2, #2
 8000752:	2100      	movs	r1, #0
 8000754:	4812      	ldr	r0, [pc, #72]	; (80007a0 <main+0x94>)
 8000756:	f000 fa4d 	bl	8000bf4 <MBED_LCD_WriteStringXY>

	  MBED_LCD_VideoRam2LCD();          // move changes in video buffer to LCD
 800075a:	f000 fa71 	bl	8000c40 <MBED_LCD_VideoRam2LCD>


	  MBED_LCD_DrawCircle(80, 16, 8, true);     // sample drawing
 800075e:	2301      	movs	r3, #1
 8000760:	2208      	movs	r2, #8
 8000762:	2110      	movs	r1, #16
 8000764:	2050      	movs	r0, #80	; 0x50
 8000766:	f000 fb8d 	bl	8000e84 <MBED_LCD_DrawCircle>

	  MBED_LCD_DrawRect(20,0,20,20,true);
 800076a:	2301      	movs	r3, #1
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2314      	movs	r3, #20
 8000770:	2214      	movs	r2, #20
 8000772:	2100      	movs	r1, #0
 8000774:	2014      	movs	r0, #20
 8000776:	f000 fb47 	bl	8000e08 <MBED_LCD_DrawRect>

	  MBED_LCD_VideoRam2LCD();         // move changes in video buffer to LCD
 800077a:	f000 fa61 	bl	8000c40 <MBED_LCD_VideoRam2LCD>
	while (1)
	{



		if (ticks >= timeBase)
 800077e:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <main+0x98>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	429a      	cmp	r2, r3
 8000786:	d3fa      	bcc.n	800077e <main+0x72>
		{

		      timeBase = ticks + 1000;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <main+0x98>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000790:	607b      	str	r3, [r7, #4]
		if (ticks >= timeBase)
 8000792:	e7f4      	b.n	800077e <main+0x72>
 8000794:	40020000 	.word	0x40020000
 8000798:	20000404 	.word	0x20000404
 800079c:	10624dd3 	.word	0x10624dd3
 80007a0:	080016f8 	.word	0x080016f8
 80007a4:	20000424 	.word	0x20000424

080007a8 <MBED_LCD_send>:

/**
 * Private funcions
 */
static void MBED_LCD_send(uint8_t val, bool a0)       ///< Write single value to LCD - using SPI, A0 selects CMD = 0, DATA = 1
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	460a      	mov	r2, r1
 80007b2:	71fb      	strb	r3, [r7, #7]
 80007b4:	4613      	mov	r3, r2
 80007b6:	71bb      	strb	r3, [r7, #6]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, a0 ? 1 : 0);
 80007b8:	79bb      	ldrb	r3, [r7, #6]
 80007ba:	461a      	mov	r2, r3
 80007bc:	2108      	movs	r1, #8
 80007be:	4810      	ldr	r0, [pc, #64]	; (8000800 <MBED_LCD_send+0x58>)
 80007c0:	f000 fe99 	bl	80014f6 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2106      	movs	r1, #6
 80007c8:	480e      	ldr	r0, [pc, #56]	; (8000804 <MBED_LCD_send+0x5c>)
 80007ca:	f000 fe94 	bl	80014f6 <GPIOWrite>

  _MBED_LCD_SPI->DR = val;
 80007ce:	4a0e      	ldr	r2, [pc, #56]	; (8000808 <MBED_LCD_send+0x60>)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	60d3      	str	r3, [r2, #12]
  while(SPI_IS_BUSY(_MBED_LCD_SPI))                   // waiting is different fo F4xx and another Fxxx
 80007d4:	bf00      	nop
 80007d6:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <MBED_LCD_send+0x60>)
 80007d8:	689b      	ldr	r3, [r3, #8]
 80007da:	f003 0303 	and.w	r3, r3, #3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d0f9      	beq.n	80007d6 <MBED_LCD_send+0x2e>
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MBED_LCD_send+0x60>)
 80007e4:	689b      	ldr	r3, [r3, #8]
 80007e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d1f3      	bne.n	80007d6 <MBED_LCD_send+0x2e>
    ;                                                 // blocking waiting

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 80007ee:	2201      	movs	r2, #1
 80007f0:	2106      	movs	r1, #6
 80007f2:	4804      	ldr	r0, [pc, #16]	; (8000804 <MBED_LCD_send+0x5c>)
 80007f4:	f000 fe7f 	bl	80014f6 <GPIOWrite>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40020000 	.word	0x40020000
 8000804:	40020400 	.word	0x40020400
 8000808:	40013000 	.word	0x40013000

0800080c <MBED_LCD_sendData>:

static void MBED_LCD_sendData(uint8_t *val, uint16_t len)   ///< Write block of data, pointer to start and length
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	460b      	mov	r3, r1
 8000816:	807b      	strh	r3, [r7, #2]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 1);      // always data
 8000818:	2201      	movs	r2, #1
 800081a:	2108      	movs	r1, #8
 800081c:	4812      	ldr	r0, [pc, #72]	; (8000868 <MBED_LCD_sendData+0x5c>)
 800081e:	f000 fe6a 	bl	80014f6 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8000822:	2200      	movs	r2, #0
 8000824:	2106      	movs	r1, #6
 8000826:	4811      	ldr	r0, [pc, #68]	; (800086c <MBED_LCD_sendData+0x60>)
 8000828:	f000 fe65 	bl	80014f6 <GPIOWrite>

  for(; len; len--)
 800082c:	e010      	b.n	8000850 <MBED_LCD_sendData+0x44>
  {
    _MBED_LCD_SPI->DR = *val;
 800082e:	4a10      	ldr	r2, [pc, #64]	; (8000870 <MBED_LCD_sendData+0x64>)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	60d3      	str	r3, [r2, #12]
    val++;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	3301      	adds	r3, #1
 800083a:	607b      	str	r3, [r7, #4]

    while(_MBED_LCD_SPI->SR & SPI_SR_BSY)               // blocking wait
 800083c:	bf00      	nop
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <MBED_LCD_sendData+0x64>)
 8000840:	689b      	ldr	r3, [r3, #8]
 8000842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1f9      	bne.n	800083e <MBED_LCD_sendData+0x32>
  for(; len; len--)
 800084a:	887b      	ldrh	r3, [r7, #2]
 800084c:	3b01      	subs	r3, #1
 800084e:	807b      	strh	r3, [r7, #2]
 8000850:	887b      	ldrh	r3, [r7, #2]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d1eb      	bne.n	800082e <MBED_LCD_sendData+0x22>
      ;
  }

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000856:	2201      	movs	r2, #1
 8000858:	2106      	movs	r1, #6
 800085a:	4804      	ldr	r0, [pc, #16]	; (800086c <MBED_LCD_sendData+0x60>)
 800085c:	f000 fe4b 	bl	80014f6 <GPIOWrite>
}
 8000860:	bf00      	nop
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40020000 	.word	0x40020000
 800086c:	40020400 	.word	0x40020400
 8000870:	40013000 	.word	0x40013000

08000874 <MBED_LCD_reset>:

static bool MBED_LCD_reset(void)                        ///< Perform reset sequence
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
  uint16_t w, x = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	80bb      	strh	r3, [r7, #4]

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 0);
 800087e:	2200      	movs	r2, #0
 8000880:	2108      	movs	r1, #8
 8000882:	4819      	ldr	r0, [pc, #100]	; (80008e8 <MBED_LCD_reset+0x74>)
 8000884:	f000 fe37 	bl	80014f6 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 0);
 8000888:	2200      	movs	r2, #0
 800088a:	2106      	movs	r1, #6
 800088c:	4816      	ldr	r0, [pc, #88]	; (80008e8 <MBED_LCD_reset+0x74>)
 800088e:	f000 fe32 	bl	80014f6 <GPIOWrite>

  for(w = 0; w < 10000; w++)
 8000892:	2300      	movs	r3, #0
 8000894:	80fb      	strh	r3, [r7, #6]
 8000896:	e005      	b.n	80008a4 <MBED_LCD_reset+0x30>
    x++;                                                // Dummy increment prevents optimalisation
 8000898:	88bb      	ldrh	r3, [r7, #4]
 800089a:	3301      	adds	r3, #1
 800089c:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 10000; w++)
 800089e:	88fb      	ldrh	r3, [r7, #6]
 80008a0:	3301      	adds	r3, #1
 80008a2:	80fb      	strh	r3, [r7, #6]
 80008a4:	88fb      	ldrh	r3, [r7, #6]
 80008a6:	f242 720f 	movw	r2, #9999	; 0x270f
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d9f4      	bls.n	8000898 <MBED_LCD_reset+0x24>

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 80008ae:	2201      	movs	r2, #1
 80008b0:	2106      	movs	r1, #6
 80008b2:	480d      	ldr	r0, [pc, #52]	; (80008e8 <MBED_LCD_reset+0x74>)
 80008b4:	f000 fe1f 	bl	80014f6 <GPIOWrite>

  for(w = 0; w < 1000; w++)
 80008b8:	2300      	movs	r3, #0
 80008ba:	80fb      	strh	r3, [r7, #6]
 80008bc:	e005      	b.n	80008ca <MBED_LCD_reset+0x56>
    x++;
 80008be:	88bb      	ldrh	r3, [r7, #4]
 80008c0:	3301      	adds	r3, #1
 80008c2:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 1000; w++)
 80008c4:	88fb      	ldrh	r3, [r7, #6]
 80008c6:	3301      	adds	r3, #1
 80008c8:	80fb      	strh	r3, [r7, #6]
 80008ca:	88fb      	ldrh	r3, [r7, #6]
 80008cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80008d0:	d3f5      	bcc.n	80008be <MBED_LCD_reset+0x4a>

  return (x > 0);                                       // Trick to keep vaiable unoptimalised ...
 80008d2:	88bb      	ldrh	r3, [r7, #4]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	bf14      	ite	ne
 80008d8:	2301      	movne	r3, #1
 80008da:	2300      	moveq	r3, #0
 80008dc:	b2db      	uxtb	r3, r3
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40020000 	.word	0x40020000

080008ec <MBED_LCD_set_start_line>:

static void MBED_LCD_set_start_line(uint8_t x)          ///< Send command to LCD, info from DS
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  MBED_LCD_send(0x10 | ((x & 0xf0) >> 4), 0);           // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	091b      	lsrs	r3, r3, #4
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	f043 0310 	orr.w	r3, r3, #16
 8000900:	b2db      	uxtb	r3, r3
 8000902:	2100      	movs	r1, #0
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ff4f 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0x00 | (x & 0x0f), 0);                  // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	f003 030f 	and.w	r3, r3, #15
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2100      	movs	r1, #0
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ff47 	bl	80007a8 <MBED_LCD_send>
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <MBED_LCD_set_page>:

static void MBED_LCD_set_page(uint8_t p)                ///< Send command to LCD, info from DS
{
 8000922:	b580      	push	{r7, lr}
 8000924:	b082      	sub	sp, #8
 8000926:	af00      	add	r7, sp, #0
 8000928:	4603      	mov	r3, r0
 800092a:	71fb      	strb	r3, [r7, #7]
   MBED_LCD_send(0xB0 | (p & 0x0f), 0);                 // (3) Page address set = Sets the display RAM page address - lower 4 bits
 800092c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000930:	f003 030f 	and.w	r3, r3, #15
 8000934:	b25b      	sxtb	r3, r3
 8000936:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800093a:	b25b      	sxtb	r3, r3
 800093c:	b2db      	uxtb	r3, r3
 800093e:	2100      	movs	r1, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff31 	bl	80007a8 <MBED_LCD_send>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <MBED_LCD_init_hw>:

static bool MBED_LCD_init_hw()                          ///< Init SPI, GPIO, ...
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_RSTN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000956:	2200      	movs	r2, #0
 8000958:	2106      	movs	r1, #6
 800095a:	484f      	ldr	r0, [pc, #316]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 800095c:	f000 fc12 	bl	8001184 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	2106      	movs	r1, #6
 8000964:	484c      	ldr	r0, [pc, #304]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 8000966:	f000 fdc6 	bl	80014f6 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_CSN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 800096a:	2200      	movs	r2, #0
 800096c:	2106      	movs	r1, #6
 800096e:	484b      	ldr	r0, [pc, #300]	; (8000a9c <MBED_LCD_init_hw+0x14c>)
 8000970:	f000 fc08 	bl	8001184 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000974:	2201      	movs	r2, #1
 8000976:	2106      	movs	r1, #6
 8000978:	4848      	ldr	r0, [pc, #288]	; (8000a9c <MBED_LCD_init_hw+0x14c>)
 800097a:	f000 fdbc 	bl	80014f6 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_A0, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 800097e:	2200      	movs	r2, #0
 8000980:	2108      	movs	r1, #8
 8000982:	4845      	ldr	r0, [pc, #276]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 8000984:	f000 fbfe 	bl	8001184 <GPIOConfigurePin>

  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_MOSI, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8000988:	2206      	movs	r2, #6
 800098a:	2107      	movs	r1, #7
 800098c:	4842      	ldr	r0, [pc, #264]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 800098e:	f000 fbf9 	bl	8001184 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_MOSI, _MBED_LCD_SPI_AF_NUM);        // AFxx
 8000992:	2205      	movs	r2, #5
 8000994:	2107      	movs	r1, #7
 8000996:	4840      	ldr	r0, [pc, #256]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 8000998:	f000 fd72 	bl	8001480 <GPIOConfigureAlternativFunction>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_SCK, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 800099c:	2206      	movs	r2, #6
 800099e:	2105      	movs	r1, #5
 80009a0:	483d      	ldr	r0, [pc, #244]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 80009a2:	f000 fbef 	bl	8001184 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_SCK, _MBED_LCD_SPI_AF_NUM);         // AFxx
 80009a6:	2205      	movs	r2, #5
 80009a8:	2105      	movs	r1, #5
 80009aa:	483b      	ldr	r0, [pc, #236]	; (8000a98 <MBED_LCD_init_hw+0x148>)
 80009ac:	f000 fd68 	bl	8001480 <GPIOConfigureAlternativFunction>

  switch((uint32_t)_MBED_LCD_SPI)                       // Switch reuired due using ohter APBx for some SPIx
  {
    case (uint32_t)SPI1:
      if (!(RCC->APB2ENR & RCC_APB2ENR_SPI1EN))
 80009b0:	4b3b      	ldr	r3, [pc, #236]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d111      	bne.n	80009e0 <MBED_LCD_init_hw+0x90>
      {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80009bc:	4a38      	ldr	r2, [pc, #224]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009be:	4b38      	ldr	r3, [pc, #224]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009c6:	6453      	str	r3, [r2, #68]	; 0x44
        RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 80009c8:	4a35      	ldr	r2, [pc, #212]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009ca:	4b35      	ldr	r3, [pc, #212]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009d2:	6253      	str	r3, [r2, #36]	; 0x24
        RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
 80009d4:	4a32      	ldr	r2, [pc, #200]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009d6:	4b32      	ldr	r3, [pc, #200]	; (8000aa0 <MBED_LCD_init_hw+0x150>)
 80009d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009de:	6253      	str	r3, [r2, #36]	; 0x24
      }
      break;
 80009e0:	bf00      	nop
    //TODO other SPIx peripheral
    default:
      return false;
  }

  _MBED_LCD_SPI->CR1 = 0
 80009e2:	4b30      	ldr	r3, [pc, #192]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 80009e4:	f240 3207 	movw	r2, #775	; 0x307
 80009e8:	601a      	str	r2, [r3, #0]
      | SPI_CR1_CPHA | SPI_CR1_CPOL     // polarity from DS
      | SPI_CR1_SSI | SPI_CR1_SSM       // required for correct function
      | SPI_CR1_MSTR;
  _MBED_LCD_SPI->CR2 = 0;
 80009ea:	4b2e      	ldr	r3, [pc, #184]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	605a      	str	r2, [r3, #4]

  {                                     // from DS - max clock 10MHz (100ns period)
    uint32_t apb2 = SystemCoreClock;    //TODO calculate from RCC
 80009f0:	4b2d      	ldr	r3, [pc, #180]	; (8000aa8 <MBED_LCD_init_hw+0x158>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	603b      	str	r3, [r7, #0]
    uint32_t BRDiv = 0;                 // 000 = pclk / 2
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]

    if (apb2 > 20e6) BRDiv = 0x01;      // 001 = pclk / 4
 80009fa:	6838      	ldr	r0, [r7, #0]
 80009fc:	f7ff fd2e 	bl	800045c <__aeabi_ui2d>
 8000a00:	a31f      	add	r3, pc, #124	; (adr r3, 8000a80 <MBED_LCD_init_hw+0x130>)
 8000a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a06:	f7ff fe1d 	bl	8000644 <__aeabi_dcmpgt>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MBED_LCD_init_hw+0xc4>
 8000a10:	2301      	movs	r3, #1
 8000a12:	607b      	str	r3, [r7, #4]
    if (apb2 > 40e6) BRDiv = 0x02;      // 010 = pclk / 8
 8000a14:	6838      	ldr	r0, [r7, #0]
 8000a16:	f7ff fd21 	bl	800045c <__aeabi_ui2d>
 8000a1a:	a31b      	add	r3, pc, #108	; (adr r3, 8000a88 <MBED_LCD_init_hw+0x138>)
 8000a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a20:	f7ff fe10 	bl	8000644 <__aeabi_dcmpgt>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MBED_LCD_init_hw+0xde>
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	607b      	str	r3, [r7, #4]
    if (apb2 > 80e6) BRDiv = 0x03;      // 011 = pclk / 16
 8000a2e:	6838      	ldr	r0, [r7, #0]
 8000a30:	f7ff fd14 	bl	800045c <__aeabi_ui2d>
 8000a34:	a316      	add	r3, pc, #88	; (adr r3, 8000a90 <MBED_LCD_init_hw+0x140>)
 8000a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a3a:	f7ff fe03 	bl	8000644 <__aeabi_dcmpgt>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MBED_LCD_init_hw+0xf8>
 8000a44:	2303      	movs	r3, #3
 8000a46:	607b      	str	r3, [r7, #4]

    _MBED_LCD_SPI->CR1 &= ~SPI_CR1_BR;
 8000a48:	4a16      	ldr	r2, [pc, #88]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000a52:	6013      	str	r3, [r2, #0]
    //  only for F4xx:
    _MBED_LCD_SPI->CR1 |= (BRDiv & 0x07) << 3;    // isolate 3 bits and set to bits 5..3
 8000a54:	4913      	ldr	r1, [pc, #76]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a56:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	00db      	lsls	r3, r3, #3
 8000a5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000a62:	4313      	orrs	r3, r2
 8000a64:	600b      	str	r3, [r1, #0]
    //TODO another platforms
  }

  _MBED_LCD_SPI->CR1 |= SPI_CR1_SPE;             // enable
 8000a66:	4a0f      	ldr	r2, [pc, #60]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a68:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <MBED_LCD_init_hw+0x154>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a70:	6013      	str	r3, [r2, #0]
  return true;
 8000a72:	2301      	movs	r3, #1
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	f3af 8000 	nop.w
 8000a80:	00000000 	.word	0x00000000
 8000a84:	417312d0 	.word	0x417312d0
 8000a88:	00000000 	.word	0x00000000
 8000a8c:	418312d0 	.word	0x418312d0
 8000a90:	00000000 	.word	0x00000000
 8000a94:	419312d0 	.word	0x419312d0
 8000a98:	40020000 	.word	0x40020000
 8000a9c:	40020400 	.word	0x40020400
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40013000 	.word	0x40013000
 8000aa8:	20000404 	.word	0x20000404

08000aac <MBED_LCD_InitVideoRam>:

/**
 * Fill videoram with value, bytes = columns, MSB on top
 */
void MBED_LCD_InitVideoRam(uint8_t val)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	e013      	b.n	8000ae4 <MBED_LCD_InitVideoRam+0x38>
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	e00a      	b.n	8000ad8 <MBED_LCD_InitVideoRam+0x2c>
      m_videoRam[r][x] = val;
 8000ac2:	4a0d      	ldr	r2, [pc, #52]	; (8000af8 <MBED_LCD_InitVideoRam+0x4c>)
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	01db      	lsls	r3, r3, #7
 8000ac8:	441a      	add	r2, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	4413      	add	r3, r2
 8000ace:	79fa      	ldrb	r2, [r7, #7]
 8000ad0:	701a      	strb	r2, [r3, #0]
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	2b7f      	cmp	r3, #127	; 0x7f
 8000adc:	ddf1      	ble.n	8000ac2 <MBED_LCD_InitVideoRam+0x16>
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	dde8      	ble.n	8000abc <MBED_LCD_InitVideoRam+0x10>
}
 8000aea:	bf00      	nop
 8000aec:	3714      	adds	r7, #20
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000428 	.word	0x20000428

08000afc <MBED_LCD_init>:
/**
 * Initialisation - HW parts and init commands for LCD controller (see DS and MBED sample init code)
 * Returns false if ini fails
 */
bool MBED_LCD_init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  if (!MBED_LCD_init_hw())  // check success of HW init
 8000b00:	f7ff ff26 	bl	8000950 <MBED_LCD_init_hw>
 8000b04:	4603      	mov	r3, r0
 8000b06:	f083 0301 	eor.w	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MBED_LCD_init+0x18>
    return false;
 8000b10:	2300      	movs	r3, #0
 8000b12:	e02e      	b.n	8000b72 <MBED_LCD_init+0x76>

  MBED_LCD_reset();
 8000b14:	f7ff feae 	bl	8000874 <MBED_LCD_reset>

  MBED_LCD_send(0xAE, 0);   //  display off
 8000b18:	2100      	movs	r1, #0
 8000b1a:	20ae      	movs	r0, #174	; 0xae
 8000b1c:	f7ff fe44 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0xA2, 0);   //  bias voltage
 8000b20:	2100      	movs	r1, #0
 8000b22:	20a2      	movs	r0, #162	; 0xa2
 8000b24:	f7ff fe40 	bl	80007a8 <MBED_LCD_send>

  MBED_LCD_send(0xA0, 0);
 8000b28:	2100      	movs	r1, #0
 8000b2a:	20a0      	movs	r0, #160	; 0xa0
 8000b2c:	f7ff fe3c 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0xC8, 0);   //  colum normal
 8000b30:	2100      	movs	r1, #0
 8000b32:	20c8      	movs	r0, #200	; 0xc8
 8000b34:	f7ff fe38 	bl	80007a8 <MBED_LCD_send>

  MBED_LCD_send(0x22, 0);   //  voltage resistor ratio
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2022      	movs	r0, #34	; 0x22
 8000b3c:	f7ff fe34 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0x2F, 0);   //  power on
 8000b40:	2100      	movs	r1, #0
 8000b42:	202f      	movs	r0, #47	; 0x2f
 8000b44:	f7ff fe30 	bl	80007a8 <MBED_LCD_send>
  //wr_cmd(0xA4);   //  LCD display ram
  MBED_LCD_send(0x40, 0);   // start line = 0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2040      	movs	r0, #64	; 0x40
 8000b4c:	f7ff fe2c 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0xAF, 0);     // display ON
 8000b50:	2100      	movs	r1, #0
 8000b52:	20af      	movs	r0, #175	; 0xaf
 8000b54:	f7ff fe28 	bl	80007a8 <MBED_LCD_send>

  MBED_LCD_send(0x81, 0);   //  set contrast
 8000b58:	2100      	movs	r1, #0
 8000b5a:	2081      	movs	r0, #129	; 0x81
 8000b5c:	f7ff fe24 	bl	80007a8 <MBED_LCD_send>
  MBED_LCD_send(0x17, 0);   //  set contrast
 8000b60:	2100      	movs	r1, #0
 8000b62:	2017      	movs	r0, #23
 8000b64:	f7ff fe20 	bl	80007a8 <MBED_LCD_send>

  MBED_LCD_send(0xA6, 0);     // display normal
 8000b68:	2100      	movs	r1, #0
 8000b6a:	20a6      	movs	r0, #166	; 0xa6
 8000b6c:	f7ff fe1c 	bl	80007a8 <MBED_LCD_send>
//  MBED_LCD_send(0xA7, 0);     // display inverted

//  MBED_LCD_send(0xa5, 0);
  return true;                // ALL init OK
 8000b70:	2301      	movs	r3, #1
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <MBED_LCD_WriteCharXY>:
/**
 * Writes 8x8 character at position
 * Return false if coordinates are outside working area
 */
bool MBED_LCD_WriteCharXY(char c, uint8_t col, uint8_t row)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	460b      	mov	r3, r1
 8000b84:	71bb      	strb	r3, [r7, #6]
 8000b86:	4613      	mov	r3, r2
 8000b88:	717b      	strb	r3, [r7, #5]
  int i;

  if ((col > _MBED_LCD_COLUMNS / 8) || (row > (_MBED_LCD_ROWS - 1)))
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b10      	cmp	r3, #16
 8000b8e:	d802      	bhi.n	8000b96 <MBED_LCD_WriteCharXY+0x1e>
 8000b90:	797b      	ldrb	r3, [r7, #5]
 8000b92:	2b1f      	cmp	r3, #31
 8000b94:	d901      	bls.n	8000b9a <MBED_LCD_WriteCharXY+0x22>
    return false;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e022      	b.n	8000be0 <MBED_LCD_WriteCharXY+0x68>

  if (c > 127)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	da03      	bge.n	8000baa <MBED_LCD_WriteCharXY+0x32>
    c %= 128;
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ba8:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 8; i++)
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	e013      	b.n	8000bd8 <MBED_LCD_WriteCharXY+0x60>
    m_videoRam[row][col * 8 + i] = font8x8_basic[c * 8 + i];
 8000bb0:	797a      	ldrb	r2, [r7, #5]
 8000bb2:	79bb      	ldrb	r3, [r7, #6]
 8000bb4:	00d9      	lsls	r1, r3, #3
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	440b      	add	r3, r1
 8000bba:	79f9      	ldrb	r1, [r7, #7]
 8000bbc:	00c8      	lsls	r0, r1, #3
 8000bbe:	68f9      	ldr	r1, [r7, #12]
 8000bc0:	4401      	add	r1, r0
 8000bc2:	480a      	ldr	r0, [pc, #40]	; (8000bec <MBED_LCD_WriteCharXY+0x74>)
 8000bc4:	5c40      	ldrb	r0, [r0, r1]
 8000bc6:	490a      	ldr	r1, [pc, #40]	; (8000bf0 <MBED_LCD_WriteCharXY+0x78>)
 8000bc8:	01d2      	lsls	r2, r2, #7
 8000bca:	440a      	add	r2, r1
 8000bcc:	4413      	add	r3, r2
 8000bce:	4602      	mov	r2, r0
 8000bd0:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2b07      	cmp	r3, #7
 8000bdc:	dde8      	ble.n	8000bb0 <MBED_LCD_WriteCharXY+0x38>

  return true;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3714      	adds	r7, #20
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	20000428 	.word	0x20000428

08000bf4 <MBED_LCD_WriteStringXY>:
 * Writes string of 8x8 character at position
 * Return false if coordinates of first chracter are outside working area
 * TODO chceking max. length on line
 */
bool MBED_LCD_WriteStringXY(char *cp, uint8_t col, uint8_t row)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	70fb      	strb	r3, [r7, #3]
 8000c00:	4613      	mov	r3, r2
 8000c02:	70bb      	strb	r3, [r7, #2]
  if ((col > _MBED_LCD_COLUMNS / 8) || (row > (_MBED_LCD_ROWS - 1)))
 8000c04:	78fb      	ldrb	r3, [r7, #3]
 8000c06:	2b10      	cmp	r3, #16
 8000c08:	d802      	bhi.n	8000c10 <MBED_LCD_WriteStringXY+0x1c>
 8000c0a:	78bb      	ldrb	r3, [r7, #2]
 8000c0c:	2b1f      	cmp	r3, #31
 8000c0e:	d90e      	bls.n	8000c2e <MBED_LCD_WriteStringXY+0x3a>
    return false;
 8000c10:	2300      	movs	r3, #0
 8000c12:	e011      	b.n	8000c38 <MBED_LCD_WriteStringXY+0x44>

  for (; *cp; cp++)
  {
    MBED_LCD_WriteCharXY(*cp, col, row);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	78ba      	ldrb	r2, [r7, #2]
 8000c1a:	78f9      	ldrb	r1, [r7, #3]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff ffab 	bl	8000b78 <MBED_LCD_WriteCharXY>
    col++;
 8000c22:	78fb      	ldrb	r3, [r7, #3]
 8000c24:	3301      	adds	r3, #1
 8000c26:	70fb      	strb	r3, [r7, #3]
  for (; *cp; cp++)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d1ee      	bne.n	8000c14 <MBED_LCD_WriteStringXY+0x20>
  }

  return true;
 8000c36:	2301      	movs	r3, #1
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <MBED_LCD_VideoRam2LCD>:

/**
 * Copying content of videoRAM to LCD controller, based on SPI bulk transfer
 */
void MBED_LCD_VideoRam2LCD()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 8000c46:	2300      	movs	r3, #0
 8000c48:	71fb      	strb	r3, [r7, #7]
 8000c4a:	e011      	b.n	8000c70 <MBED_LCD_VideoRam2LCD+0x30>
  {
    MBED_LCD_set_page(r);
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fe67 	bl	8000922 <MBED_LCD_set_page>
    MBED_LCD_set_start_line(0);
 8000c54:	2000      	movs	r0, #0
 8000c56:	f7ff fe49 	bl	80008ec <MBED_LCD_set_start_line>

#if 1
    MBED_LCD_sendData(m_videoRam[r], _MBED_LCD_COLUMNS);      // block operation
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	01db      	lsls	r3, r3, #7
 8000c5e:	4a08      	ldr	r2, [pc, #32]	; (8000c80 <MBED_LCD_VideoRam2LCD+0x40>)
 8000c60:	4413      	add	r3, r2
 8000c62:	2180      	movs	r1, #128	; 0x80
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fdd1 	bl	800080c <MBED_LCD_sendData>
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	71fb      	strb	r3, [r7, #7]
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	2b03      	cmp	r3, #3
 8000c74:	d9ea      	bls.n	8000c4c <MBED_LCD_VideoRam2LCD+0xc>
#else
    for(uint8_t x = 0; x < _MBED_LCD_COLUMNS; x++)
      MBED_LCD_send(m_videoRam[r][x], 1);
#endif
  }
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000428 	.word	0x20000428

08000c84 <MBED_LCD_PutPixel>:
/**
 * Puts pixel with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_PutPixel(uint8_t x, uint8_t y, bool black)
{
 8000c84:	b490      	push	{r4, r7}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
 8000c8e:	460b      	mov	r3, r1
 8000c90:	71bb      	strb	r3, [r7, #6]
 8000c92:	4613      	mov	r3, r2
 8000c94:	717b      	strb	r3, [r7, #5]
  //TODO check x < 128 and y < 32
  if (black)
 8000c96:	797b      	ldrb	r3, [r7, #5]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d01d      	beq.n	8000cd8 <MBED_LCD_PutPixel+0x54>
    m_videoRam[y / 8][x] |= 1 << (y % 8);
 8000c9c:	79bb      	ldrb	r3, [r7, #6]
 8000c9e:	08db      	lsrs	r3, r3, #3
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4614      	mov	r4, r2
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4611      	mov	r1, r2
 8000ca8:	79fa      	ldrb	r2, [r7, #7]
 8000caa:	481d      	ldr	r0, [pc, #116]	; (8000d20 <MBED_LCD_PutPixel+0x9c>)
 8000cac:	01c9      	lsls	r1, r1, #7
 8000cae:	4401      	add	r1, r0
 8000cb0:	440a      	add	r2, r1
 8000cb2:	7812      	ldrb	r2, [r2, #0]
 8000cb4:	b251      	sxtb	r1, r2
 8000cb6:	79ba      	ldrb	r2, [r7, #6]
 8000cb8:	f002 0207 	and.w	r2, r2, #7
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000cc2:	b252      	sxtb	r2, r2
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	b252      	sxtb	r2, r2
 8000cc8:	b2d0      	uxtb	r0, r2
 8000cca:	4915      	ldr	r1, [pc, #84]	; (8000d20 <MBED_LCD_PutPixel+0x9c>)
 8000ccc:	01e2      	lsls	r2, r4, #7
 8000cce:	440a      	add	r2, r1
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	701a      	strb	r2, [r3, #0]
  else
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
}
 8000cd6:	e01e      	b.n	8000d16 <MBED_LCD_PutPixel+0x92>
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
 8000cd8:	79bb      	ldrb	r3, [r7, #6]
 8000cda:	08db      	lsrs	r3, r3, #3
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	4614      	mov	r4, r2
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	79fa      	ldrb	r2, [r7, #7]
 8000ce6:	480e      	ldr	r0, [pc, #56]	; (8000d20 <MBED_LCD_PutPixel+0x9c>)
 8000ce8:	01c9      	lsls	r1, r1, #7
 8000cea:	4401      	add	r1, r0
 8000cec:	440a      	add	r2, r1
 8000cee:	7812      	ldrb	r2, [r2, #0]
 8000cf0:	b251      	sxtb	r1, r2
 8000cf2:	79ba      	ldrb	r2, [r7, #6]
 8000cf4:	f002 0207 	and.w	r2, r2, #7
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8000cfe:	b252      	sxtb	r2, r2
 8000d00:	43d2      	mvns	r2, r2
 8000d02:	b252      	sxtb	r2, r2
 8000d04:	400a      	ands	r2, r1
 8000d06:	b252      	sxtb	r2, r2
 8000d08:	b2d0      	uxtb	r0, r2
 8000d0a:	4905      	ldr	r1, [pc, #20]	; (8000d20 <MBED_LCD_PutPixel+0x9c>)
 8000d0c:	01e2      	lsls	r2, r4, #7
 8000d0e:	440a      	add	r2, r1
 8000d10:	4413      	add	r3, r2
 8000d12:	4602      	mov	r2, r0
 8000d14:	701a      	strb	r2, [r3, #0]
}
 8000d16:	bf00      	nop
 8000d18:	3708      	adds	r7, #8
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc90      	pop	{r4, r7}
 8000d1e:	4770      	bx	lr
 8000d20:	20000428 	.word	0x20000428

08000d24 <MBED_LCD_DrawLine>:
 * Coordinates x,y of start point a x,y of end point
 * Bresenham algorithm used (see rosetacode.org)
 * TODO check valied coordinates
 */
void MBED_LCD_DrawLine(int x0, int y0, int x1, int y1, bool color)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	; 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
 8000d30:	603b      	str	r3, [r7, #0]
  int dx = (x0 < x1) ? (x1 - x0) : (x0 - x1), sx = (x0 < x1) ? 1 : -1;
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	da03      	bge.n	8000d42 <MBED_LCD_DrawLine+0x1e>
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	e002      	b.n	8000d48 <MBED_LCD_DrawLine+0x24>
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	1ad3      	subs	r3, r2, r3
 8000d48:	623b      	str	r3, [r7, #32]
 8000d4a:	68fa      	ldr	r2, [r7, #12]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	da01      	bge.n	8000d56 <MBED_LCD_DrawLine+0x32>
 8000d52:	2301      	movs	r3, #1
 8000d54:	e001      	b.n	8000d5a <MBED_LCD_DrawLine+0x36>
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5a:	61fb      	str	r3, [r7, #28]
  int dy = (y0 < y1) ? (y1 - y0) : (y0 - y1), sy = (y0 < y1) ? 1 : -1;
 8000d5c:	68ba      	ldr	r2, [r7, #8]
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	da03      	bge.n	8000d6c <MBED_LCD_DrawLine+0x48>
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	e002      	b.n	8000d72 <MBED_LCD_DrawLine+0x4e>
 8000d6c:	68ba      	ldr	r2, [r7, #8]
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	61bb      	str	r3, [r7, #24]
 8000d74:	68ba      	ldr	r2, [r7, #8]
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	da01      	bge.n	8000d80 <MBED_LCD_DrawLine+0x5c>
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e001      	b.n	8000d84 <MBED_LCD_DrawLine+0x60>
 8000d80:	f04f 33ff 	mov.w	r3, #4294967295
 8000d84:	617b      	str	r3, [r7, #20]
  int err = ((dx > dy) ? dx : -dy) / 2, e2;
 8000d86:	6a3a      	ldr	r2, [r7, #32]
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	dc05      	bgt.n	8000d9a <MBED_LCD_DrawLine+0x76>
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	425b      	negs	r3, r3
 8000d92:	0fda      	lsrs	r2, r3, #31
 8000d94:	4413      	add	r3, r2
 8000d96:	105b      	asrs	r3, r3, #1
 8000d98:	e003      	b.n	8000da2 <MBED_LCD_DrawLine+0x7e>
 8000d9a:	6a3b      	ldr	r3, [r7, #32]
 8000d9c:	0fda      	lsrs	r2, r3, #31
 8000d9e:	4413      	add	r3, r2
 8000da0:	105b      	asrs	r3, r3, #1
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24

  for (; ; )
  {
    if ((x0 == x1) && (y0 == y1))
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	d103      	bne.n	8000db4 <MBED_LCD_DrawLine+0x90>
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d024      	beq.n	8000dfe <MBED_LCD_DrawLine+0xda>
      break;

    MBED_LCD_PutPixel((uint8_t)x0, (uint8_t)y0, color);
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	68ba      	ldr	r2, [r7, #8]
 8000dba:	b2d1      	uxtb	r1, r2
 8000dbc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff ff5f 	bl	8000c84 <MBED_LCD_PutPixel>

    e2 = err;
 8000dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc8:	613b      	str	r3, [r7, #16]
    if (e2 > -dx)
 8000dca:	6a3b      	ldr	r3, [r7, #32]
 8000dcc:	425a      	negs	r2, r3
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	da07      	bge.n	8000de4 <MBED_LCD_DrawLine+0xc0>
    {
      err -= dy; x0 += sx;
 8000dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24
 8000ddc:	68fa      	ldr	r2, [r7, #12]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	4413      	add	r3, r2
 8000de2:	60fb      	str	r3, [r7, #12]
    }

    if (e2 < dy)
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	dadb      	bge.n	8000da4 <MBED_LCD_DrawLine+0x80>
    {
      err += dx; y0 += sy;
 8000dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dee:	6a3b      	ldr	r3, [r7, #32]
 8000df0:	4413      	add	r3, r2
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
 8000df4:	68ba      	ldr	r2, [r7, #8]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	4413      	add	r3, r2
 8000dfa:	60bb      	str	r3, [r7, #8]
    if ((x0 == x1) && (y0 == y1))
 8000dfc:	e7d2      	b.n	8000da4 <MBED_LCD_DrawLine+0x80>
      break;
 8000dfe:	bf00      	nop
    }
  }
}
 8000e00:	bf00      	nop
 8000e02:	3728      	adds	r7, #40	; 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <MBED_LCD_DrawRect>:
/**
 * Draw lines as rectangle with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_DrawRect(int x, int y, int w, int h, bool color)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af02      	add	r7, sp, #8
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
 8000e14:	603b      	str	r3, [r7, #0]
  MBED_LCD_DrawLine(x, y, x + w, y, color);
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	441a      	add	r2, r3
 8000e1c:	7e3b      	ldrb	r3, [r7, #24]
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	68b9      	ldr	r1, [r7, #8]
 8000e24:	68f8      	ldr	r0, [r7, #12]
 8000e26:	f7ff ff7d 	bl	8000d24 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x + w, y, x + w, y + h, color);
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	18d0      	adds	r0, r2, r3
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	18d1      	adds	r1, r2, r3
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	441a      	add	r2, r3
 8000e3c:	7e3b      	ldrb	r3, [r7, #24]
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	4613      	mov	r3, r2
 8000e42:	460a      	mov	r2, r1
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	f7ff ff6d 	bl	8000d24 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x + w, y + h, x, y + h, color);
 8000e4a:	68fa      	ldr	r2, [r7, #12]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	18d0      	adds	r0, r2, r3
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	18d1      	adds	r1, r2, r3
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	441a      	add	r2, r3
 8000e5c:	7e3b      	ldrb	r3, [r7, #24]
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	4613      	mov	r3, r2
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	f7ff ff5e 	bl	8000d24 <MBED_LCD_DrawLine>
  MBED_LCD_DrawLine(x, y + h, x, y, color);
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	18d1      	adds	r1, r2, r3
 8000e6e:	7e3b      	ldrb	r3, [r7, #24]
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	f7ff ff54 	bl	8000d24 <MBED_LCD_DrawLine>
}
 8000e7c:	bf00      	nop
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <MBED_LCD_DrawCircle>:
 * Draw circle with color black = 1, background = 0
 * Algorithm see rosetacode.org
 * Checks valied coordinates for clipping at display margins
 */
void MBED_LCD_DrawCircle(int centerX, int centerY, int radius, bool colorSet)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	70fb      	strb	r3, [r7, #3]
  int d = (5 - radius * 4) / 4;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	f1c3 0305 	rsb	r3, r3, #5
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	da00      	bge.n	8000ea0 <MBED_LCD_DrawCircle+0x1c>
 8000e9e:	3303      	adds	r3, #3
 8000ea0:	109b      	asrs	r3, r3, #2
 8000ea2:	61fb      	str	r3, [r7, #28]
  int x = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
  int y = radius;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	617b      	str	r3, [r7, #20]

  do
  {
    // ensure index is in range before setting (depends on your image implementation)
    // in this case we check if the pixel location is within the bounds of the image before setting the pixel
    if (((centerX + x) >= 0) && ((centerX + x) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY + y) >= 0) && ((centerY + y) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX + x, centerY + y, colorSet);
 8000eac:	68fa      	ldr	r2, [r7, #12]
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	db1e      	blt.n	8000ef4 <MBED_LCD_DrawCircle+0x70>
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	4413      	add	r3, r2
 8000ebc:	2b7f      	cmp	r3, #127	; 0x7f
 8000ebe:	dc19      	bgt.n	8000ef4 <MBED_LCD_DrawCircle+0x70>
 8000ec0:	68ba      	ldr	r2, [r7, #8]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	db14      	blt.n	8000ef4 <MBED_LCD_DrawCircle+0x70>
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	4413      	add	r3, r2
 8000ed0:	2b1f      	cmp	r3, #31
 8000ed2:	dc0f      	bgt.n	8000ef4 <MBED_LCD_DrawCircle+0x70>
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	4413      	add	r3, r2
 8000ede:	b2d8      	uxtb	r0, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4413      	add	r3, r2
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	78fa      	ldrb	r2, [r7, #3]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f7ff fec8 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX + x) >= 0) && ((centerX + x) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY - y) >= 0) && ((centerY - y) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX + x, centerY - y, colorSet);
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	4413      	add	r3, r2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	db1e      	blt.n	8000f3c <MBED_LCD_DrawCircle+0xb8>
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	4413      	add	r3, r2
 8000f04:	2b7f      	cmp	r3, #127	; 0x7f
 8000f06:	dc19      	bgt.n	8000f3c <MBED_LCD_DrawCircle+0xb8>
 8000f08:	68ba      	ldr	r2, [r7, #8]
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db14      	blt.n	8000f3c <MBED_LCD_DrawCircle+0xb8>
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b1f      	cmp	r3, #31
 8000f1a:	dc0f      	bgt.n	8000f3c <MBED_LCD_DrawCircle+0xb8>
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	4413      	add	r3, r2
 8000f26:	b2d8      	uxtb	r0, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	78fa      	ldrb	r2, [r7, #3]
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fea4 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX - x) >= 0) && ((centerX - x) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY + y) >= 0) && ((centerY + y) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX - x, centerY + y, colorSet);
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	db1e      	blt.n	8000f84 <MBED_LCD_DrawCircle+0x100>
 8000f46:	68fa      	ldr	r2, [r7, #12]
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f4e:	dc19      	bgt.n	8000f84 <MBED_LCD_DrawCircle+0x100>
 8000f50:	68ba      	ldr	r2, [r7, #8]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	4413      	add	r3, r2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	db14      	blt.n	8000f84 <MBED_LCD_DrawCircle+0x100>
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4413      	add	r3, r2
 8000f60:	2b1f      	cmp	r3, #31
 8000f62:	dc0f      	bgt.n	8000f84 <MBED_LCD_DrawCircle+0x100>
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	b2d8      	uxtb	r0, r3
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	4413      	add	r3, r2
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	78fa      	ldrb	r2, [r7, #3]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f7ff fe80 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX - x) >= 0) && ((centerX - x) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY - y) >= 0) && ((centerY - y) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX - x, centerY - y, colorSet);
 8000f84:	68fa      	ldr	r2, [r7, #12]
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db1e      	blt.n	8000fcc <MBED_LCD_DrawCircle+0x148>
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	2b7f      	cmp	r3, #127	; 0x7f
 8000f96:	dc19      	bgt.n	8000fcc <MBED_LCD_DrawCircle+0x148>
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	db14      	blt.n	8000fcc <MBED_LCD_DrawCircle+0x148>
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b1f      	cmp	r3, #31
 8000faa:	dc0f      	bgt.n	8000fcc <MBED_LCD_DrawCircle+0x148>
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	b2d8      	uxtb	r0, r3
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	78fa      	ldrb	r2, [r7, #3]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f7ff fe5c 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX + y) >= 0) && ((centerX + y) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY + x) >= 0) && ((centerY + x) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX + y, centerY + x, colorSet);
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	db1e      	blt.n	8001014 <MBED_LCD_DrawCircle+0x190>
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	4413      	add	r3, r2
 8000fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8000fde:	dc19      	bgt.n	8001014 <MBED_LCD_DrawCircle+0x190>
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	db14      	blt.n	8001014 <MBED_LCD_DrawCircle+0x190>
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	4413      	add	r3, r2
 8000ff0:	2b1f      	cmp	r3, #31
 8000ff2:	dc0f      	bgt.n	8001014 <MBED_LCD_DrawCircle+0x190>
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b2d8      	uxtb	r0, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	b2da      	uxtb	r2, r3
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	4413      	add	r3, r2
 800100a:	b2db      	uxtb	r3, r3
 800100c:	78fa      	ldrb	r2, [r7, #3]
 800100e:	4619      	mov	r1, r3
 8001010:	f7ff fe38 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX + y) >= 0) && ((centerX + y) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY - x) >= 0) && ((centerY - x) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX + y, centerY - x, colorSet);
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	4413      	add	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	db1e      	blt.n	800105c <MBED_LCD_DrawCircle+0x1d8>
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	4413      	add	r3, r2
 8001024:	2b7f      	cmp	r3, #127	; 0x7f
 8001026:	dc19      	bgt.n	800105c <MBED_LCD_DrawCircle+0x1d8>
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2b00      	cmp	r3, #0
 8001030:	db14      	blt.n	800105c <MBED_LCD_DrawCircle+0x1d8>
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b1f      	cmp	r3, #31
 800103a:	dc0f      	bgt.n	800105c <MBED_LCD_DrawCircle+0x1d8>
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	b2da      	uxtb	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4413      	add	r3, r2
 8001046:	b2d8      	uxtb	r0, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	b2da      	uxtb	r2, r3
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	78fa      	ldrb	r2, [r7, #3]
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fe14 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX - y) >= 0) && ((centerX - y) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY + x) >= 0) && ((centerY + x) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX - y, centerY + x, colorSet);
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	db1e      	blt.n	80010a4 <MBED_LCD_DrawCircle+0x220>
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b7f      	cmp	r3, #127	; 0x7f
 800106e:	dc19      	bgt.n	80010a4 <MBED_LCD_DrawCircle+0x220>
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	4413      	add	r3, r2
 8001076:	2b00      	cmp	r3, #0
 8001078:	db14      	blt.n	80010a4 <MBED_LCD_DrawCircle+0x220>
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	4413      	add	r3, r2
 8001080:	2b1f      	cmp	r3, #31
 8001082:	dc0f      	bgt.n	80010a4 <MBED_LCD_DrawCircle+0x220>
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	b2da      	uxtb	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	b2d8      	uxtb	r0, r3
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	b2db      	uxtb	r3, r3
 8001098:	4413      	add	r3, r2
 800109a:	b2db      	uxtb	r3, r3
 800109c:	78fa      	ldrb	r2, [r7, #3]
 800109e:	4619      	mov	r1, r3
 80010a0:	f7ff fdf0 	bl	8000c84 <MBED_LCD_PutPixel>
    if (((centerX - y) >= 0) && ((centerX - y) <= (_MBED_LCD_COLUMNS - 1)) && ((centerY - x) >= 0) && ((centerY - x) <= (_MBED_LCD_ROWS - 1))) MBED_LCD_PutPixel(centerX - y, centerY - x, colorSet);
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db1e      	blt.n	80010ec <MBED_LCD_DrawCircle+0x268>
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b7f      	cmp	r3, #127	; 0x7f
 80010b6:	dc19      	bgt.n	80010ec <MBED_LCD_DrawCircle+0x268>
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db14      	blt.n	80010ec <MBED_LCD_DrawCircle+0x268>
 80010c2:	68ba      	ldr	r2, [r7, #8]
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	2b1f      	cmp	r3, #31
 80010ca:	dc0f      	bgt.n	80010ec <MBED_LCD_DrawCircle+0x268>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	b2d8      	uxtb	r0, r3
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	78fa      	ldrb	r2, [r7, #3]
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fdcc 	bl	8000c84 <MBED_LCD_PutPixel>
    if (d < 0)
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	da06      	bge.n	8001100 <MBED_LCD_DrawCircle+0x27c>
    {
      d += 2 * x + 1;
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	3301      	adds	r3, #1
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	4413      	add	r3, r2
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e00a      	b.n	8001116 <MBED_LCD_DrawCircle+0x292>
    }
    else
    {
      d += 2 * (x - y) + 1;
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	3301      	adds	r3, #1
 800110a:	69fa      	ldr	r2, [r7, #28]
 800110c:	4413      	add	r3, r2
 800110e:	61fb      	str	r3, [r7, #28]
      y--;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	3b01      	subs	r3, #1
 8001114:	617b      	str	r3, [r7, #20]
    }
    x++;
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	3301      	adds	r3, #1
 800111a:	61bb      	str	r3, [r7, #24]
  } while (x <= y);
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	429a      	cmp	r2, r3
 8001122:	f77f aec3 	ble.w	8000eac <MBED_LCD_DrawCircle+0x28>
}
 8001126:	bf00      	nop
 8001128:	3720      	adds	r7, #32
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001130:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001168 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001134:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001136:	e003      	b.n	8001140 <LoopCopyDataInit>

08001138 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800113a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800113c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800113e:	3104      	adds	r1, #4

08001140 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001140:	480b      	ldr	r0, [pc, #44]	; (8001170 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001144:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001146:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001148:	d3f6      	bcc.n	8001138 <CopyDataInit>
  ldr  r2, =_sbss
 800114a:	4a0b      	ldr	r2, [pc, #44]	; (8001178 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800114c:	e002      	b.n	8001154 <LoopFillZerobss>

0800114e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800114e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001150:	f842 3b04 	str.w	r3, [r2], #4

08001154 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001154:	4b09      	ldr	r3, [pc, #36]	; (800117c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001156:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001158:	d3f9      	bcc.n	800114e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800115a:	f000 f9ed 	bl	8001538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800115e:	f000 fa9b 	bl	8001698 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001162:	f7ff fad3 	bl	800070c <main>
  bx  lr    
 8001166:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001168:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800116c:	08001724 	.word	0x08001724
  ldr  r0, =_sdata
 8001170:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001174:	20000408 	.word	0x20000408
  ldr  r2, =_sbss
 8001178:	20000408 	.word	0x20000408
  ldr  r3, = _ebss
 800117c:	20000628 	.word	0x20000628

08001180 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001180:	e7fe      	b.n	8001180 <ADC_IRQHandler>
	...

08001184 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 8001184:	b480      	push	{r7}
 8001186:	b087      	sub	sp, #28
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	4613      	mov	r3, r2
 8001190:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	4a99      	ldr	r2, [pc, #612]	; (8001404 <GPIOConfigurePin+0x280>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d01d      	beq.n	80011de <GPIOConfigurePin+0x5a>
 80011a2:	4a98      	ldr	r2, [pc, #608]	; (8001404 <GPIOConfigurePin+0x280>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d806      	bhi.n	80011b6 <GPIOConfigurePin+0x32>
 80011a8:	4a97      	ldr	r2, [pc, #604]	; (8001408 <GPIOConfigurePin+0x284>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d00d      	beq.n	80011ca <GPIOConfigurePin+0x46>
 80011ae:	4a97      	ldr	r2, [pc, #604]	; (800140c <GPIOConfigurePin+0x288>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d00f      	beq.n	80011d4 <GPIOConfigurePin+0x50>
 80011b4:	e027      	b.n	8001206 <GPIOConfigurePin+0x82>
 80011b6:	4a96      	ldr	r2, [pc, #600]	; (8001410 <GPIOConfigurePin+0x28c>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d01a      	beq.n	80011f2 <GPIOConfigurePin+0x6e>
 80011bc:	4a95      	ldr	r2, [pc, #596]	; (8001414 <GPIOConfigurePin+0x290>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d01c      	beq.n	80011fc <GPIOConfigurePin+0x78>
 80011c2:	4a95      	ldr	r2, [pc, #596]	; (8001418 <GPIOConfigurePin+0x294>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d00f      	beq.n	80011e8 <GPIOConfigurePin+0x64>
 80011c8:	e01d      	b.n	8001206 <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 80011ca:	2301      	movs	r3, #1
 80011cc:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 80011ce:	2301      	movs	r3, #1
 80011d0:	613b      	str	r3, [r7, #16]
	break;
 80011d2:	e018      	b.n	8001206 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 80011d4:	2302      	movs	r3, #2
 80011d6:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 80011d8:	2302      	movs	r3, #2
 80011da:	613b      	str	r3, [r7, #16]
	break;
 80011dc:	e013      	b.n	8001206 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 80011de:	2304      	movs	r3, #4
 80011e0:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 80011e2:	2304      	movs	r3, #4
 80011e4:	613b      	str	r3, [r7, #16]
	break;
 80011e6:	e00e      	b.n	8001206 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 80011e8:	2308      	movs	r3, #8
 80011ea:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 80011ec:	2308      	movs	r3, #8
 80011ee:	613b      	str	r3, [r7, #16]
	break;
 80011f0:	e009      	b.n	8001206 <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 80011f2:	2310      	movs	r3, #16
 80011f4:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 80011f6:	2310      	movs	r3, #16
 80011f8:	613b      	str	r3, [r7, #16]
	break;
 80011fa:	e004      	b.n	8001206 <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	613b      	str	r3, [r7, #16]
	break;
 8001204:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <GPIOConfigurePin+0x8e>
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <GPIOConfigurePin+0x92>
	{
		return false;
 8001212:	2300      	movs	r3, #0
 8001214:	e12d      	b.n	8001472 <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 8001216:	4b81      	ldr	r3, [pc, #516]	; (800141c <GPIOConfigurePin+0x298>)
 8001218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	4013      	ands	r3, r2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d112      	bne.n	8001248 <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 8001222:	497e      	ldr	r1, [pc, #504]	; (800141c <GPIOConfigurePin+0x298>)
 8001224:	4b7d      	ldr	r3, [pc, #500]	; (800141c <GPIOConfigurePin+0x298>)
 8001226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	4313      	orrs	r3, r2
 800122c:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 800122e:	497b      	ldr	r1, [pc, #492]	; (800141c <GPIOConfigurePin+0x298>)
 8001230:	4b7a      	ldr	r3, [pc, #488]	; (800141c <GPIOConfigurePin+0x298>)
 8001232:	691a      	ldr	r2, [r3, #16]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 800123a:	4978      	ldr	r1, [pc, #480]	; (800141c <GPIOConfigurePin+0x298>)
 800123c:	4b77      	ldr	r3, [pc, #476]	; (800141c <GPIOConfigurePin+0x298>)
 800123e:	691a      	ldr	r2, [r3, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	43db      	mvns	r3, r3
 8001244:	4013      	ands	r3, r2
 8001246:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	0052      	lsls	r2, r2, #1
 8001250:	2103      	movs	r1, #3
 8001252:	fa01 f202 	lsl.w	r2, r1, r2
 8001256:	43d2      	mvns	r2, r2
 8001258:	401a      	ands	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	0052      	lsls	r2, r2, #1
 8001266:	2103      	movs	r1, #3
 8001268:	fa01 f202 	lsl.w	r2, r1, r2
 800126c:	43d2      	mvns	r2, r2
 800126e:	401a      	ands	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	68ba      	ldr	r2, [r7, #8]
 800127a:	0052      	lsls	r2, r2, #1
 800127c:	2103      	movs	r1, #3
 800127e:	fa01 f202 	lsl.w	r2, r1, r2
 8001282:	43d2      	mvns	r2, r2
 8001284:	401a      	ands	r2, r3
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	609a      	str	r2, [r3, #8]


switch(mode)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	2b07      	cmp	r3, #7
 800128e:	f200 80ef 	bhi.w	8001470 <GPIOConfigurePin+0x2ec>
 8001292:	a201      	add	r2, pc, #4	; (adr r2, 8001298 <GPIOConfigurePin+0x114>)
 8001294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001298:	080012b9 	.word	0x080012b9
 800129c:	0800130b 	.word	0x0800130b
 80012a0:	0800135b 	.word	0x0800135b
 80012a4:	08001371 	.word	0x08001371
 80012a8:	08001387 	.word	0x08001387
 80012ac:	0800139d 	.word	0x0800139d
 80012b0:	080013b3 	.word	0x080013b3
 80012b4:	08001421 	.word	0x08001421
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	68ba      	ldr	r2, [r7, #8]
 80012be:	0052      	lsls	r2, r2, #1
 80012c0:	2101      	movs	r1, #1
 80012c2:	fa01 f202 	lsl.w	r2, r1, r2
 80012c6:	431a      	orrs	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2101      	movs	r1, #1
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	fa01 f202 	lsl.w	r2, r1, r2
 80012d8:	43d2      	mvns	r2, r2
 80012da:	401a      	ands	r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	0052      	lsls	r2, r2, #1
 80012e8:	2103      	movs	r1, #3
 80012ea:	fa01 f202 	lsl.w	r2, r1, r2
 80012ee:	431a      	orrs	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	2103      	movs	r1, #3
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001300:	43d2      	mvns	r2, r2
 8001302:	401a      	ands	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	60da      	str	r2, [r3, #12]
    break;
 8001308:	e0b2      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	0052      	lsls	r2, r2, #1
 8001312:	2101      	movs	r1, #1
 8001314:	fa01 f202 	lsl.w	r2, r1, r2
 8001318:	431a      	orrs	r2, r3
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2101      	movs	r1, #1
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	fa01 f202 	lsl.w	r2, r1, r2
 800132a:	431a      	orrs	r2, r3
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	68ba      	ldr	r2, [r7, #8]
 8001336:	0052      	lsls	r2, r2, #1
 8001338:	2103      	movs	r1, #3
 800133a:	fa01 f202 	lsl.w	r2, r1, r2
 800133e:	431a      	orrs	r2, r3
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	2103      	movs	r1, #3
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	fa01 f202 	lsl.w	r2, r1, r2
 8001350:	43d2      	mvns	r2, r2
 8001352:	401a      	ands	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	60da      	str	r2, [r3, #12]
    break;
 8001358:	e08a      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	0052      	lsls	r2, r2, #1
 8001362:	2103      	movs	r1, #3
 8001364:	fa01 f202 	lsl.w	r2, r1, r2
 8001368:	431a      	orrs	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	601a      	str	r2, [r3, #0]
    break;
 800136e:	e07f      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	2103      	movs	r1, #3
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	fa01 f202 	lsl.w	r2, r1, r2
 800137c:	43d2      	mvns	r2, r2
 800137e:	401a      	ands	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	60da      	str	r2, [r3, #12]
    break;
 8001384:	e074      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2101      	movs	r1, #1
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	fa01 f202 	lsl.w	r2, r1, r2
 8001392:	43d2      	mvns	r2, r2
 8001394:	431a      	orrs	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	60da      	str	r2, [r3, #12]
    break;
 800139a:	e069      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	2102      	movs	r1, #2
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	fa01 f202 	lsl.w	r2, r1, r2
 80013a8:	43d2      	mvns	r2, r2
 80013aa:	431a      	orrs	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	60da      	str	r2, [r3, #12]
    break;
 80013b0:	e05e      	b.n	8001470 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	0052      	lsls	r2, r2, #1
 80013ba:	2102      	movs	r1, #2
 80013bc:	fa01 f202 	lsl.w	r2, r1, r2
 80013c0:	431a      	orrs	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2101      	movs	r1, #1
 80013cc:	68ba      	ldr	r2, [r7, #8]
 80013ce:	fa01 f202 	lsl.w	r2, r1, r2
 80013d2:	43d2      	mvns	r2, r2
 80013d4:	401a      	ands	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	0052      	lsls	r2, r2, #1
 80013e2:	2103      	movs	r1, #3
 80013e4:	fa01 f202 	lsl.w	r2, r1, r2
 80013e8:	431a      	orrs	r2, r3
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	2103      	movs	r1, #3
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	fa01 f202 	lsl.w	r2, r1, r2
 80013fa:	43d2      	mvns	r2, r2
 80013fc:	401a      	ands	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	60da      	str	r2, [r3, #12]
    break;
 8001402:	e035      	b.n	8001470 <GPIOConfigurePin+0x2ec>
 8001404:	40020800 	.word	0x40020800
 8001408:	40020000 	.word	0x40020000
 800140c:	40020400 	.word	0x40020400
 8001410:	40021000 	.word	0x40021000
 8001414:	40021c00 	.word	0x40021c00
 8001418:	40020c00 	.word	0x40020c00
 800141c:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	0052      	lsls	r2, r2, #1
 8001428:	2102      	movs	r1, #2
 800142a:	fa01 f202 	lsl.w	r2, r1, r2
 800142e:	431a      	orrs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2101      	movs	r1, #1
 800143a:	68ba      	ldr	r2, [r7, #8]
 800143c:	fa01 f202 	lsl.w	r2, r1, r2
 8001440:	431a      	orrs	r2, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	0052      	lsls	r2, r2, #1
 800144e:	2103      	movs	r1, #3
 8001450:	fa01 f202 	lsl.w	r2, r1, r2
 8001454:	431a      	orrs	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	2103      	movs	r1, #3
 8001460:	68ba      	ldr	r2, [r7, #8]
 8001462:	fa01 f202 	lsl.w	r2, r1, r2
 8001466:	43d2      	mvns	r2, r2
 8001468:	401a      	ands	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	60da      	str	r2, [r3, #12]
    break;
 800146e:	bf00      	nop


}
    return true;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	371c      	adds	r7, #28
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop

08001480 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 8001480:	b480      	push	{r7}
 8001482:	b087      	sub	sp, #28
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	2b07      	cmp	r3, #7
 8001490:	bf8c      	ite	hi
 8001492:	2301      	movhi	r3, #1
 8001494:	2300      	movls	r3, #0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 800149a:	7dfa      	ldrb	r2, [r7, #23]
 800149c:	7df9      	ldrb	r1, [r7, #23]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3108      	adds	r1, #8
 80014a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80014a6:	68b9      	ldr	r1, [r7, #8]
 80014a8:	f001 0107 	and.w	r1, r1, #7
 80014ac:	0089      	lsls	r1, r1, #2
 80014ae:	200f      	movs	r0, #15
 80014b0:	fa00 f101 	lsl.w	r1, r0, r1
 80014b4:	43c9      	mvns	r1, r1
 80014b6:	4019      	ands	r1, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	3208      	adds	r2, #8
 80014bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 80014c0:	7dfa      	ldrb	r2, [r7, #23]
 80014c2:	7df9      	ldrb	r1, [r7, #23]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3108      	adds	r1, #8
 80014c8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f003 000f 	and.w	r0, r3, #15
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	f003 0307 	and.w	r3, r3, #7
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	fa00 f303 	lsl.w	r3, r0, r3
 80014de:	4319      	orrs	r1, r3
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	3208      	adds	r2, #8
 80014e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 80014e8:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 80014ea:	4618      	mov	r0, r3
 80014ec:	371c      	adds	r7, #28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <GPIOWrite>:
	}

}

void GPIOWrite(GPIO_TypeDef *gpio, uint32_t bitNumber,bool state) // funkce pro zapsani hodnoty na výstupu ODR pro bit na zadaném místì
{ // BSRR je registr kter nastavi natvrdo hodnotu na registru ODR, máme celkem 16 výstupù, BSRR má 32 výstupù, s tím že pokud dám jednièku na nìkterý ze spodních 16, øíkám tím nastav jedna na konkrétní bit(0-16) a pokud dám jednièku na nìkterý z horních 16 bitù BSRR, tak vlastnì øíkám, nastav nulu na konkrétním bitu (0-16)
 80014f6:	b480      	push	{r7}
 80014f8:	b085      	sub	sp, #20
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	4613      	mov	r3, r2
 8001502:	71fb      	strb	r3, [r7, #7]
 if(state) // pokud chci zapsat jednicku
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d007      	beq.n	800151a <GPIOWrite+0x24>
 {
	gpio -> BSRR = (0x01<<bitNumber); // zapis ji do spodni poloviny BSRR na místo (0-16)
 800150a:	2201      	movs	r2, #1
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	461a      	mov	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	619a      	str	r2, [r3, #24]
 }else // pokud ne
 {
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 }
}
 8001518:	e007      	b.n	800152a <GPIOWrite+0x34>
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 800151a:	2201      	movs	r2, #1
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	461a      	mov	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	619a      	str	r2, [r3, #24]
}
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800153c:	4a16      	ldr	r2, [pc, #88]	; (8001598 <SystemInit+0x60>)
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <SystemInit+0x60>)
 8001540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800154c:	4a13      	ldr	r2, [pc, #76]	; (800159c <SystemInit+0x64>)
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <SystemInit+0x64>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f043 0301 	orr.w	r3, r3, #1
 8001556:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <SystemInit+0x64>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800155e:	4a0f      	ldr	r2, [pc, #60]	; (800159c <SystemInit+0x64>)
 8001560:	4b0e      	ldr	r3, [pc, #56]	; (800159c <SystemInit+0x64>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800156c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <SystemInit+0x64>)
 8001570:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <SystemInit+0x68>)
 8001572:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001574:	4a09      	ldr	r2, [pc, #36]	; (800159c <SystemInit+0x64>)
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <SystemInit+0x64>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800157e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <SystemInit+0x64>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001586:	4b04      	ldr	r3, [pc, #16]	; (8001598 <SystemInit+0x60>)
 8001588:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800158c:	609a      	str	r2, [r3, #8]
#endif
}
 800158e:	bf00      	nop
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00
 800159c:	40023800 	.word	0x40023800
 80015a0:	24003010 	.word	0x24003010

080015a4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b087      	sub	sp, #28
 80015a8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	2302      	movs	r3, #2
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	2300      	movs	r3, #0
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	2302      	movs	r3, #2
 80015bc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80015be:	4b31      	ldr	r3, [pc, #196]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d007      	beq.n	80015de <SystemCoreClockUpdate+0x3a>
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d009      	beq.n	80015e6 <SystemCoreClockUpdate+0x42>
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d13d      	bne.n	8001652 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80015d6:	4b2c      	ldr	r3, [pc, #176]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 80015d8:	4a2c      	ldr	r2, [pc, #176]	; (800168c <SystemCoreClockUpdate+0xe8>)
 80015da:	601a      	str	r2, [r3, #0]
      break;
 80015dc:	e03d      	b.n	800165a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80015de:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 80015e0:	4a2b      	ldr	r2, [pc, #172]	; (8001690 <SystemCoreClockUpdate+0xec>)
 80015e2:	601a      	str	r2, [r3, #0]
      break;
 80015e4:	e039      	b.n	800165a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80015e6:	4b27      	ldr	r3, [pc, #156]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	0d9b      	lsrs	r3, r3, #22
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015f2:	4b24      	ldr	r3, [pc, #144]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015fa:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00c      	beq.n	800161c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001602:	4a23      	ldr	r2, [pc, #140]	; (8001690 <SystemCoreClockUpdate+0xec>)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	fbb2 f3f3 	udiv	r3, r2, r3
 800160a:	4a1e      	ldr	r2, [pc, #120]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 800160c:	6852      	ldr	r2, [r2, #4]
 800160e:	0992      	lsrs	r2, r2, #6
 8001610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001614:	fb02 f303 	mul.w	r3, r2, r3
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	e00b      	b.n	8001634 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800161c:	4a1b      	ldr	r2, [pc, #108]	; (800168c <SystemCoreClockUpdate+0xe8>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	4a17      	ldr	r2, [pc, #92]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 8001626:	6852      	ldr	r2, [r2, #4]
 8001628:	0992      	lsrs	r2, r2, #6
 800162a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800162e:	fb02 f303 	mul.w	r3, r2, r3
 8001632:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001634:	4b13      	ldr	r3, [pc, #76]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	0c1b      	lsrs	r3, r3, #16
 800163a:	f003 0303 	and.w	r3, r3, #3
 800163e:	3301      	adds	r3, #1
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	fbb2 f3f3 	udiv	r3, r2, r3
 800164c:	4a0e      	ldr	r2, [pc, #56]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 800164e:	6013      	str	r3, [r2, #0]
      break;
 8001650:	e003      	b.n	800165a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8001652:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 8001654:	4a0d      	ldr	r2, [pc, #52]	; (800168c <SystemCoreClockUpdate+0xe8>)
 8001656:	601a      	str	r2, [r3, #0]
      break;
 8001658:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <SystemCoreClockUpdate+0xe0>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	091b      	lsrs	r3, r3, #4
 8001660:	f003 030f 	and.w	r3, r3, #15
 8001664:	4a0b      	ldr	r2, [pc, #44]	; (8001694 <SystemCoreClockUpdate+0xf0>)
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800166a:	4b07      	ldr	r3, [pc, #28]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	fa22 f303 	lsr.w	r3, r2, r3
 8001674:	4a04      	ldr	r2, [pc, #16]	; (8001688 <SystemCoreClockUpdate+0xe4>)
 8001676:	6013      	str	r3, [r2, #0]
}
 8001678:	bf00      	nop
 800167a:	371c      	adds	r7, #28
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	40023800 	.word	0x40023800
 8001688:	20000404 	.word	0x20000404
 800168c:	00f42400 	.word	0x00f42400
 8001690:	017d7840 	.word	0x017d7840
 8001694:	0800170c 	.word	0x0800170c

08001698 <__libc_init_array>:
 8001698:	b570      	push	{r4, r5, r6, lr}
 800169a:	4e0d      	ldr	r6, [pc, #52]	; (80016d0 <__libc_init_array+0x38>)
 800169c:	4c0d      	ldr	r4, [pc, #52]	; (80016d4 <__libc_init_array+0x3c>)
 800169e:	1ba4      	subs	r4, r4, r6
 80016a0:	10a4      	asrs	r4, r4, #2
 80016a2:	2500      	movs	r5, #0
 80016a4:	42a5      	cmp	r5, r4
 80016a6:	d109      	bne.n	80016bc <__libc_init_array+0x24>
 80016a8:	4e0b      	ldr	r6, [pc, #44]	; (80016d8 <__libc_init_array+0x40>)
 80016aa:	4c0c      	ldr	r4, [pc, #48]	; (80016dc <__libc_init_array+0x44>)
 80016ac:	f000 f818 	bl	80016e0 <_init>
 80016b0:	1ba4      	subs	r4, r4, r6
 80016b2:	10a4      	asrs	r4, r4, #2
 80016b4:	2500      	movs	r5, #0
 80016b6:	42a5      	cmp	r5, r4
 80016b8:	d105      	bne.n	80016c6 <__libc_init_array+0x2e>
 80016ba:	bd70      	pop	{r4, r5, r6, pc}
 80016bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016c0:	4798      	blx	r3
 80016c2:	3501      	adds	r5, #1
 80016c4:	e7ee      	b.n	80016a4 <__libc_init_array+0xc>
 80016c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016ca:	4798      	blx	r3
 80016cc:	3501      	adds	r5, #1
 80016ce:	e7f2      	b.n	80016b6 <__libc_init_array+0x1e>
 80016d0:	0800171c 	.word	0x0800171c
 80016d4:	0800171c 	.word	0x0800171c
 80016d8:	0800171c 	.word	0x0800171c
 80016dc:	08001720 	.word	0x08001720

080016e0 <_init>:
 80016e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e2:	bf00      	nop
 80016e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016e6:	bc08      	pop	{r3}
 80016e8:	469e      	mov	lr, r3
 80016ea:	4770      	bx	lr

080016ec <_fini>:
 80016ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ee:	bf00      	nop
 80016f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016f2:	bc08      	pop	{r3}
 80016f4:	469e      	mov	lr, r3
 80016f6:	4770      	bx	lr
