
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000598                       # Number of seconds simulated
sim_ticks                                   598460000                       # Number of ticks simulated
final_tick                                  598460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84123                       # Simulator instruction rate (inst/s)
host_op_rate                                   158340                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116304353                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707684                       # Number of bytes of host memory used
host_seconds                                     5.15                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              141440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106496                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1664                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              546                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2210                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          177950072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58389867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              236339939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     177950072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         177950072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         177950072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58389867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             236339939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1664.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4476                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2210                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  141440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   141440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      598367000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2210                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1575                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      525                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       92                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          493                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     282.612576                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    180.398919                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    281.520707                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           168     34.08%     34.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          134     27.18%     61.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59     11.97%     73.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      6.69%     79.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.48%     85.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      4.46%     89.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      2.23%     92.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      2.23%     94.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           493                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        34944                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 177950071.851084440947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 58389867.326137088239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1664                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          546                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     61463750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24300250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36937.35                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     44505.95                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      44326500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 85764000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11050000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20057.24                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38807.24                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        236.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     236.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.85                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.85                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1709                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.33                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      270754.30                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.33                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2206260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9660420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              22252800                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1785600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        117082560                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         42059520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          48967440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               277740405                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             464.091844                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             544767750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3282500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     178720250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    109529500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36363000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    256784750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1370880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6118980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              16460460                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2062560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        112130970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         50625120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          49647780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               271713720                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             454.021522                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             556946500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3989000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     179255500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    131828500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       23694750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    245912250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  164344                       # Number of BP lookups
system.cpu.branchPred.condPredicted            164344                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24702                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85631                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   55503                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10121                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30770                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            54861                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11537                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      161289                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      118603                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           929                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           187                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      137708                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           280                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       598460000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1196921                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             127291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         830436                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      164344                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              86273                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        968443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   50180                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1533                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    137550                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1122576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.455857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.849424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   265753     23.67%     23.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    79336      7.07%     30.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   777487     69.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1122576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137306                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.693810                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   191372                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                122136                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    732842                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 51136                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25090                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1444875                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 84986                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25090                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   284803                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   32083                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1544                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    688560                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90496                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1357274                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 42531                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    49                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  35545                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  33624                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              360                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1267445                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3234527                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2330581                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4125                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   511119                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75532                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               231008                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              143772                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             21344                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7374                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1270659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 743                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    979252                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             55384                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          456642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       795129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            727                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1122576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.872326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.762528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              407171     36.27%     36.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              451558     40.23%     76.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              263847     23.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1122576                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  329059     81.57%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    222      0.06%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     81.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.01%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52892     13.11%     94.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21177      5.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6953      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                672729     68.70%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.01%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  818      0.08%     69.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  286      0.03%     69.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 280      0.03%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               174331     17.80%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              121260     12.38%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1070      0.11%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            574      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 979252                       # Type of FU issued
system.cpu.iq.rate                           0.818143                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      403390                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.411937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3533367                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1723438                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       915053                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6487                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4914                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2729                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1372373                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3316                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            51985                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        94544                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        31416                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25090                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   15831                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4314                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1271402                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23040                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                231008                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               143772                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                274                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     89                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4153                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            312                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10573                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        15677                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                26250                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                926334                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                161208                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52918                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       279767                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    82296                       # Number of branches executed
system.cpu.iew.exec_stores                     118559                       # Number of stores executed
system.cpu.iew.exec_rate                     0.773931                       # Inst execution rate
system.cpu.iew.wb_sent                         920228                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        917782                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    632753                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1104771                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.766786                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.572746                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          413234                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             24823                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1084183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.751496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.868926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       577485     53.26%     53.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       198637     18.32%     71.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308061     28.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1084183                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                308061                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2004115                       # The number of ROB reads
system.cpu.rob.rob_writes                     2494427                       # The number of ROB writes
system.cpu.timesIdled                             850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           74345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.765114                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.765114                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.361649                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.361649                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1586607                       # number of integer regfile reads
system.cpu.int_regfile_writes                  702052                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3335                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1923                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    183284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   152628                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  429335                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.813144                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              220513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               748                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.803476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.813144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1766748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1766748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       107743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          107743                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       112022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112022                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       219765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           219765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       219765                       # number of overall hits
system.cpu.dcache.overall_hits::total          219765                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          624                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           624                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          985                       # number of overall misses
system.cpu.dcache.overall_misses::total           985                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     38965500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     38965500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32741500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32741500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     71707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     71707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     71707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     71707000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       108367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       108367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       220750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       220750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       220750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       220750                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005758                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003212                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004462                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004462                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62444.711538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62444.711538                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90696.675900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90696.675900                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72798.984772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72798.984772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72798.984772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72798.984772                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          431                       # number of writebacks
system.cpu.dcache.writebacks::total               431                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31039500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53828000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53828000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003388                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58133.928571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58133.928571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87189.606742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87189.606742                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71962.566845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71962.566845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71962.566845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71962.566845                       # average overall mshr miss latency
system.cpu.dcache.replacements                    620                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.647929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              137003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.971518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.647929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1102647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1102647                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       134756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          134756                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       134756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           134756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       134756                       # number of overall hits
system.cpu.icache.overall_hits::total          134756                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2794                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2794                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2794                       # number of overall misses
system.cpu.icache.overall_misses::total          2794                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182043000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182043000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    182043000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182043000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182043000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182043000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       137550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       137550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       137550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       137550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       137550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       137550                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020313                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020313                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020313                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020313                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020313                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020313                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65154.974946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65154.974946                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65154.974946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65154.974946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65154.974946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65154.974946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          719                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          546                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          546                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          546                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2248                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2248                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150925000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150925000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016343                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67137.455516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67137.455516                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67137.455516                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67137.455516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67137.455516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67137.455516                       # average overall mshr miss latency
system.cpu.icache.replacements                   1735                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5351                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2638                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           431                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1932                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                357                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               357                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2639                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6227                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2116                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8343                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       143616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        75456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   219072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                11                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3004                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009654                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.097795                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2975     99.03%     99.03% # Request fanout histogram
system.l2bus.snoop_fanout::1                       29      0.97%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3004                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3537500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5618498                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1870998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1739.664247                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3423                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2210                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.548869                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1280.871551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   458.792696                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.312713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.112010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.424723                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2202                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2076                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.537598                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                29602                       # Number of tag accesses
system.l2cache.tags.data_accesses               29602                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          431                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          431                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           26                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               26                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          580                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          756                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             580                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             202                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 782                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            580                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            202                       # number of overall hits
system.l2cache.overall_hits::total                782                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          331                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            331                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1665                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1880                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1665                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           546                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2211                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1665                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          546                       # number of overall misses
system.l2cache.overall_misses::total             2211                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     30326500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     30326500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141696000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     20292000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161988000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    141696000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     50618500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    192314500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141696000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     50618500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    192314500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          431                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          431                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          357                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          357                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2245                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2636                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2245                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          748                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2993                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2245                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          748                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2993                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.927171                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.927171                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.741648                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.549872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.713202                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.741648                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.729947                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.738724                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.741648                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.729947                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.738724                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 91620.845921                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 91620.845921                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85102.702703                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 94381.395349                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86163.829787                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85102.702703                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 92707.875458                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86980.777929                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85102.702703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 92707.875458                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86980.777929                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          331                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1665                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1880                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1665                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          546                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2211                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1665                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          546                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2211                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29664500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29664500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    138368000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19862000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    158230000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    138368000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49526500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    187894500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    138368000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49526500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    187894500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.927171                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.927171                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.741648                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.549872                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.713202                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.741648                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.729947                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.738724                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.741648                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.729947                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.738724                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 89620.845921                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 89620.845921                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83103.903904                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92381.395349                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84164.893617                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83103.903904                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 90707.875458                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84981.682497                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83103.903904                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 90707.875458                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84981.682497                       # average overall mshr miss latency
system.l2cache.replacements                         8                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2218                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1879                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 8                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                331                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               331                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1879                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4428                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       141440                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2210                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2210    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2210                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1109000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5525000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1741.321344                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2210                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2210                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1282.517404                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   458.803939                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.039139                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.053141                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2210                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2084                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067444                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37570                       # Number of tag accesses
system.l3cache.tags.data_accesses               37570                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          331                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            331                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1664                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          215                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1879                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1664                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           546                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2210                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1664                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          546                       # number of overall misses
system.l3cache.overall_misses::total             2210                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     26685500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26685500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    123392000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     17927000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    141319000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    123392000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     44612500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    168004500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    123392000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     44612500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    168004500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          331                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          331                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1664                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1879                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1664                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2210                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1664                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2210                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 80620.845921                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 80620.845921                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74153.846154                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 83381.395349                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75209.686003                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74153.846154                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 81707.875458                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76020.135747                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74153.846154                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 81707.875458                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76020.135747                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          331                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          331                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1664                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          215                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1879                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1664                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          546                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2210                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1664                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          546                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2210                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     26023500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     26023500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120064000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17497000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    137561000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    120064000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     43520500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    163584500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    120064000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     43520500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    163584500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78620.845921                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 78620.845921                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72153.846154                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81381.395349                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73209.686003                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72153.846154                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 79707.875458                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74020.135747                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72153.846154                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 79707.875458                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74020.135747                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    598460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1879                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1879                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       141440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       141440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  141440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2210                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1105000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5995500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
