* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Mar 24 2020 18:54:38

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart.n38
T_2_20_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g1_4
T_2_20_wire_logic_cluster/lc_6/in_3

End 

Net : uart.r_Clock_Count_20
T_1_20_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g0_4
T_2_20_wire_logic_cluster/lc_4/in_0

T_1_20_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g3_4
T_1_20_wire_logic_cluster/lc_4/in_1

End 

Net : uart.r_Clock_Count_30
T_1_21_wire_logic_cluster/lc_6/out
T_2_20_lc_trk_g2_6
T_2_20_wire_logic_cluster/lc_0/in_0

T_1_21_wire_logic_cluster/lc_6/out
T_1_21_lc_trk_g1_6
T_1_21_wire_logic_cluster/lc_6/in_1

End 

Net : uart.n46
T_2_20_wire_logic_cluster/lc_6/out
T_2_18_sp4_v_t_41
T_2_19_lc_trk_g2_1
T_2_19_wire_logic_cluster/lc_3/in_0

End 

Net : uart.n39
T_2_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g2_0
T_2_20_wire_logic_cluster/lc_6/in_0

End 

Net : r_SM_Main_2_N_233_1
T_2_19_wire_logic_cluster/lc_3/out
T_2_19_sp4_h_l_11
T_4_19_lc_trk_g3_6
T_4_19_wire_logic_cluster/lc_6/in_3

T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_7/in_3

T_2_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_0/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_0/in_0

T_2_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_1/in_3

End 

Net : n2308_cascade_
T_4_19_wire_logic_cluster/lc_6/ltout
T_4_19_wire_logic_cluster/lc_7/in_2

End 

Net : uart.n2310
T_4_19_wire_logic_cluster/lc_7/out
T_3_19_sp4_h_l_6
T_0_19_span4_horz_30
T_3_19_sp4_h_l_9
T_5_19_lc_trk_g2_4
T_5_19_wire_logic_cluster/lc_5/s_r

T_4_19_wire_logic_cluster/lc_7/out
T_4_16_sp4_v_t_38
T_0_20_span4_horz_8
T_3_20_lc_trk_g3_5
T_3_20_wire_logic_cluster/lc_5/s_r

End 

Net : uart.r_Clock_Count_24
T_1_21_wire_logic_cluster/lc_0/out
T_2_19_sp4_v_t_44
T_2_20_lc_trk_g2_4
T_2_20_input_2_0
T_2_20_wire_logic_cluster/lc_0/in_2

T_1_21_wire_logic_cluster/lc_0/out
T_1_21_lc_trk_g3_0
T_1_21_wire_logic_cluster/lc_0/in_1

End 

Net : uart.n40
T_2_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g0_3
T_2_20_wire_logic_cluster/lc_6/in_1

End 

Net : uart.r_Clock_Count_28
T_1_21_wire_logic_cluster/lc_4/out
T_2_20_lc_trk_g3_4
T_2_20_wire_logic_cluster/lc_0/in_1

T_1_21_wire_logic_cluster/lc_4/out
T_1_21_lc_trk_g3_4
T_1_21_wire_logic_cluster/lc_4/in_1

End 

Net : uart.r_Clock_Count_11
T_1_19_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g2_3
T_2_20_wire_logic_cluster/lc_3/in_0

T_1_19_wire_logic_cluster/lc_3/out
T_1_19_lc_trk_g1_3
T_1_19_wire_logic_cluster/lc_3/in_1

End 

Net : uart.r_Clock_Count_15
T_1_19_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g2_7
T_2_20_wire_logic_cluster/lc_4/in_1

T_1_19_wire_logic_cluster/lc_7/out
T_1_19_lc_trk_g3_7
T_1_19_wire_logic_cluster/lc_7/in_1

End 

Net : uart.r_Clock_Count_25
T_1_21_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g3_1
T_2_20_input_2_4
T_2_20_wire_logic_cluster/lc_4/in_2

T_1_21_wire_logic_cluster/lc_1/out
T_1_21_lc_trk_g3_1
T_1_21_wire_logic_cluster/lc_1/in_1

End 

Net : uart.r_Clock_Count_21
T_1_20_wire_logic_cluster/lc_5/out
T_2_20_lc_trk_g1_5
T_2_20_wire_logic_cluster/lc_3/in_1

T_1_20_wire_logic_cluster/lc_5/out
T_1_20_lc_trk_g1_5
T_1_20_wire_logic_cluster/lc_5/in_1

End 

Net : uart.r_Clock_Count_17
T_1_20_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g0_1
T_2_20_input_2_3
T_2_20_wire_logic_cluster/lc_3/in_2

T_1_20_wire_logic_cluster/lc_1/out
T_1_20_lc_trk_g3_1
T_1_20_wire_logic_cluster/lc_1/in_1

End 

Net : uart.r_Clock_Count_9
T_1_19_wire_logic_cluster/lc_1/out
T_2_20_lc_trk_g2_1
T_2_20_wire_logic_cluster/lc_4/in_3

T_1_19_wire_logic_cluster/lc_1/out
T_1_19_lc_trk_g3_1
T_1_19_wire_logic_cluster/lc_1/in_1

End 

Net : uart.r_Clock_Count_23
T_1_20_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g0_7
T_2_20_wire_logic_cluster/lc_0/in_3

T_1_20_wire_logic_cluster/lc_7/out
T_1_20_lc_trk_g3_7
T_1_20_wire_logic_cluster/lc_7/in_1

End 

Net : uart.r_Clock_Count_18
T_1_20_wire_logic_cluster/lc_2/out
T_2_20_lc_trk_g0_2
T_2_20_wire_logic_cluster/lc_3/in_3

T_1_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g1_2
T_1_20_wire_logic_cluster/lc_2/in_1

End 

Net : uart.n37_cascade_
T_2_20_wire_logic_cluster/lc_5/ltout
T_2_20_wire_logic_cluster/lc_6/in_2

End 

Net : uart.r_Clock_Count_27
T_1_21_wire_logic_cluster/lc_3/out
T_2_18_sp4_v_t_47
T_2_20_lc_trk_g3_2
T_2_20_wire_logic_cluster/lc_5/in_0

T_1_21_wire_logic_cluster/lc_3/out
T_1_21_lc_trk_g1_3
T_1_21_wire_logic_cluster/lc_3/in_1

End 

Net : n2308
T_4_19_wire_logic_cluster/lc_6/out
T_3_19_sp4_h_l_4
T_6_15_sp4_v_t_47
T_5_19_lc_trk_g2_2
T_5_19_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_4_18_sp4_v_t_44
T_3_20_lc_trk_g0_2
T_3_20_wire_logic_cluster/lc_7/cen

T_4_19_wire_logic_cluster/lc_6/out
T_4_19_lc_trk_g1_6
T_4_19_wire_logic_cluster/lc_4/in_3

End 

Net : uart.r_Clock_Count_19
T_1_20_wire_logic_cluster/lc_3/out
T_2_20_lc_trk_g1_3
T_2_20_wire_logic_cluster/lc_5/in_1

T_1_20_wire_logic_cluster/lc_3/out
T_1_20_lc_trk_g1_3
T_1_20_wire_logic_cluster/lc_3/in_1

End 

Net : uart.r_Clock_Count_16
T_1_20_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g1_0
T_2_20_input_2_5
T_2_20_wire_logic_cluster/lc_5/in_2

T_1_20_wire_logic_cluster/lc_0/out
T_1_20_lc_trk_g3_0
T_1_20_wire_logic_cluster/lc_0/in_1

End 

Net : uart.r_Clock_Count_31
T_1_21_wire_logic_cluster/lc_7/out
T_2_20_lc_trk_g3_7
T_2_20_wire_logic_cluster/lc_5/in_3

T_1_21_wire_logic_cluster/lc_7/out
T_1_21_lc_trk_g1_7
T_1_21_wire_logic_cluster/lc_7/in_1

End 

Net : uart.n2162
T_1_21_wire_logic_cluster/lc_6/cout
T_1_21_wire_logic_cluster/lc_7/in_3

End 

Net : n2256
T_1_25_wire_logic_cluster/lc_6/cout
T_1_25_wire_logic_cluster/lc_7/in_3

End 

Net : clk_divider_0
T_1_22_wire_logic_cluster/lc_0/out
T_1_22_lc_trk_g3_0
T_1_22_wire_logic_cluster/lc_0/in_1

T_1_22_wire_logic_cluster/lc_0/out
T_2_21_lc_trk_g2_0
T_2_21_wire_logic_cluster/lc_5/in_1

End 

Net : uart.r_Clock_Count_0
T_1_18_wire_logic_cluster/lc_0/out
T_1_18_lc_trk_g3_0
T_1_18_wire_logic_cluster/lc_0/in_1

T_1_18_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_0/in_1

End 

Net : uart.n45_cascade_
T_2_19_wire_logic_cluster/lc_2/ltout
T_2_19_wire_logic_cluster/lc_3/in_2

End 

Net : uart.r_Clock_Count_14
T_1_19_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g0_6
T_2_19_wire_logic_cluster/lc_5/in_3

T_1_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g1_6
T_1_19_wire_logic_cluster/lc_6/in_1

End 

Net : uart.n34
T_2_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g2_5
T_2_19_wire_logic_cluster/lc_2/in_3

End 

Net : uart.n2006_cascade_
T_2_18_wire_logic_cluster/lc_0/ltout
T_2_18_wire_logic_cluster/lc_1/in_2

End 

Net : uart.r_Clock_Count_2
T_1_18_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_0/in_0

T_1_18_wire_logic_cluster/lc_2/out
T_1_18_lc_trk_g1_2
T_1_18_wire_logic_cluster/lc_2/in_1

End 

Net : uart.n2385
T_2_18_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g1_1
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : uart.r_Clock_Count_8
T_1_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g1_0
T_2_19_input_2_5
T_2_19_wire_logic_cluster/lc_5/in_2

T_1_19_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_0/in_1

End 

Net : n2255
T_1_25_wire_logic_cluster/lc_5/cout
T_1_25_wire_logic_cluster/lc_6/in_3

Net : uart.n2161
T_1_21_wire_logic_cluster/lc_5/cout
T_1_21_wire_logic_cluster/lc_6/in_3

Net : uart.r_Clock_Count_1
T_1_18_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g3_1
T_1_18_wire_logic_cluster/lc_1/in_1

T_1_18_wire_logic_cluster/lc_1/out
T_2_18_lc_trk_g1_1
T_2_18_input_2_0
T_2_18_wire_logic_cluster/lc_0/in_2

End 

Net : clk_divider_1
T_1_22_wire_logic_cluster/lc_1/out
T_1_22_lc_trk_g3_1
T_1_22_wire_logic_cluster/lc_1/in_1

T_1_22_wire_logic_cluster/lc_1/out
T_2_22_lc_trk_g0_1
T_2_22_wire_logic_cluster/lc_2/in_1

End 

Net : uart.r_Clock_Count_3
T_1_18_wire_logic_cluster/lc_3/out
T_2_18_lc_trk_g0_3
T_2_18_wire_logic_cluster/lc_0/in_3

T_1_18_wire_logic_cluster/lc_3/out
T_1_18_lc_trk_g1_3
T_1_18_wire_logic_cluster/lc_3/in_1

End 

Net : uart.n2160
T_1_21_wire_logic_cluster/lc_4/cout
T_1_21_wire_logic_cluster/lc_5/in_3

Net : n2254
T_1_25_wire_logic_cluster/lc_4/cout
T_1_25_wire_logic_cluster/lc_5/in_3

Net : clk_divider_2
T_1_22_wire_logic_cluster/lc_2/out
T_1_22_lc_trk_g1_2
T_1_22_wire_logic_cluster/lc_2/in_1

T_1_22_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g1_2
T_2_22_wire_logic_cluster/lc_2/in_3

End 

Net : uart.r_Clock_Count_26
T_1_21_wire_logic_cluster/lc_2/out
T_0_21_span4_horz_25
T_2_17_sp4_v_t_42
T_2_19_lc_trk_g2_7
T_2_19_input_2_1
T_2_19_wire_logic_cluster/lc_1/in_2

T_1_21_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g1_2
T_1_21_wire_logic_cluster/lc_2/in_1

End 

Net : uart.n42_cascade_
T_2_19_wire_logic_cluster/lc_1/ltout
T_2_19_wire_logic_cluster/lc_2/in_2

End 

Net : clk_divider_31__N_139
T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_sp4_v_t_40
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_2_24_sp4_v_t_45
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_sp4_h_l_5
T_1_22_lc_trk_g1_5
T_1_22_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

T_2_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_45
T_1_23_lc_trk_g3_5
T_1_23_wire_logic_cluster/lc_5/s_r

End 

Net : n44_adj_358
T_2_21_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g3_1
T_2_21_wire_logic_cluster/lc_4/in_0

End 

Net : clk_divider_26
T_1_25_wire_logic_cluster/lc_2/out
T_1_21_sp4_v_t_41
T_2_21_sp4_h_l_4
T_2_21_lc_trk_g0_1
T_2_21_wire_logic_cluster/lc_1/in_0

T_1_25_wire_logic_cluster/lc_2/out
T_1_25_lc_trk_g1_2
T_1_25_wire_logic_cluster/lc_2/in_1

End 

Net : n50
T_2_21_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g1_4
T_2_22_wire_logic_cluster/lc_0/in_1

T_2_21_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g1_4
T_2_22_input_2_7
T_2_22_wire_logic_cluster/lc_7/in_2

End 

Net : n2253
T_1_25_wire_logic_cluster/lc_3/cout
T_1_25_wire_logic_cluster/lc_4/in_3

Net : uart.n2159
T_1_21_wire_logic_cluster/lc_3/cout
T_1_21_wire_logic_cluster/lc_4/in_3

Net : clk_divider_3
T_1_22_wire_logic_cluster/lc_3/out
T_1_22_lc_trk_g1_3
T_1_22_wire_logic_cluster/lc_3/in_1

T_1_22_wire_logic_cluster/lc_3/out
T_2_21_lc_trk_g2_3
T_2_21_input_2_5
T_2_21_wire_logic_cluster/lc_5/in_2

End 

Net : uart.r_Clock_Count_5
T_1_18_wire_logic_cluster/lc_5/out
T_2_18_lc_trk_g0_5
T_2_18_wire_logic_cluster/lc_1/in_0

T_1_18_wire_logic_cluster/lc_5/out
T_1_18_lc_trk_g1_5
T_1_18_wire_logic_cluster/lc_5/in_1

End 

Net : uart.r_Clock_Count_4
T_1_18_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g0_4
T_2_18_wire_logic_cluster/lc_1/in_1

T_1_18_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g3_4
T_1_18_wire_logic_cluster/lc_4/in_1

End 

Net : r_SM_Main_2_N_233_1_cascade_
T_2_19_wire_logic_cluster/lc_3/ltout
T_2_19_wire_logic_cluster/lc_4/in_2

End 

Net : uart.n1796
T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_2_17_sp4_v_t_37
T_0_21_span4_horz_24
T_1_21_lc_trk_g3_5
T_1_21_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g2_4
T_1_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_18_lc_trk_g2_4
T_1_18_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_4/out
T_1_20_lc_trk_g0_4
T_1_20_wire_logic_cluster/lc_5/s_r

End 

Net : clk_divider_23
T_1_24_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_43
T_2_22_sp4_h_l_6
T_2_22_lc_trk_g1_3
T_2_22_input_2_6
T_2_22_wire_logic_cluster/lc_6/in_2

T_1_24_wire_logic_cluster/lc_7/out
T_1_24_lc_trk_g3_7
T_1_24_wire_logic_cluster/lc_7/in_1

End 

Net : n43_adj_359
T_2_22_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g1_6
T_2_21_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divider_17
T_1_24_wire_logic_cluster/lc_1/out
T_1_21_sp4_v_t_42
T_2_21_sp4_h_l_0
T_2_21_lc_trk_g1_5
T_2_21_wire_logic_cluster/lc_1/in_3

T_1_24_wire_logic_cluster/lc_1/out
T_1_24_lc_trk_g3_1
T_1_24_wire_logic_cluster/lc_1/in_1

End 

Net : uart.n2158
T_1_21_wire_logic_cluster/lc_2/cout
T_1_21_wire_logic_cluster/lc_3/in_3

Net : n2252
T_1_25_wire_logic_cluster/lc_2/cout
T_1_25_wire_logic_cluster/lc_3/in_3

Net : clk_divider_4
T_1_22_wire_logic_cluster/lc_4/out
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_4/in_1

T_1_22_wire_logic_cluster/lc_4/out
T_2_18_sp4_v_t_44
T_2_21_lc_trk_g1_4
T_2_21_wire_logic_cluster/lc_5/in_0

End 

Net : clk_divider_22
T_1_24_wire_logic_cluster/lc_6/out
T_1_21_sp4_v_t_36
T_2_21_sp4_h_l_6
T_2_21_lc_trk_g0_3
T_2_21_wire_logic_cluster/lc_2/in_1

T_1_24_wire_logic_cluster/lc_6/out
T_1_24_lc_trk_g1_6
T_1_24_wire_logic_cluster/lc_6/in_1

End 

Net : uart.n1711
T_2_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g0_7
T_3_19_wire_logic_cluster/lc_0/in_3

End 

Net : n41_adj_361
T_2_21_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g3_2
T_2_21_wire_logic_cluster/lc_4/in_3

End 

Net : uart.r_Clock_Count_6
T_1_18_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g0_6
T_2_18_wire_logic_cluster/lc_1/in_3

T_1_18_wire_logic_cluster/lc_6/out
T_1_18_lc_trk_g1_6
T_1_18_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divider_28
T_1_25_wire_logic_cluster/lc_4/out
T_1_21_sp4_v_t_45
T_2_21_sp4_h_l_1
T_2_21_lc_trk_g0_4
T_2_21_input_2_2
T_2_21_wire_logic_cluster/lc_2/in_2

T_1_25_wire_logic_cluster/lc_4/out
T_1_25_lc_trk_g3_4
T_1_25_wire_logic_cluster/lc_4/in_1

End 

Net : uart.n2157
T_1_21_wire_logic_cluster/lc_1/cout
T_1_21_wire_logic_cluster/lc_2/in_3

Net : n2251
T_1_25_wire_logic_cluster/lc_1/cout
T_1_25_wire_logic_cluster/lc_2/in_3

Net : clk_divider_5
T_1_22_wire_logic_cluster/lc_5/out
T_1_22_lc_trk_g3_5
T_1_22_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g1_5
T_2_22_wire_logic_cluster/lc_4/in_0

End 

Net : uart.r_Clock_Count_10
T_1_19_wire_logic_cluster/lc_2/out
T_2_19_lc_trk_g1_2
T_2_19_wire_logic_cluster/lc_1/in_0

T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g1_2
T_1_19_wire_logic_cluster/lc_2/in_1

End 

Net : uart.r_Clock_Count_29
T_1_21_wire_logic_cluster/lc_5/out
T_2_17_sp4_v_t_46
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_2/in_1

T_1_21_wire_logic_cluster/lc_5/out
T_1_21_lc_trk_g1_5
T_1_21_wire_logic_cluster/lc_5/in_1

End 

Net : uart.r_Clock_Count_22
T_1_20_wire_logic_cluster/lc_6/out
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_1/in_1

T_1_20_wire_logic_cluster/lc_6/out
T_1_20_lc_trk_g1_6
T_1_20_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divider_9
T_1_23_wire_logic_cluster/lc_1/out
T_2_20_sp4_v_t_43
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_1/in_1

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_lc_trk_g3_1
T_1_23_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divider_14
T_1_23_wire_logic_cluster/lc_6/out
T_2_20_sp4_v_t_37
T_2_21_lc_trk_g2_5
T_2_21_input_2_1
T_2_21_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_6/out
T_1_23_lc_trk_g1_6
T_1_23_wire_logic_cluster/lc_6/in_1

End 

Net : n6_adj_324
T_2_22_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_5/in_3

End 

Net : n10
T_2_21_wire_logic_cluster/lc_5/out
T_2_19_sp4_v_t_39
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_0/in_0

T_2_21_wire_logic_cluster/lc_5/out
T_2_19_sp4_v_t_39
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_7/in_3

End 

Net : clk_divider_29
T_1_25_wire_logic_cluster/lc_5/out
T_2_21_sp4_v_t_46
T_2_22_lc_trk_g3_6
T_2_22_wire_logic_cluster/lc_6/in_1

T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g1_5
T_1_25_wire_logic_cluster/lc_5/in_1

End 

Net : n2187
T_2_26_wire_logic_cluster/lc_0/cout
T_2_26_wire_logic_cluster/lc_1/in_3

End 

Net : uart.n2156
T_1_21_wire_logic_cluster/lc_0/cout
T_1_21_wire_logic_cluster/lc_1/in_3

Net : n2250
T_1_25_wire_logic_cluster/lc_0/cout
T_1_25_wire_logic_cluster/lc_1/in_3

Net : uart.r_Clock_Count_13
T_1_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_1/in_3

T_1_19_wire_logic_cluster/lc_5/out
T_1_19_lc_trk_g1_5
T_1_19_wire_logic_cluster/lc_5/in_1

End 

Net : n26
T_2_23_wire_logic_cluster/lc_0/out
T_2_23_lc_trk_g3_0
T_2_23_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divider_6
T_1_22_wire_logic_cluster/lc_6/out
T_1_22_lc_trk_g1_6
T_1_22_wire_logic_cluster/lc_6/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_2_21_lc_trk_g3_6
T_2_21_wire_logic_cluster/lc_2/in_3

End 

Net : clk_divider_21
T_1_24_wire_logic_cluster/lc_5/out
T_2_20_sp4_v_t_46
T_2_21_lc_trk_g2_6
T_2_21_wire_logic_cluster/lc_2/in_0

T_1_24_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g1_5
T_1_24_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divider_16
T_1_24_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_41
T_2_22_lc_trk_g2_1
T_2_22_wire_logic_cluster/lc_6/in_3

T_1_24_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g3_0
T_1_24_wire_logic_cluster/lc_0/in_1

End 

Net : n49
T_3_21_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_0/in_3

T_3_21_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_7/in_0

End 

Net : clk_divider_24
T_1_25_wire_logic_cluster/lc_0/out
T_2_21_sp4_v_t_36
T_2_22_lc_trk_g3_4
T_2_22_input_2_3
T_2_22_wire_logic_cluster/lc_3/in_2

T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g3_0
T_1_25_wire_logic_cluster/lc_0/in_1

End 

Net : n40_adj_362
T_2_22_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g3_3
T_3_21_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_1_25_0_
T_1_25_wire_logic_cluster/carry_in_mux/cout
T_1_25_wire_logic_cluster/lc_0/in_3

Net : bfn_2_26_0_
T_2_26_wire_logic_cluster/carry_in_mux/cout
T_2_26_wire_logic_cluster/lc_0/in_3

Net : bfn_1_21_0_
T_1_21_wire_logic_cluster/carry_in_mux/cout
T_1_21_wire_logic_cluster/lc_0/in_3

Net : n25
T_2_23_wire_logic_cluster/lc_1/out
T_2_23_lc_trk_g3_1
T_2_23_wire_logic_cluster/lc_1/in_1

End 

Net : uart.r_Clock_Count_7
T_1_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_7/in_1

T_1_18_wire_logic_cluster/lc_7/out
T_2_19_lc_trk_g3_7
T_2_19_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divider_7
T_1_22_wire_logic_cluster/lc_7/out
T_1_22_lc_trk_g3_7
T_1_22_wire_logic_cluster/lc_7/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_2_21_sp4_v_t_47
T_3_21_sp4_h_l_10
T_3_21_lc_trk_g0_7
T_3_21_wire_logic_cluster/lc_5/in_0

End 

Net : n2225
T_3_25_wire_logic_cluster/lc_6/cout
T_3_25_wire_logic_cluster/lc_7/in_3

End 

Net : counter_0
T_3_22_wire_logic_cluster/lc_0/out
T_3_22_lc_trk_g3_0
T_3_22_wire_logic_cluster/lc_0/in_1

End 

Net : uart.r_Clock_Count_12
T_1_19_wire_logic_cluster/lc_4/out
T_2_19_lc_trk_g0_4
T_2_19_wire_logic_cluster/lc_2/in_0

T_1_19_wire_logic_cluster/lc_4/out
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divider_18
T_1_24_wire_logic_cluster/lc_2/out
T_2_21_sp4_v_t_45
T_2_22_lc_trk_g2_5
T_2_22_wire_logic_cluster/lc_4/in_3

T_1_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g1_2
T_1_24_wire_logic_cluster/lc_2/in_1

End 

Net : n45_adj_357
T_2_22_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g2_4
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : n24
T_2_23_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g1_2
T_2_23_wire_logic_cluster/lc_2/in_1

End 

Net : n42_adj_360_cascade_
T_2_21_wire_logic_cluster/lc_3/ltout
T_2_21_wire_logic_cluster/lc_4/in_2

End 

Net : clk_divider_30
T_1_25_wire_logic_cluster/lc_6/out
T_2_23_sp4_v_t_40
T_2_19_sp4_v_t_45
T_2_21_lc_trk_g3_0
T_2_21_wire_logic_cluster/lc_3/in_0

T_1_25_wire_logic_cluster/lc_6/out
T_1_25_lc_trk_g1_6
T_1_25_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divider_13
T_1_23_wire_logic_cluster/lc_5/out
T_2_22_lc_trk_g3_5
T_2_22_wire_logic_cluster/lc_6/in_0

T_1_23_wire_logic_cluster/lc_5/out
T_1_23_lc_trk_g1_5
T_1_23_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divider_27
T_1_25_wire_logic_cluster/lc_3/out
T_1_21_sp4_v_t_43
T_2_21_sp4_h_l_11
T_2_21_lc_trk_g0_6
T_2_21_wire_logic_cluster/lc_3/in_1

T_1_25_wire_logic_cluster/lc_3/out
T_1_25_lc_trk_g1_3
T_1_25_wire_logic_cluster/lc_3/in_1

End 

Net : n2224
T_3_25_wire_logic_cluster/lc_5/cout
T_3_25_wire_logic_cluster/lc_6/in_3

Net : counter_1
T_3_22_wire_logic_cluster/lc_1/out
T_3_22_lc_trk_g3_1
T_3_22_wire_logic_cluster/lc_1/in_1

End 

Net : uart.n2428_cascade_
T_4_20_wire_logic_cluster/lc_1/ltout
T_4_20_wire_logic_cluster/lc_2/in_2

End 

Net : uart.n2431
T_4_20_wire_logic_cluster/lc_2/out
T_3_21_lc_trk_g1_2
T_3_21_wire_logic_cluster/lc_0/in_3

End 

Net : uart.o_Tx_Serial_N_312
T_3_21_wire_logic_cluster/lc_0/out
T_2_22_lc_trk_g0_0
T_2_22_wire_logic_cluster/lc_1/in_1

End 

Net : r_Tx_Data_3
T_4_21_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g0_3
T_4_20_wire_logic_cluster/lc_1/in_0

T_4_21_wire_logic_cluster/lc_3/out
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_3/in_3

End 

Net : uart.n3
T_2_22_wire_logic_cluster/lc_1/out
T_2_19_sp12_v_t_22
T_2_31_sp12_v_t_22
T_2_33_lc_trk_g0_5
T_2_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Tx_Data_2
T_4_21_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_1/in_1

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g1_7
T_4_21_wire_logic_cluster/lc_7/in_3

End 

Net : clk_divider_8
T_1_23_wire_logic_cluster/lc_0/out
T_2_22_lc_trk_g3_0
T_2_22_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_lc_trk_g3_0
T_1_23_wire_logic_cluster/lc_0/in_1

End 

Net : n23
T_2_23_wire_logic_cluster/lc_3/out
T_2_23_lc_trk_g1_3
T_2_23_wire_logic_cluster/lc_3/in_1

End 

Net : uart.r_Bit_Index_1
T_5_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g0_1
T_4_20_input_2_1
T_4_20_wire_logic_cluster/lc_1/in_2

T_5_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g1_1
T_4_20_input_2_4
T_4_20_wire_logic_cluster/lc_4/in_2

T_5_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g0_1
T_4_20_wire_logic_cluster/lc_2/in_1

T_5_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g1_1
T_4_20_wire_logic_cluster/lc_5/in_3

T_5_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_42
T_2_20_sp4_h_l_0
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_3/in_1

T_5_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : r_Bit_Index_0
T_4_19_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_4/in_0

T_4_19_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_1/in_3

T_4_19_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_3/in_3

T_4_19_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g0_4
T_4_19_wire_logic_cluster/lc_4/in_0

T_4_19_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g0_4
T_5_19_wire_logic_cluster/lc_1/in_3

T_4_19_wire_logic_cluster/lc_4/out
T_3_20_lc_trk_g0_4
T_3_20_wire_logic_cluster/lc_3/in_3

End 

Net : uart.n2422_cascade_
T_4_20_wire_logic_cluster/lc_4/ltout
T_4_20_wire_logic_cluster/lc_5/in_2

End 

Net : uart.n2425
T_4_20_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g0_5
T_3_21_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_7
T_4_21_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g0_5
T_4_20_wire_logic_cluster/lc_4/in_1

T_4_21_wire_logic_cluster/lc_5/out
T_4_21_lc_trk_g1_5
T_4_21_wire_logic_cluster/lc_5/in_3

End 

Net : clk_divider_15
T_1_23_wire_logic_cluster/lc_7/out
T_2_22_lc_trk_g3_7
T_2_22_wire_logic_cluster/lc_3/in_1

T_1_23_wire_logic_cluster/lc_7/out
T_1_23_lc_trk_g3_7
T_1_23_wire_logic_cluster/lc_7/in_1

End 

Net : n2248
T_1_24_wire_logic_cluster/lc_6/cout
T_1_24_wire_logic_cluster/lc_7/in_3

Net : uart.n2154
T_1_20_wire_logic_cluster/lc_6/cout
T_1_20_wire_logic_cluster/lc_7/in_3

Net : n2185
T_2_25_wire_logic_cluster/lc_6/cout
T_2_25_wire_logic_cluster/lc_7/in_3

Net : counter_8
T_3_23_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_0/in_1

T_3_23_wire_logic_cluster/lc_0/out
T_4_24_lc_trk_g2_0
T_4_24_wire_logic_cluster/lc_3/in_1

End 

Net : counter_2
T_3_22_wire_logic_cluster/lc_2/out
T_3_22_lc_trk_g1_2
T_3_22_wire_logic_cluster/lc_2/in_1

End 

Net : n2223
T_3_25_wire_logic_cluster/lc_4/cout
T_3_25_wire_logic_cluster/lc_5/in_3

Net : clk_divider_11
T_1_23_wire_logic_cluster/lc_3/out
T_2_22_lc_trk_g3_3
T_2_22_wire_logic_cluster/lc_3/in_3

T_1_23_wire_logic_cluster/lc_3/out
T_1_23_lc_trk_g1_3
T_1_23_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divider_10
T_1_23_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g3_2
T_2_22_wire_logic_cluster/lc_4/in_1

T_1_23_wire_logic_cluster/lc_2/out
T_1_23_lc_trk_g1_2
T_1_23_wire_logic_cluster/lc_2/in_1

End 

Net : n22
T_2_23_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g3_4
T_2_23_wire_logic_cluster/lc_4/in_1

End 

Net : r_Tx_Data_6
T_4_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g3_6
T_4_20_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g3_6
T_4_20_wire_logic_cluster/lc_6/in_3

End 

Net : clk_divider_12
T_1_23_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g2_4
T_2_22_input_2_4
T_2_22_wire_logic_cluster/lc_4/in_2

T_1_23_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_wire_logic_cluster/lc_4/in_1

End 

Net : n2184
T_2_25_wire_logic_cluster/lc_5/cout
T_2_25_wire_logic_cluster/lc_6/in_3

Net : n2247
T_1_24_wire_logic_cluster/lc_5/cout
T_1_24_wire_logic_cluster/lc_6/in_3

Net : uart.n2153
T_1_20_wire_logic_cluster/lc_5/cout
T_1_20_wire_logic_cluster/lc_6/in_3

Net : counter_9
T_3_23_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g3_1
T_3_23_wire_logic_cluster/lc_1/in_1

T_3_23_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g2_1
T_4_24_wire_logic_cluster/lc_6/in_3

End 

Net : n2222
T_3_25_wire_logic_cluster/lc_3/cout
T_3_25_wire_logic_cluster/lc_4/in_3

Net : counter_3
T_3_22_wire_logic_cluster/lc_3/out
T_3_22_lc_trk_g1_3
T_3_22_wire_logic_cluster/lc_3/in_1

End 

Net : counter_31__N_172
T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_6/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_0/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_21_sp4_v_t_37
T_0_25_span4_horz_0
T_3_25_lc_trk_g3_5
T_3_25_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g1_4
T_4_23_wire_logic_cluster/lc_1/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g1_4
T_4_23_wire_logic_cluster/lc_7/in_0

T_4_23_wire_logic_cluster/lc_4/out
T_4_22_lc_trk_g0_4
T_4_22_wire_logic_cluster/lc_5/in_3

T_4_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g1_4
T_4_23_wire_logic_cluster/lc_0/in_3

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g0_4
T_5_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_7/in_3

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g2_4
T_3_23_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

T_4_23_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_5/s_r

End 

Net : n44_cascade_
T_4_23_wire_logic_cluster/lc_3/ltout
T_4_23_wire_logic_cluster/lc_4/in_2

End 

Net : n21
T_2_23_wire_logic_cluster/lc_5/out
T_2_23_lc_trk_g1_5
T_2_23_wire_logic_cluster/lc_5/in_1

End 

Net : counter_22
T_3_24_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g0_6
T_4_24_wire_logic_cluster/lc_0/in_0

T_3_24_wire_logic_cluster/lc_6/out
T_3_24_lc_trk_g1_6
T_3_24_wire_logic_cluster/lc_6/in_1

End 

Net : n36
T_4_24_wire_logic_cluster/lc_0/out
T_4_23_lc_trk_g1_0
T_4_23_wire_logic_cluster/lc_3/in_0

End 

Net : counter_20
T_3_24_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g1_4
T_4_24_wire_logic_cluster/lc_5/in_0

T_3_24_wire_logic_cluster/lc_4/out
T_3_24_lc_trk_g3_4
T_3_24_wire_logic_cluster/lc_4/in_1

End 

Net : n37
T_4_24_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g1_5
T_4_23_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divider_20
T_1_24_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_44
T_2_21_lc_trk_g3_4
T_2_21_input_2_3
T_2_21_wire_logic_cluster/lc_3/in_2

T_1_24_wire_logic_cluster/lc_4/out
T_1_24_lc_trk_g3_4
T_1_24_wire_logic_cluster/lc_4/in_1

End 

Net : r_Tx_Data_0
T_4_21_wire_logic_cluster/lc_6/out
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_2/in_0

T_4_21_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g3_6
T_4_21_wire_logic_cluster/lc_6/in_3

End 

Net : counter_30
T_3_25_wire_logic_cluster/lc_6/out
T_4_24_lc_trk_g3_6
T_4_24_wire_logic_cluster/lc_0/in_1

T_3_25_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g1_6
T_3_25_wire_logic_cluster/lc_6/in_1

End 

Net : counter_10
T_3_23_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g2_2
T_4_24_wire_logic_cluster/lc_5/in_1

T_3_23_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g1_2
T_3_23_wire_logic_cluster/lc_2/in_1

End 

Net : n2246
T_1_24_wire_logic_cluster/lc_4/cout
T_1_24_wire_logic_cluster/lc_5/in_3

Net : uart.n2152
T_1_20_wire_logic_cluster/lc_4/cout
T_1_20_wire_logic_cluster/lc_5/in_3

Net : n2183
T_2_25_wire_logic_cluster/lc_4/cout
T_2_25_wire_logic_cluster/lc_5/in_3

Net : counter_19
T_3_24_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g1_3
T_4_24_input_2_0
T_4_24_wire_logic_cluster/lc_0/in_2

T_3_24_wire_logic_cluster/lc_3/out
T_3_24_lc_trk_g1_3
T_3_24_wire_logic_cluster/lc_3/in_1

End 

Net : counter_29
T_3_25_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g2_5
T_4_24_input_2_5
T_4_24_wire_logic_cluster/lc_5/in_2

T_3_25_wire_logic_cluster/lc_5/out
T_3_25_lc_trk_g1_5
T_3_25_wire_logic_cluster/lc_5/in_1

End 

Net : r_Tx_Data_4
T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_5/in_0

T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_0/in_3

End 

Net : clk_divider_19
T_1_24_wire_logic_cluster/lc_3/out
T_2_20_sp4_v_t_42
T_2_21_lc_trk_g2_2
T_2_21_wire_logic_cluster/lc_3/in_3

T_1_24_wire_logic_cluster/lc_3/out
T_1_24_lc_trk_g1_3
T_1_24_wire_logic_cluster/lc_3/in_1

End 

Net : n2221
T_3_25_wire_logic_cluster/lc_2/cout
T_3_25_wire_logic_cluster/lc_3/in_3

Net : counter_4
T_3_22_wire_logic_cluster/lc_4/out
T_3_22_lc_trk_g3_4
T_3_22_wire_logic_cluster/lc_4/in_1

End 

Net : n40
T_4_24_wire_logic_cluster/lc_3/out
T_4_21_sp4_v_t_46
T_4_23_lc_trk_g2_3
T_4_23_wire_logic_cluster/lc_4/in_3

T_4_24_wire_logic_cluster/lc_3/out
T_4_21_sp4_v_t_46
T_4_23_lc_trk_g3_3
T_4_23_input_2_6
T_4_23_wire_logic_cluster/lc_6/in_2

End 

Net : counter_12
T_3_23_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g3_4
T_4_24_wire_logic_cluster/lc_3/in_0

T_3_23_wire_logic_cluster/lc_4/out
T_3_23_lc_trk_g3_4
T_3_23_wire_logic_cluster/lc_4/in_1

End 

Net : n35
T_4_24_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g0_6
T_4_23_wire_logic_cluster/lc_3/in_3

End 

Net : counter_18
T_3_24_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g0_2
T_4_24_wire_logic_cluster/lc_6/in_0

T_3_24_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g1_2
T_3_24_wire_logic_cluster/lc_2/in_1

End 

Net : n20
T_2_23_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g1_6
T_2_23_wire_logic_cluster/lc_6/in_1

End 

Net : counter_26
T_3_25_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g3_2
T_4_24_wire_logic_cluster/lc_0/in_3

T_3_25_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g1_2
T_3_25_wire_logic_cluster/lc_2/in_1

End 

Net : r_Tx_Data_5
T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g3_3
T_4_20_wire_logic_cluster/lc_5/in_1

T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g3_3
T_4_20_wire_logic_cluster/lc_3/in_3

End 

Net : counter_28
T_3_25_wire_logic_cluster/lc_4/out
T_4_24_lc_trk_g2_4
T_4_24_wire_logic_cluster/lc_5/in_3

T_3_25_wire_logic_cluster/lc_4/out
T_3_25_lc_trk_g3_4
T_3_25_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divider_25
T_1_25_wire_logic_cluster/lc_1/out
T_1_21_sp4_v_t_39
T_2_21_sp4_h_l_2
T_3_21_lc_trk_g3_2
T_3_21_input_2_5
T_3_21_wire_logic_cluster/lc_5/in_2

T_1_25_wire_logic_cluster/lc_1/out
T_1_25_lc_trk_g3_1
T_1_25_wire_logic_cluster/lc_1/in_1

End 

Net : counter_27
T_3_25_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g2_3
T_4_24_wire_logic_cluster/lc_6/in_1

T_3_25_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g1_3
T_3_25_wire_logic_cluster/lc_3/in_1

End 

Net : counter_15
T_3_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g2_7
T_4_24_input_2_3
T_4_24_wire_logic_cluster/lc_3/in_2

T_3_23_wire_logic_cluster/lc_7/out
T_3_23_lc_trk_g3_7
T_3_23_wire_logic_cluster/lc_7/in_1

End 

Net : r_Tx_Data_1
T_4_21_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g1_2
T_4_20_wire_logic_cluster/lc_2/in_3

T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g3_2
T_4_21_wire_logic_cluster/lc_2/in_3

End 

Net : uart.n2151
T_1_20_wire_logic_cluster/lc_3/cout
T_1_20_wire_logic_cluster/lc_4/in_3

Net : n2245
T_1_24_wire_logic_cluster/lc_3/cout
T_1_24_wire_logic_cluster/lc_4/in_3

Net : n2182
T_2_25_wire_logic_cluster/lc_3/cout
T_2_25_wire_logic_cluster/lc_4/in_3

Net : counter_11
T_3_23_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_3/in_1

T_3_23_wire_logic_cluster/lc_3/out
T_4_23_lc_trk_g1_3
T_4_23_input_2_2
T_4_23_wire_logic_cluster/lc_2/in_2

End 

Net : n2220
T_3_25_wire_logic_cluster/lc_1/cout
T_3_25_wire_logic_cluster/lc_2/in_3

Net : counter_5
T_3_22_wire_logic_cluster/lc_5/out
T_3_22_lc_trk_g1_5
T_3_22_wire_logic_cluster/lc_5/in_1

End 

Net : counter_25
T_3_25_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_3/in_3

T_3_25_wire_logic_cluster/lc_1/out
T_3_25_lc_trk_g3_1
T_3_25_wire_logic_cluster/lc_1/in_1

End 

Net : n19
T_2_23_wire_logic_cluster/lc_7/out
T_2_23_lc_trk_g3_7
T_2_23_wire_logic_cluster/lc_7/in_1

End 

Net : n39
T_4_24_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g0_4
T_4_23_wire_logic_cluster/lc_4/in_0

T_4_24_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g0_4
T_4_23_wire_logic_cluster/lc_6/in_0

End 

Net : counter_17
T_3_24_wire_logic_cluster/lc_1/out
T_4_24_lc_trk_g1_1
T_4_24_wire_logic_cluster/lc_4/in_0

T_3_24_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g3_1
T_3_24_wire_logic_cluster/lc_1/in_1

End 

Net : n2181
T_2_25_wire_logic_cluster/lc_2/cout
T_2_25_wire_logic_cluster/lc_3/in_3

Net : uart.n2150
T_1_20_wire_logic_cluster/lc_2/cout
T_1_20_wire_logic_cluster/lc_3/in_3

Net : n2244
T_1_24_wire_logic_cluster/lc_2/cout
T_1_24_wire_logic_cluster/lc_3/in_3

Net : n38_cascade_
T_4_23_wire_logic_cluster/lc_2/ltout
T_4_23_wire_logic_cluster/lc_3/in_2

End 

Net : counter_13
T_3_23_wire_logic_cluster/lc_5/out
T_2_23_sp4_h_l_2
T_4_23_lc_trk_g3_7
T_4_23_wire_logic_cluster/lc_2/in_0

T_3_23_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g1_5
T_3_23_wire_logic_cluster/lc_5/in_1

End 

Net : n2219
T_3_25_wire_logic_cluster/lc_0/cout
T_3_25_wire_logic_cluster/lc_1/in_3

Net : counter_6
T_3_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g1_6
T_3_22_wire_logic_cluster/lc_6/in_1

End 

Net : counter_24
T_3_25_wire_logic_cluster/lc_0/out
T_4_24_lc_trk_g3_0
T_4_24_wire_logic_cluster/lc_4/in_1

T_3_25_wire_logic_cluster/lc_0/out
T_3_25_lc_trk_g3_0
T_3_25_wire_logic_cluster/lc_0/in_1

End 

Net : counter_21
T_3_24_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g1_5
T_4_24_input_2_4
T_4_24_wire_logic_cluster/lc_4/in_2

T_3_24_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g1_5
T_3_24_wire_logic_cluster/lc_5/in_1

End 

Net : n2243
T_1_24_wire_logic_cluster/lc_1/cout
T_1_24_wire_logic_cluster/lc_2/in_3

Net : uart.n2149
T_1_20_wire_logic_cluster/lc_1/cout
T_1_20_wire_logic_cluster/lc_2/in_3

Net : n2180
T_2_25_wire_logic_cluster/lc_1/cout
T_2_25_wire_logic_cluster/lc_2/in_3

Net : counter_16
T_3_24_wire_logic_cluster/lc_0/out
T_4_24_lc_trk_g1_0
T_4_24_wire_logic_cluster/lc_4/in_3

T_3_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g3_0
T_3_24_wire_logic_cluster/lc_0/in_1

End 

Net : uart.r_Bit_Index_2
T_3_20_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g2_3
T_4_19_wire_logic_cluster/lc_3/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_0/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_3/in_0

End 

Net : n2002
T_4_19_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_7/in_3

T_4_19_wire_logic_cluster/lc_3/out
T_2_19_sp4_h_l_3
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_7/in_0

End 

Net : counter_7
T_3_22_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g3_7
T_3_22_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_3_25_0_
T_3_25_wire_logic_cluster/carry_in_mux/cout
T_3_25_wire_logic_cluster/lc_0/in_3

Net : uart.n2148
T_1_20_wire_logic_cluster/lc_0/cout
T_1_20_wire_logic_cluster/lc_1/in_3

Net : n2242
T_1_24_wire_logic_cluster/lc_0/cout
T_1_24_wire_logic_cluster/lc_1/in_3

Net : n2179
T_2_25_wire_logic_cluster/lc_0/cout
T_2_25_wire_logic_cluster/lc_1/in_3

Net : n18
T_2_24_wire_logic_cluster/lc_0/out
T_2_24_lc_trk_g3_0
T_2_24_wire_logic_cluster/lc_0/in_1

End 

Net : counter_14
T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g1_6
T_3_23_wire_logic_cluster/lc_6/in_1

T_3_23_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g1_6
T_4_23_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_2_25_0_
T_2_25_wire_logic_cluster/carry_in_mux/cout
T_2_25_wire_logic_cluster/lc_0/in_3

Net : bfn_1_24_0_
T_1_24_wire_logic_cluster/carry_in_mux/cout
T_1_24_wire_logic_cluster/lc_0/in_3

Net : bfn_1_20_0_
T_1_20_wire_logic_cluster/carry_in_mux/cout
T_1_20_wire_logic_cluster/lc_0/in_3

Net : n17
T_2_24_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g3_1
T_2_24_wire_logic_cluster/lc_1/in_1

End 

Net : counter_23
T_3_24_wire_logic_cluster/lc_7/out
T_4_23_lc_trk_g2_7
T_4_23_wire_logic_cluster/lc_2/in_1

T_3_24_wire_logic_cluster/lc_7/out
T_3_24_lc_trk_g3_7
T_3_24_wire_logic_cluster/lc_7/in_1

End 

Net : counter_31
T_3_25_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_42
T_5_23_sp4_h_l_7
T_4_23_lc_trk_g0_7
T_4_23_wire_logic_cluster/lc_4/in_1

T_3_25_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_42
T_5_23_sp4_h_l_7
T_4_23_lc_trk_g0_7
T_4_23_wire_logic_cluster/lc_6/in_1

T_3_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_wire_logic_cluster/lc_7/in_1

End 

Net : n2217
T_3_24_wire_logic_cluster/lc_6/cout
T_3_24_wire_logic_cluster/lc_7/in_3

Net : n16
T_2_24_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g1_2
T_2_24_wire_logic_cluster/lc_2/in_1

End 

Net : r_SM_Main_2
T_2_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_5
T_4_19_lc_trk_g3_0
T_4_19_wire_logic_cluster/lc_6/in_1

T_2_19_wire_logic_cluster/lc_0/out
T_2_20_lc_trk_g0_0
T_2_20_wire_logic_cluster/lc_2/in_0

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_5
T_5_19_sp4_v_t_47
T_4_20_lc_trk_g3_7
T_4_20_wire_logic_cluster/lc_7/in_3

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_4/in_3

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_5
T_3_19_lc_trk_g3_5
T_3_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_sp4_h_l_5
T_3_19_lc_trk_g3_5
T_3_19_wire_logic_cluster/lc_5/s_r

T_2_19_wire_logic_cluster/lc_0/out
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_0/in_3

End 

Net : n2216
T_3_24_wire_logic_cluster/lc_5/cout
T_3_24_wire_logic_cluster/lc_6/in_3

Net : n15
T_2_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g1_3
T_2_24_wire_logic_cluster/lc_3/in_1

End 

Net : n44
T_4_23_wire_logic_cluster/lc_3/out
T_4_23_lc_trk_g0_3
T_4_23_wire_logic_cluster/lc_6/in_3

End 

Net : n2240
T_1_23_wire_logic_cluster/lc_6/cout
T_1_23_wire_logic_cluster/lc_7/in_3

Net : n2177
T_2_24_wire_logic_cluster/lc_6/cout
T_2_24_wire_logic_cluster/lc_7/in_3

Net : uart.n2146
T_1_19_wire_logic_cluster/lc_6/cout
T_1_19_wire_logic_cluster/lc_7/in_3

Net : clk_divider_31
T_1_25_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_39
T_3_22_sp4_h_l_2
T_2_22_lc_trk_g0_2
T_2_22_input_2_0
T_2_22_wire_logic_cluster/lc_0/in_2

T_1_25_wire_logic_cluster/lc_7/out
T_2_22_sp4_v_t_39
T_3_22_sp4_h_l_2
T_2_22_lc_trk_g0_2
T_2_22_wire_logic_cluster/lc_7/in_1

T_1_25_wire_logic_cluster/lc_7/out
T_1_25_lc_trk_g1_7
T_1_25_wire_logic_cluster/lc_7/in_1

End 

Net : n2215
T_3_24_wire_logic_cluster/lc_4/cout
T_3_24_wire_logic_cluster/lc_5/in_3

Net : n14
T_2_24_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g3_4
T_2_24_wire_logic_cluster/lc_4/in_1

End 

Net : n2239
T_1_23_wire_logic_cluster/lc_5/cout
T_1_23_wire_logic_cluster/lc_6/in_3

Net : n2176
T_2_24_wire_logic_cluster/lc_5/cout
T_2_24_wire_logic_cluster/lc_6/in_3

Net : uart.n2145
T_1_19_wire_logic_cluster/lc_5/cout
T_1_19_wire_logic_cluster/lc_6/in_3

Net : uart.n1
T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_26_sp4_v_t_37
T_2_30_sp4_v_t_37
T_2_33_lc_trk_g1_5
T_2_33_wire_io_cluster/io_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_2_18_sp12_v_t_23
T_2_16_sp4_v_t_47
T_1_18_lc_trk_g2_2
T_1_18_wire_logic_cluster/lc_1/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_20_lc_trk_g2_2
T_1_20_wire_logic_cluster/lc_0/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g2_2
T_1_19_wire_logic_cluster/lc_3/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

T_2_20_wire_logic_cluster/lc_2/out
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_2/cen

End 

Net : n2214
T_3_24_wire_logic_cluster/lc_3/cout
T_3_24_wire_logic_cluster/lc_4/in_3

Net : r_SM_Main_0
T_3_19_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g0_0
T_4_19_wire_logic_cluster/lc_6/in_0

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_5
T_2_19_sp4_v_t_46
T_2_22_lc_trk_g0_6
T_2_22_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_5
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g2_0
T_4_20_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_sp4_h_l_5
T_2_19_lc_trk_g0_5
T_2_19_wire_logic_cluster/lc_0/in_1

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g1_0
T_3_19_wire_logic_cluster/lc_1/in_0

T_3_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g1_0
T_3_19_wire_logic_cluster/lc_0/in_1

End 

Net : n13
T_2_24_wire_logic_cluster/lc_5/out
T_2_24_lc_trk_g1_5
T_2_24_wire_logic_cluster/lc_5/in_1

End 

Net : counter_31__N_172_cascade_
T_4_23_wire_logic_cluster/lc_4/ltout
T_4_23_wire_logic_cluster/lc_5/in_2

End 

Net : r_SM_Main_1
T_3_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g1_1
T_4_19_input_2_6
T_4_19_wire_logic_cluster/lc_6/in_2

T_3_19_wire_logic_cluster/lc_1/out
T_4_19_sp4_h_l_2
T_3_19_sp4_v_t_39
T_2_22_lc_trk_g2_7
T_2_22_wire_logic_cluster/lc_1/in_0

T_3_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g1_1
T_4_19_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_4/in_0

T_3_19_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_7/in_0

T_3_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g3_1
T_2_19_wire_logic_cluster/lc_7/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_1/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g0_1
T_4_19_wire_logic_cluster/lc_4/in_1

T_3_19_wire_logic_cluster/lc_1/out
T_2_19_lc_trk_g3_1
T_2_19_input_2_0
T_2_19_wire_logic_cluster/lc_0/in_2

End 

Net : n2175
T_2_24_wire_logic_cluster/lc_4/cout
T_2_24_wire_logic_cluster/lc_5/in_3

Net : n2238
T_1_23_wire_logic_cluster/lc_4/cout
T_1_23_wire_logic_cluster/lc_5/in_3

Net : uart.n2144
T_1_19_wire_logic_cluster/lc_4/cout
T_1_19_wire_logic_cluster/lc_5/in_3

Net : n2213
T_3_24_wire_logic_cluster/lc_2/cout
T_3_24_wire_logic_cluster/lc_3/in_3

Net : n12
T_2_24_wire_logic_cluster/lc_6/out
T_2_24_lc_trk_g1_6
T_2_24_wire_logic_cluster/lc_6/in_1

End 

Net : n2237
T_1_23_wire_logic_cluster/lc_3/cout
T_1_23_wire_logic_cluster/lc_4/in_3

Net : n2174
T_2_24_wire_logic_cluster/lc_3/cout
T_2_24_wire_logic_cluster/lc_4/in_3

Net : uart.n2143
T_1_19_wire_logic_cluster/lc_3/cout
T_1_19_wire_logic_cluster/lc_4/in_3

Net : n2212
T_3_24_wire_logic_cluster/lc_1/cout
T_3_24_wire_logic_cluster/lc_2/in_3

Net : n11
T_2_24_wire_logic_cluster/lc_7/out
T_2_24_lc_trk_g3_7
T_2_24_wire_logic_cluster/lc_7/in_1

End 

Net : n2173
T_2_24_wire_logic_cluster/lc_2/cout
T_2_24_wire_logic_cluster/lc_3/in_3

Net : n2236
T_1_23_wire_logic_cluster/lc_2/cout
T_1_23_wire_logic_cluster/lc_3/in_3

Net : uart.n2142
T_1_19_wire_logic_cluster/lc_2/cout
T_1_19_wire_logic_cluster/lc_3/in_3

Net : n2211
T_3_24_wire_logic_cluster/lc_0/cout
T_3_24_wire_logic_cluster/lc_1/in_3

Net : n2172
T_2_24_wire_logic_cluster/lc_1/cout
T_2_24_wire_logic_cluster/lc_2/in_3

Net : n2235
T_1_23_wire_logic_cluster/lc_1/cout
T_1_23_wire_logic_cluster/lc_2/in_3

Net : uart.n2141
T_1_19_wire_logic_cluster/lc_1/cout
T_1_19_wire_logic_cluster/lc_2/in_3

Net : bfn_3_24_0_
T_3_24_wire_logic_cluster/carry_in_mux/cout
T_3_24_wire_logic_cluster/lc_0/in_3

Net : n1757
T_4_20_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_3/in_0

T_4_20_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_7/in_0

T_4_20_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_3/in_0

T_4_20_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_5/in_0

T_4_20_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_0/in_1

T_4_20_wire_logic_cluster/lc_7/out
T_4_20_lc_trk_g2_7
T_4_20_wire_logic_cluster/lc_6/in_1

T_4_20_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_6/in_1

T_4_20_wire_logic_cluster/lc_7/out
T_4_21_lc_trk_g0_7
T_4_21_wire_logic_cluster/lc_2/in_1

End 

Net : n2234
T_1_23_wire_logic_cluster/lc_0/cout
T_1_23_wire_logic_cluster/lc_1/in_3

Net : n2171
T_2_24_wire_logic_cluster/lc_0/cout
T_2_24_wire_logic_cluster/lc_1/in_3

Net : uart.n2140
T_1_19_wire_logic_cluster/lc_0/cout
T_1_19_wire_logic_cluster/lc_1/in_3

Net : n10_adj_317
T_2_25_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g3_0
T_2_25_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_1_23_0_
T_1_23_wire_logic_cluster/carry_in_mux/cout
T_1_23_wire_logic_cluster/lc_0/in_3

Net : bfn_1_19_0_
T_1_19_wire_logic_cluster/carry_in_mux/cout
T_1_19_wire_logic_cluster/lc_0/in_3

Net : bfn_2_24_0_
T_2_24_wire_logic_cluster/carry_in_mux/cout
T_2_24_wire_logic_cluster/lc_0/in_3

Net : n9
T_2_25_wire_logic_cluster/lc_1/out
T_2_25_lc_trk_g3_1
T_2_25_wire_logic_cluster/lc_1/in_1

End 

Net : n2209
T_3_23_wire_logic_cluster/lc_6/cout
T_3_23_wire_logic_cluster/lc_7/in_3

Net : n8
T_2_25_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g1_2
T_2_25_wire_logic_cluster/lc_2/in_1

End 

Net : n2208
T_3_23_wire_logic_cluster/lc_5/cout
T_3_23_wire_logic_cluster/lc_6/in_3

Net : n7
T_2_25_wire_logic_cluster/lc_3/out
T_2_25_lc_trk_g1_3
T_2_25_wire_logic_cluster/lc_3/in_1

End 

Net : uart.n2138
T_1_18_wire_logic_cluster/lc_6/cout
T_1_18_wire_logic_cluster/lc_7/in_3

Net : n2169
T_2_23_wire_logic_cluster/lc_6/cout
T_2_23_wire_logic_cluster/lc_7/in_3

Net : n2232
T_1_22_wire_logic_cluster/lc_6/cout
T_1_22_wire_logic_cluster/lc_7/in_3

Net : integrator_0
T_5_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g3_0
T_5_23_wire_logic_cluster/lc_0/in_1

T_5_23_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g2_0
T_4_22_wire_logic_cluster/lc_5/in_1

End 

Net : n2194
T_5_23_wire_logic_cluster/lc_6/cout
T_5_23_wire_logic_cluster/lc_7/in_3

End 

Net : n2201
T_3_22_wire_logic_cluster/lc_6/cout
T_3_22_wire_logic_cluster/lc_7/in_3

Net : n2207
T_3_23_wire_logic_cluster/lc_4/cout
T_3_23_wire_logic_cluster/lc_5/in_3

Net : n6
T_2_25_wire_logic_cluster/lc_4/out
T_2_25_lc_trk_g3_4
T_2_25_wire_logic_cluster/lc_4/in_1

End 

Net : n2200
T_3_22_wire_logic_cluster/lc_5/cout
T_3_22_wire_logic_cluster/lc_6/in_3

Net : n2193
T_5_23_wire_logic_cluster/lc_5/cout
T_5_23_wire_logic_cluster/lc_6/in_3

Net : n2231
T_1_22_wire_logic_cluster/lc_5/cout
T_1_22_wire_logic_cluster/lc_6/in_3

Net : n2168
T_2_23_wire_logic_cluster/lc_5/cout
T_2_23_wire_logic_cluster/lc_6/in_3

Net : integrator_1
T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g3_1
T_5_23_wire_logic_cluster/lc_1/in_1

T_5_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g2_1
T_4_23_wire_logic_cluster/lc_0/in_1

End 

Net : uart.n2137
T_1_18_wire_logic_cluster/lc_5/cout
T_1_18_wire_logic_cluster/lc_6/in_3

Net : n2206
T_3_23_wire_logic_cluster/lc_3/cout
T_3_23_wire_logic_cluster/lc_4/in_3

Net : blink_counter_21
T_2_25_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g1_5
T_2_25_wire_logic_cluster/lc_5/in_1

T_2_25_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_42
T_2_27_lc_trk_g0_2
T_2_27_wire_logic_cluster/lc_6/in_0

T_2_25_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_42
T_2_27_lc_trk_g0_2
T_2_27_wire_logic_cluster/lc_0/in_0

End 

Net : uart.n2136
T_1_18_wire_logic_cluster/lc_4/cout
T_1_18_wire_logic_cluster/lc_5/in_3

Net : n2230
T_1_22_wire_logic_cluster/lc_4/cout
T_1_22_wire_logic_cluster/lc_5/in_3

Net : n2167
T_2_23_wire_logic_cluster/lc_4/cout
T_2_23_wire_logic_cluster/lc_5/in_3

Net : integrator_2
T_5_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g1_2
T_5_23_wire_logic_cluster/lc_2/in_1

T_5_23_wire_logic_cluster/lc_2/out
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_1/in_3

End 

Net : n2199
T_3_22_wire_logic_cluster/lc_4/cout
T_3_22_wire_logic_cluster/lc_5/in_3

Net : n2192
T_5_23_wire_logic_cluster/lc_4/cout
T_5_23_wire_logic_cluster/lc_5/in_3

Net : n2205
T_3_23_wire_logic_cluster/lc_2/cout
T_3_23_wire_logic_cluster/lc_3/in_3

Net : blink_counter_22
T_2_25_wire_logic_cluster/lc_6/out
T_2_25_lc_trk_g1_6
T_2_25_wire_logic_cluster/lc_6/in_1

T_2_25_wire_logic_cluster/lc_6/out
T_2_24_sp4_v_t_44
T_2_27_lc_trk_g1_4
T_2_27_wire_logic_cluster/lc_6/in_3

T_2_25_wire_logic_cluster/lc_6/out
T_2_24_sp4_v_t_44
T_2_27_lc_trk_g1_4
T_2_27_wire_logic_cluster/lc_0/in_3

End 

Net : n2166
T_2_23_wire_logic_cluster/lc_3/cout
T_2_23_wire_logic_cluster/lc_4/in_3

Net : integrator_3
T_5_23_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g1_3
T_5_23_wire_logic_cluster/lc_3/in_1

T_5_23_wire_logic_cluster/lc_3/out
T_4_22_lc_trk_g2_3
T_4_22_wire_logic_cluster/lc_6/in_3

End 

Net : uart.n2135
T_1_18_wire_logic_cluster/lc_3/cout
T_1_18_wire_logic_cluster/lc_4/in_3

Net : n2229
T_1_22_wire_logic_cluster/lc_3/cout
T_1_22_wire_logic_cluster/lc_4/in_3

Net : n2191
T_5_23_wire_logic_cluster/lc_3/cout
T_5_23_wire_logic_cluster/lc_4/in_3

Net : n2198
T_3_22_wire_logic_cluster/lc_3/cout
T_3_22_wire_logic_cluster/lc_4/in_3

Net : n2204
T_3_23_wire_logic_cluster/lc_1/cout
T_3_23_wire_logic_cluster/lc_2/in_3

Net : blink_counter_23
T_2_25_wire_logic_cluster/lc_7/out
T_2_25_lc_trk_g3_7
T_2_25_wire_logic_cluster/lc_7/in_1

T_2_25_wire_logic_cluster/lc_7/out
T_2_24_sp4_v_t_46
T_2_27_lc_trk_g0_6
T_2_27_input_2_6
T_2_27_wire_logic_cluster/lc_6/in_2

T_2_25_wire_logic_cluster/lc_7/out
T_2_24_sp4_v_t_46
T_2_27_lc_trk_g0_6
T_2_27_input_2_0
T_2_27_wire_logic_cluster/lc_0/in_2

End 

Net : n2190
T_5_23_wire_logic_cluster/lc_2/cout
T_5_23_wire_logic_cluster/lc_3/in_3

Net : uart.n2134
T_1_18_wire_logic_cluster/lc_2/cout
T_1_18_wire_logic_cluster/lc_3/in_3

Net : n2197
T_3_22_wire_logic_cluster/lc_2/cout
T_3_22_wire_logic_cluster/lc_3/in_3

Net : n2165
T_2_23_wire_logic_cluster/lc_2/cout
T_2_23_wire_logic_cluster/lc_3/in_3

Net : integrator_4
T_5_23_wire_logic_cluster/lc_4/out
T_5_23_lc_trk_g3_4
T_5_23_wire_logic_cluster/lc_4/in_1

T_5_23_wire_logic_cluster/lc_4/out
T_4_23_lc_trk_g2_4
T_4_23_wire_logic_cluster/lc_5/in_3

End 

Net : n2228
T_1_22_wire_logic_cluster/lc_2/cout
T_1_22_wire_logic_cluster/lc_3/in_3

Net : n2203
T_3_23_wire_logic_cluster/lc_0/cout
T_3_23_wire_logic_cluster/lc_1/in_3

Net : n2227
T_1_22_wire_logic_cluster/lc_1/cout
T_1_22_wire_logic_cluster/lc_2/in_3

Net : n2164
T_2_23_wire_logic_cluster/lc_1/cout
T_2_23_wire_logic_cluster/lc_2/in_3

Net : uart.n2133
T_1_18_wire_logic_cluster/lc_1/cout
T_1_18_wire_logic_cluster/lc_2/in_3

Net : integrator_5
T_5_23_wire_logic_cluster/lc_5/out
T_5_23_lc_trk_g1_5
T_5_23_wire_logic_cluster/lc_5/in_1

T_5_23_wire_logic_cluster/lc_5/out
T_4_22_lc_trk_g2_5
T_4_22_wire_logic_cluster/lc_0/in_3

End 

Net : n2189
T_5_23_wire_logic_cluster/lc_1/cout
T_5_23_wire_logic_cluster/lc_2/in_3

Net : n2196
T_3_22_wire_logic_cluster/lc_1/cout
T_3_22_wire_logic_cluster/lc_2/in_3

Net : bfn_3_23_0_
T_3_23_wire_logic_cluster/carry_in_mux/cout
T_3_23_wire_logic_cluster/lc_0/in_3

Net : n2163
T_2_23_wire_logic_cluster/lc_0/cout
T_2_23_wire_logic_cluster/lc_1/in_3

Net : n2226
T_1_22_wire_logic_cluster/lc_0/cout
T_1_22_wire_logic_cluster/lc_1/in_3

Net : uart.n2132
T_1_18_wire_logic_cluster/lc_0/cout
T_1_18_wire_logic_cluster/lc_1/in_3

Net : n2195
T_3_22_wire_logic_cluster/lc_0/cout
T_3_22_wire_logic_cluster/lc_1/in_3

Net : integrator_6
T_5_23_wire_logic_cluster/lc_6/out
T_5_23_lc_trk_g1_6
T_5_23_wire_logic_cluster/lc_6/in_1

T_5_23_wire_logic_cluster/lc_6/out
T_4_23_lc_trk_g2_6
T_4_23_wire_logic_cluster/lc_7/in_3

End 

Net : n2188
T_5_23_wire_logic_cluster/lc_0/cout
T_5_23_wire_logic_cluster/lc_1/in_3

Net : blink_counter_24
T_2_26_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g3_0
T_2_26_wire_logic_cluster/lc_0/in_1

T_2_26_wire_logic_cluster/lc_0/out
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_6/in_1

T_2_26_wire_logic_cluster/lc_0/out
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_0/in_1

End 

Net : n2002_cascade_
T_4_19_wire_logic_cluster/lc_3/ltout
T_4_19_wire_logic_cluster/lc_4/in_2

End 

Net : integrator_7
T_5_23_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g0_7
T_4_24_wire_logic_cluster/lc_7/in_0

T_5_23_wire_logic_cluster/lc_7/out
T_5_23_lc_trk_g1_7
T_5_23_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_1
T_4_23_wire_logic_cluster/lc_0/out
T_4_23_lc_trk_g0_0
T_4_23_wire_logic_cluster/lc_0/in_0

T_4_23_wire_logic_cluster/lc_0/out
T_4_20_sp4_v_t_40
T_4_21_lc_trk_g2_0
T_4_21_wire_logic_cluster/lc_2/in_0

End 

Net : data_out_0
T_4_22_wire_logic_cluster/lc_5/out
T_4_22_lc_trk_g0_5
T_4_22_wire_logic_cluster/lc_5/in_0

T_4_22_wire_logic_cluster/lc_5/out
T_4_20_sp4_v_t_39
T_4_21_lc_trk_g3_7
T_4_21_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_2
T_4_23_wire_logic_cluster/lc_1/out
T_4_23_lc_trk_g3_1
T_4_23_wire_logic_cluster/lc_1/in_1

T_4_23_wire_logic_cluster/lc_1/out
T_4_20_sp12_v_t_22
T_4_21_lc_trk_g2_6
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : data_out_3
T_4_22_wire_logic_cluster/lc_6/out
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_6/in_1

T_4_22_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g0_6
T_4_21_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_4
T_4_23_wire_logic_cluster/lc_5/out
T_4_23_lc_trk_g3_5
T_4_23_wire_logic_cluster/lc_5/in_1

T_4_23_wire_logic_cluster/lc_5/out
T_4_16_sp12_v_t_22
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_0/in_0

End 

Net : data_out_5
T_4_22_wire_logic_cluster/lc_0/out
T_4_22_lc_trk_g1_0
T_4_22_wire_logic_cluster/lc_0/in_1

T_4_22_wire_logic_cluster/lc_0/out
T_4_18_sp12_v_t_23
T_4_20_lc_trk_g2_4
T_4_20_wire_logic_cluster/lc_3/in_1

End 

Net : data_out_6
T_4_23_wire_logic_cluster/lc_7/out
T_4_23_lc_trk_g1_7
T_4_23_wire_logic_cluster/lc_7/in_1

T_4_23_wire_logic_cluster/lc_7/out
T_4_18_sp12_v_t_22
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_6/in_0

End 

Net : data_out_7
T_4_24_wire_logic_cluster/lc_7/out
T_4_24_lc_trk_g1_7
T_4_24_wire_logic_cluster/lc_7/in_1

T_4_24_wire_logic_cluster/lc_7/out
T_4_19_sp12_v_t_22
T_4_21_lc_trk_g3_5
T_4_21_wire_logic_cluster/lc_5/in_1

End 

Net : blink_counter_25
T_2_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g3_1
T_2_26_wire_logic_cluster/lc_1/in_1

T_2_26_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g0_1
T_2_27_wire_logic_cluster/lc_1/in_0

End 

Net : CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_22_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_23_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_21_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_24_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_25_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_26_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_33_wire_io_cluster/io_0/outclk

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : LED_c
T_2_27_wire_logic_cluster/lc_1/out
T_2_27_sp4_h_l_7
T_5_27_sp4_v_t_37
T_5_31_sp4_v_t_38
T_5_33_lc_trk_g0_3
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n2394
T_2_27_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_1/in_3

End 

Net : n2395_cascade_
T_2_27_wire_logic_cluster/lc_0/ltout
T_2_27_wire_logic_cluster/lc_1/in_2

End 

Net : r_SM_Main_2_N_236_0
T_4_23_wire_logic_cluster/lc_6/out
T_4_17_sp12_v_t_23
T_4_20_lc_trk_g2_3
T_4_20_input_2_7
T_4_20_wire_logic_cluster/lc_7/in_2

T_4_23_wire_logic_cluster/lc_6/out
T_4_17_sp12_v_t_23
T_4_19_sp4_v_t_43
T_0_19_span4_horz_6
T_2_19_lc_trk_g3_6
T_2_19_input_2_7
T_2_19_wire_logic_cluster/lc_7/in_2

End 

Net : diff_input
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_8_3_sp12_v_t_23
T_8_15_sp12_v_t_23
T_8_19_sp4_v_t_41
T_5_23_sp4_h_l_4
T_5_23_lc_trk_g1_1
T_5_23_input_2_0
T_5_23_wire_logic_cluster/lc_0/in_2

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span12_horz_8
T_9_3_sp12_h_l_0
T_21_3_sp12_h_l_0
T_26_3_sp4_h_l_7
T_29_0_span4_vert_31
T_29_0_span4_horz_r_1
T_33_4_lc_trk_g0_1
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_slow
T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_3_22_lc_trk_g1_1
T_3_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_4_22_lc_trk_g1_1
T_4_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_4_22_lc_trk_g1_1
T_4_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_4_22_lc_trk_g1_1
T_4_22_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_23_lc_trk_g2_0
T_3_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_37
T_3_24_lc_trk_g2_0
T_3_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_4_23_lc_trk_g2_0
T_4_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_4_22_sp4_h_l_4
T_0_22_span4_horz_13
T_3_22_sp4_v_t_40
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_0_22_span12_horz_2
T_6_22_sp4_h_l_6
T_5_22_sp4_v_t_37
T_4_24_lc_trk_g0_0
T_4_24_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_38
T_2_23_sp4_v_t_38
T_3_23_sp4_h_l_8
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/clk

T_2_22_wire_logic_cluster/lc_7/out
T_2_17_sp12_v_t_22
T_3_17_sp12_h_l_1
T_15_17_sp12_h_l_1
T_26_5_sp12_v_t_22
T_26_4_sp4_v_t_46
T_27_4_sp4_h_l_4
T_31_4_sp4_h_l_4
T_33_4_lc_trk_g0_4
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : bfn_3_22_0_
Net : bfn_2_23_0_
Net : bfn_1_22_0_
Net : bfn_1_18_0_
