
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis

# Written on Tue Feb 25 13:16:57 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\GitHub-LSRAM-12.3\Future-Avalanche-Board\Libero_Projects\MiV_AHB_PF_Avalanche_ES\designer\BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                            Requested     Requested     Clock                                                         Clock                   Clock
Level     Clock                                            Frequency     Period        Type                                                          Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK         160.0 MHz     6.250         declared                                                      default_clkgroup        1    
1 .         PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     50.0 MHz      20.000        generated (from PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK)     default_clkgroup        5594 
                                                                                                                                                                                  
0 -       System                                           100.0 MHz     10.000        system                                                        system_clkgroup         0    
                                                                                                                                                                                  
0 -       TCK                                              6.0 MHz       166.670       declared                                                      default_clkgroup        0    
                                                                                                                                                                                  
0 -       COREJTAGDEBUG_Z9|iUDRCK_inferred_clock           100.0 MHz     10.000        inferred                                                      Inferred_clkgroup_0     363  
==================================================================================================================================================================================


Clock Load Summary
******************

                                               Clock     Source                                                                                          Clock Pin                                                                         Non-clock Pin     Non-clock Pin                                                                 
Clock                                          Load      Pin                                                                                             Seq Example                                                                       Seq Example       Comb Example                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_OSC_0_inst_0/PF_OSC_0_0/I_OSC_160/CLK       1         PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160.CLK(OSC_RC160MHZ)                                          PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0.REF_CLK_0                                   -                 PF_OSC_0_inst_0.PF_OSC_0_0.I_OSC_160_INT.I(BUFG)                              
PF_CCC_0_inst_0/PF_CCC_0_0/pll_inst_0/OUT0     5594      PF_CCC_0_inst_0.PF_CCC_0_0.pll_inst_0.OUT0(PLL)                                                 CoreTimer_0_inst_0.CoreTimer_0_0.CtrlReg[2:0].C                                   -                 PF_CCC_0_inst_0.PF_CCC_0_0.clkint_0.I(BUFG)                                   
                                                                                                                                                                                                                                                                                                                                           
System                                         0         -                                                                                               -                                                                                 -                 -                                                                             
                                                                                                                                                                                                                                                                                                                                           
TCK                                            0         TCK(port)                                                                                       -                                                                                 -                 -                                                                             
                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_Z9|iUDRCK_inferred_clock         363       CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C     -                 CoreJTAGDebug_0_inst_0.CoreJTAGDebug_0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
===========================================================================================================================================================================================================================================================================================================================================
