// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "12/12/2025 20:40:00"

// 
// Device: Altera 5CEFA7F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Selection_Sort (
	i_clk,
	i_rst_n,
	i_start,
	i_num_elems,
	o_done);
input 	i_clk;
input 	i_rst_n;
input 	i_start;
input 	[7:0] i_num_elems;
output 	o_done;

// Design Ports Information
// o_done	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[6]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[7]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[1]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[2]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_num_elems[1]~input_o ;
wire \i_num_elems[2]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ;
wire \i_rst_n~input_o ;
wire \i_start~input_o ;
wire \i_num_elems[5]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ;
wire \i_num_elems[4]~input_o ;
wire \i_num_elems[3]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ;
wire \i_num_elems[7]~input_o ;
wire \i_num_elems[6]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ;
wire \DATA_PATH_UNIT|w_i_en_j~q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ;
wire \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ;
wire \CONTROL_UNIT|Selector0~0_combout ;
wire \CONTROL_UNIT|state.IDLE~q ;
wire \CONTROL_UNIT|n_state.START~0_combout ;
wire \CONTROL_UNIT|state.START~q ;
wire \CONTROL_UNIT|state.WAIT_I~q ;
wire \CONTROL_UNIT|Selector1~0_combout ;
wire \CONTROL_UNIT|state.READ_DATA_KEY~q ;
wire \CONTROL_UNIT|n_state.COMPARE_I~0_combout ;
wire \CONTROL_UNIT|state.COMPARE_I~q ;
wire \CONTROL_UNIT|state.WAIT_J~q ;
wire \CONTROL_UNIT|Selector2~0_combout ;
wire \CONTROL_UNIT|state.READ_TEMP_MIN~q ;
wire \CONTROL_UNIT|n_state.COMPARE_J~0_combout ;
wire \CONTROL_UNIT|state.COMPARE_J~q ;
wire \CONTROL_UNIT|state.READ_TEMP_DATA~q ;
wire \CONTROL_UNIT|Selector3~0_combout ;
wire \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ;
wire \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd~combout ;
wire \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ;
wire \CONTROL_UNIT|WideOr7~combout ;
wire \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~q ;
wire \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal~q ;
wire \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE_q ;
wire \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ;
wire \CONTROL_UNIT|WideOr7~0_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_done~0_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_done~q ;
wire \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ;
wire \CONTROL_UNIT|state.COMP_TEMP_VALUE~q ;
wire \RAM_UNIT|mem_unit~1_combout ;
wire \RAM_UNIT|mem_unit~0_q ;
wire \RAM_UNIT|mem_unit~0DUPLICATE_q ;
wire \CONTROL_UNIT|WideOr8~combout ;
wire \CONTROL_UNIT|n_state.WAIT_WRITE~0_combout ;
wire \CONTROL_UNIT|state.WAIT_WRITE~q ;
wire \CONTROL_UNIT|Selector6~0_combout ;
wire \CONTROL_UNIT|state.WRITE_DATA_KEY~q ;
wire \CONTROL_UNIT|WideOr9~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7_combout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q ;
wire \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ;
wire \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ;
wire \DATA_PATH_UNIT|LessThan0~2_combout ;
wire \DATA_PATH_UNIT|LessThan0~3_combout ;
wire \DATA_PATH_UNIT|LessThan0~4_combout ;
wire \DATA_PATH_UNIT|LessThan0~5_combout ;
wire \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ;
wire \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder_combout ;
wire \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ;
wire \DATA_PATH_UNIT|LessThan0~0_combout ;
wire \DATA_PATH_UNIT|LessThan0~1_combout ;
wire \CONTROL_UNIT|Selector4~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_J~q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ;
wire \CONTROL_UNIT|state.COMPARE_J~DUPLICATE_q ;
wire \CONTROL_UNIT|Selector5~0_combout ;
wire \CONTROL_UNIT|state.WRITE_TEMP_MIN~q ;
wire \CONTROL_UNIT|o_wr_en~0_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal~q ;
wire \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal~q ;
wire \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder_combout ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~q ;
wire \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ;
wire \CONTROL_UNIT|n_state.UPDATE_I~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_I~q ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ;
wire \i_num_elems[0]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ;
wire \o_done~reg0_q ;
wire [7:0] \DATA_PATH_UNIT|READ_RAM|o_data_key ;
wire [7:0] \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram ;
wire [7:0] \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data ;
wire [1:0] \CONTROL_UNIT|o_sel_data_rd ;
wire [7:0] \DATA_PATH_UNIT|READ_RAM|o_temp_data ;
wire [7:0] \DATA_PATH_UNIT|READ_RAM|o_temp_min ;
wire [7:0] \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j ;
wire [1:0] \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd ;

wire [39:0] \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \o_done~output (
	.i(\o_done~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_done),
	.obar());
// synopsys translate_off
defparam \o_done~output .bus_hold = "false";
defparam \o_done~output .open_drain_output = "false";
defparam \o_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y27_N61
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \i_num_elems[1]~input (
	.i(i_num_elems[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[1]~input_o ));
// synopsys translate_off
defparam \i_num_elems[1]~input .bus_hold = "false";
defparam \i_num_elems[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \i_num_elems[2]~input (
	.i(i_num_elems[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[2]~input_o ));
// synopsys translate_off
defparam \i_num_elems[2]~input .bus_hold = "false";
defparam \i_num_elems[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] ) + ( VCC ) + ( !VCC ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \i_start~input (
	.i(i_start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_start~input_o ));
// synopsys translate_off
defparam \i_start~input .bus_hold = "false";
defparam \i_start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \i_num_elems[5]~input (
	.i(i_num_elems[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[5]~input_o ));
// synopsys translate_off
defparam \i_num_elems[5]~input .bus_hold = "false";
defparam \i_num_elems[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N8
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N11
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N14
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \i_num_elems[4]~input (
	.i(i_num_elems[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[4]~input_o ));
// synopsys translate_off
defparam \i_num_elems[4]~input .bus_hold = "false";
defparam \i_num_elems[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \i_num_elems[3]~input (
	.i(i_num_elems[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[3]~input_o ));
// synopsys translate_off
defparam \i_num_elems[3]~input .bus_hold = "false";
defparam \i_num_elems[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N17
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout  = ( \i_num_elems[3]~input_o  & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] & ( (\i_num_elems[5]~input_o  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] $ 
// (\i_num_elems[4]~input_o )))) ) ) ) # ( !\i_num_elems[3]~input_o  & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] & ( (\i_num_elems[5]~input_o  & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] $ 
// (\i_num_elems[4]~input_o )))) ) ) ) # ( \i_num_elems[3]~input_o  & ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] & ( (!\i_num_elems[5]~input_o  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] $ 
// (\i_num_elems[4]~input_o )))) ) ) ) # ( !\i_num_elems[3]~input_o  & ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] & ( (!\i_num_elems[5]~input_o  & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] $ 
// (\i_num_elems[4]~input_o )))) ) ) )

	.dataa(!\i_num_elems[5]~input_o ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datac(!\i_num_elems[4]~input_o ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datae(!\i_num_elems[3]~input_o ),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .lut_mask = 64'h8200008241000041;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \i_num_elems[7]~input (
	.i(i_num_elems[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[7]~input_o ));
// synopsys translate_off
defparam \i_num_elems[7]~input .bus_hold = "false";
defparam \i_num_elems[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \i_num_elems[6]~input (
	.i(i_num_elems[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[6]~input_o ));
// synopsys translate_off
defparam \i_num_elems[6]~input .bus_hold = "false";
defparam \i_num_elems[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N20
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N23
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] & ( (\i_num_elems[6]~input_o  & (!\i_num_elems[7]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i 
// [6] & ( (!\i_num_elems[6]~input_o  & (!\i_num_elems[7]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]))) ) )

	.dataa(gnd),
	.datab(!\i_num_elems[7]~input_o ),
	.datac(!\i_num_elems[6]~input_o ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .lut_mask = 64'hC030C0300C030C03;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N17
dffeas \DATA_PATH_UNIT|w_i_en_j (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_i_en_j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_i_en_j .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_i_en_j .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])) ) + ( VCC ) + ( !VCC ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .lut_mask = 64'h00000000000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N35
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N49
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2  ))

	.dataa(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .lut_mask = 64'h0000FFFF000011DD;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N40
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N44
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N46
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N50
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N47
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N52
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout  = ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4] & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q  & (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q  & 
// (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]))) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q ),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N31
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N8
dffeas \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_done~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \CONTROL_UNIT|Selector0~0 (
// Equation(s):
// \CONTROL_UNIT|Selector0~0_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q  & ( (!\CONTROL_UNIT|state.COMPARE_I~q  & ((\CONTROL_UNIT|state.IDLE~q ) # (\i_start~input_o ))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q  & ( (\CONTROL_UNIT|state.IDLE~q 
// ) # (\i_start~input_o ) ) )

	.dataa(!\i_start~input_o ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.COMPARE_I~q ),
	.datad(!\CONTROL_UNIT|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector0~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector0~0 .lut_mask = 64'h55FF55FF50F050F0;
defparam \CONTROL_UNIT|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N55
dffeas \CONTROL_UNIT|state.IDLE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.IDLE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \CONTROL_UNIT|n_state.START~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.START~0_combout  = ( !\CONTROL_UNIT|state.IDLE~q  & ( \i_start~input_o  ) )

	.dataa(!\i_start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.START~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.START~0 .lut_mask = 64'h5555555500000000;
defparam \CONTROL_UNIT|n_state.START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N59
dffeas \CONTROL_UNIT|state.START (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.START~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.START .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.START .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N34
dffeas \CONTROL_UNIT|state.WAIT_I (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.UPDATE_I~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WAIT_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WAIT_I .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WAIT_I .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N39
cyclonev_lcell_comb \CONTROL_UNIT|Selector1~0 (
// Equation(s):
// \CONTROL_UNIT|Selector1~0_combout  = ( \CONTROL_UNIT|state.WAIT_I~q  ) # ( !\CONTROL_UNIT|state.WAIT_I~q  & ( ((!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & \CONTROL_UNIT|state.READ_DATA_KEY~q )) # (\CONTROL_UNIT|state.START~q ) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.START~q ),
	.datad(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WAIT_I~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector1~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector1~0 .lut_mask = 64'h0FAF0FAFFFFFFFFF;
defparam \CONTROL_UNIT|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N41
dffeas \CONTROL_UNIT|state.READ_DATA_KEY (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_DATA_KEY .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_DATA_KEY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMPARE_I~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMPARE_I~0_combout  = ( \CONTROL_UNIT|state.READ_DATA_KEY~q  & ( \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMPARE_I~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N26
dffeas \CONTROL_UNIT|state.COMPARE_I (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMPARE_I~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMPARE_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMPARE_I .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMPARE_I .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N55
dffeas \CONTROL_UNIT|state.WAIT_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.UPDATE_J~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WAIT_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WAIT_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WAIT_J .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \CONTROL_UNIT|Selector2~0 (
// Equation(s):
// \CONTROL_UNIT|Selector2~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & ( ((\CONTROL_UNIT|state.COMPARE_I~q  & !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q )) # (\CONTROL_UNIT|state.WAIT_J~q ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  
// & ( (((\CONTROL_UNIT|state.COMPARE_I~q  & !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q )) # (\CONTROL_UNIT|state.READ_TEMP_MIN~q )) # (\CONTROL_UNIT|state.WAIT_J~q ) ) )

	.dataa(!\CONTROL_UNIT|state.COMPARE_I~q ),
	.datab(!\CONTROL_UNIT|state.WAIT_J~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector2~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector2~0 .lut_mask = 64'h73FF73FF73737373;
defparam \CONTROL_UNIT|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N28
dffeas \CONTROL_UNIT|state.READ_TEMP_MIN (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_TEMP_MIN .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_TEMP_MIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N57
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMPARE_J~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMPARE_J~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & ( \CONTROL_UNIT|state.READ_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMPARE_J~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N59
dffeas \CONTROL_UNIT|state.COMPARE_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMPARE_J~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMPARE_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMPARE_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMPARE_J .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N44
dffeas \CONTROL_UNIT|state.READ_TEMP_DATA (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_TEMP_DATA .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_TEMP_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \CONTROL_UNIT|Selector3~0 (
// Equation(s):
// \CONTROL_UNIT|Selector3~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & ( (\CONTROL_UNIT|state.COMPARE_J~q  & !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & ( 
// ((\CONTROL_UNIT|state.COMPARE_J~q  & !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q )) # (\CONTROL_UNIT|state.READ_TEMP_DATA~q ) ) )

	.dataa(gnd),
	.datab(!\CONTROL_UNIT|state.COMPARE_J~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector3~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector3~0 .lut_mask = 64'h30FF30FF30303030;
defparam \CONTROL_UNIT|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N43
dffeas \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N33
cyclonev_lcell_comb \CONTROL_UNIT|o_sel_data_rd[1] (
// Equation(s):
// \CONTROL_UNIT|o_sel_data_rd [1] = ( \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  ) # ( !\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  & ( \CONTROL_UNIT|state.READ_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|o_sel_data_rd [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_data_rd[1] .extended_lut = "off";
defparam \CONTROL_UNIT|o_sel_data_rd[1] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CONTROL_UNIT|o_sel_data_rd[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd~combout  = ( \DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  ) # ( !\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q  & ( !\i_rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N40
dffeas \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N39
cyclonev_lcell_comb \CONTROL_UNIT|WideOr7 (
// Equation(s):
// \CONTROL_UNIT|WideOr7~combout  = ( \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  ) # ( !\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  & ( (\CONTROL_UNIT|state.READ_TEMP_MIN~q ) # (\CONTROL_UNIT|state.READ_TEMP_DATA~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr7 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr7 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CONTROL_UNIT|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N40
dffeas \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N47
dffeas \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N41
dffeas \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout  = ( \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE_q  & ( !\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_n_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|w_p_signal~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal .lut_mask = 64'h00000000F0F0F0F0;
defparam \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N35
dffeas \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|o_sel_data_rd [1]),
	.asdata(vcc),
	.clrn(!\DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N25
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N58
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N5
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N24
cyclonev_lcell_comb \CONTROL_UNIT|WideOr7~0 (
// Equation(s):
// \CONTROL_UNIT|WideOr7~0_combout  = ( \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  ) # ( !\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  & ( \CONTROL_UNIT|state.READ_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr7~0 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr7~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CONTROL_UNIT|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N25
dffeas \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(!\DATA_PATH_UNIT|READ_RAM|w_rst_sel_data_rd~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_done~0 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_done~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0] & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q  ) ) # ( !\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0] & ( (\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1] & 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_done~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_done~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \DATA_PATH_UNIT|READ_RAM|o_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N7
dffeas \DATA_PATH_UNIT|READ_RAM|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_done~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout  = ( \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  & ( \DATA_PATH_UNIT|READ_RAM|o_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_done~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .lut_mask = 64'h0000000000FF00FF;
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N1
dffeas \CONTROL_UNIT|state.COMP_TEMP_VALUE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMP_TEMP_VALUE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMP_TEMP_VALUE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \RAM_UNIT|mem_unit~1 (
// Equation(s):
// \RAM_UNIT|mem_unit~1_combout  = ( \RAM_UNIT|mem_unit~0_q  & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q  ) ) # ( !\RAM_UNIT|mem_unit~0_q  & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q  ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( 
// !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~1 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \RAM_UNIT|mem_unit~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N23
dffeas \RAM_UNIT|mem_unit~0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~0 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N8
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N22
dffeas \RAM_UNIT|mem_unit~0DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~0DUPLICATE .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \CONTROL_UNIT|WideOr8 (
// Equation(s):
// \CONTROL_UNIT|WideOr8~combout  = ( !\CONTROL_UNIT|state.WRITE_TEMP_MIN~q  & ( (!\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  & !\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ) ) )

	.dataa(!\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr8 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr8 .lut_mask = 64'hA0A0A0A000000000;
defparam \CONTROL_UNIT|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N21
cyclonev_lcell_comb \CONTROL_UNIT|n_state.WAIT_WRITE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.WAIT_WRITE~0_combout  = ( \CONTROL_UNIT|state.WRITE_TEMP_MIN~q  & ( \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q  ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.WAIT_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.WAIT_WRITE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.WAIT_WRITE~0 .lut_mask = 64'h0000000033333333;
defparam \CONTROL_UNIT|n_state.WAIT_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N22
dffeas \CONTROL_UNIT|state.WAIT_WRITE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.WAIT_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WAIT_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WAIT_WRITE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WAIT_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \CONTROL_UNIT|Selector6~0 (
// Equation(s):
// \CONTROL_UNIT|Selector6~0_combout  = ( \CONTROL_UNIT|state.WAIT_WRITE~q  ) # ( !\CONTROL_UNIT|state.WAIT_WRITE~q  & ( (!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q  & \CONTROL_UNIT|state.WRITE_DATA_KEY~q ) ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WAIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector6~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector6~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \CONTROL_UNIT|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N19
dffeas \CONTROL_UNIT|state.WRITE_DATA_KEY (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N15
cyclonev_lcell_comb \CONTROL_UNIT|WideOr9~0 (
// Equation(s):
// \CONTROL_UNIT|WideOr9~0_combout  = ( !\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  & ( (!\CONTROL_UNIT|state.WRITE_DATA_KEY~q  & (!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q  & !\CONTROL_UNIT|state.READ_TEMP_MIN~q )) ) )

	.dataa(gnd),
	.datab(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datac(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr9~0 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr9~0 .lut_mask = 64'hC000C00000000000;
defparam \CONTROL_UNIT|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N14
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout  = ( \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q  ) # ( !\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q  & ( \DATA_PATH_UNIT|w_i_en_j~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N11
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] & ( (!\CONTROL_UNIT|WideOr8~combout  & ((!\CONTROL_UNIT|WideOr9~0_combout ) # ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1])))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] & ( (!\CONTROL_UNIT|WideOr8~combout  & (\CONTROL_UNIT|WideOr9~0_combout  & 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout  = ( \CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  ) # ( !\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q  & ( (((\CONTROL_UNIT|state.READ_TEMP_MIN~q ) # 
// (\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q )) # (\CONTROL_UNIT|state.WRITE_DATA_KEY~q )) # (\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ) ) )

	.dataa(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datab(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datac(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_TEMP_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N16
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[1]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N7
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( (!\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])) # (\CONTROL_UNIT|WideOr9~0_combout ))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( (!\CONTROL_UNIT|WideOr8~combout  & (!\CONTROL_UNIT|WideOr9~0_combout  & 
// ((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2]),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N7
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[2]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N28
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])) # (\CONTROL_UNIT|WideOr9~0_combout ))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\CONTROL_UNIT|WideOr8~combout  & (!\CONTROL_UNIT|WideOr9~0_combout  & 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N11
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[3]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N5
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4_combout  = ( \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4] & ( ((!\CONTROL_UNIT|WideOr9~0_combout  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) # (\CONTROL_UNIT|WideOr9~0_combout  & 
// ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4])))) # (\CONTROL_UNIT|WideOr8~combout ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4] & ( (!\CONTROL_UNIT|WideOr8~combout  & ((!\CONTROL_UNIT|WideOr9~0_combout  & 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) # (\CONTROL_UNIT|WideOr9~0_combout  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N49
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[4]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N25
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( (!\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])) # (\CONTROL_UNIT|WideOr9~0_combout ))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( (!\CONTROL_UNIT|WideOr8~combout  & (!\CONTROL_UNIT|WideOr9~0_combout  & 
// ((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5]),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5 .lut_mask = 64'h058D058D27AF27AF;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N52
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[5]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q 

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N22
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] & ( (!\CONTROL_UNIT|WideOr8~combout  & ((!\CONTROL_UNIT|WideOr9~0_combout ) # ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6])))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] & ( (!\CONTROL_UNIT|WideOr8~combout  & (\CONTROL_UNIT|WideOr9~0_combout  & 
// ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6])))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N20
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[6]~6_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N40
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] & ( (!\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7])) # (\CONTROL_UNIT|WideOr9~0_combout ))) # 
// (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] & ( (!\CONTROL_UNIT|WideOr8~combout  & (!\CONTROL_UNIT|WideOr9~0_combout  & 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]))) # (\CONTROL_UNIT|WideOr8~combout  & (((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7])))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N22
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[7]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N59
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N38
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N11
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1] & ( (\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0] & \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0 .lut_mask = 64'h00000000000F000F;
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N35
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout  = ( !\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1] & ( (\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q  & \DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2 .lut_mask = 64'h0505050500000000;
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N29
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N17
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [3]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N22
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder_combout  = \DATA_PATH_UNIT|READ_RAM|o_temp_min [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N32
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N38
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N20
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk~inputCLKENA0_outclk ),
	.clk1(\i_clk~inputCLKENA0_outclk ),
	.ena0(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~q ),
	.ena1(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_rd_en~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [7],\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [6],\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [5],
\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [4],\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [3],\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [2],\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [1],
\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [0]}),
	.portaaddr({\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [7],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [6],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [5],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [4],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [3],
\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [2],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [1],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [7],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [6],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [5],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [4],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [3],
\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [2],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [1],\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Selection_Sort.ram0_SinglePort_RAM_f7294dc8.hdl.mif";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "SinglePort_RAM:RAM_UNIT|altsyncram:mem_unit_rtl_0|altsyncram_j4q1:auto_generated|ALTSYNCRAM";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002800000000BF0000000090000000000B00000000BD00000000C5000000009800000000E2000000003D00000000140000000065000000006E00000000C4000000009500000000F20000000080";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout  = ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & ((\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [7]))) # 
// (\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & (\RAM_UNIT|mem_unit~0_q )) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [7]) ) )

	.dataa(!\RAM_UNIT|mem_unit~0_q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [7]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5 .lut_mask = 64'h00F000F005F505F5;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N47
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N26
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N19
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [7]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout  = ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & ((\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [5]))) # 
// (\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & (\RAM_UNIT|mem_unit~0_q )) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [5]) ) )

	.dataa(!\RAM_UNIT|mem_unit~0_q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [5]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7 .lut_mask = 64'h00F000F005F505F5;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N2
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder_combout  = \DATA_PATH_UNIT|READ_RAM|o_temp_min [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N35
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N41
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N16
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout  = (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & (((\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [4])))) # 
// (\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & (\RAM_UNIT|mem_unit~0DUPLICATE_q  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datab(!\RAM_UNIT|mem_unit~0DUPLICATE_q ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4 .lut_mask = 64'h01AB01AB01AB01AB;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N44
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder_combout  = \DATA_PATH_UNIT|READ_RAM|o_temp_min [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N52
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [2] & ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ) # 
// (\RAM_UNIT|mem_unit~0DUPLICATE_q ) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [2] & ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2  & ( (\RAM_UNIT|mem_unit~0DUPLICATE_q  & 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ) ) ) ) # ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [2] & ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2  & ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  ) 
// ) )

	.dataa(gnd),
	.datab(!\RAM_UNIT|mem_unit~0DUPLICATE_q ),
	.datac(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [2]),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1 .lut_mask = 64'h0000F0F00303F3F3;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N1
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_temp_min[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N56
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N44
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [2]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [1] & ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q ) # 
// (\RAM_UNIT|mem_unit~0_q ) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [1] & ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1  & ( (\RAM_UNIT|mem_unit~0_q  & \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q ) ) ) ) # ( 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [1] & ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1  & ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_UNIT|mem_unit~0_q ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~q ),
	.datae(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [1]),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2 .lut_mask = 64'h0000FF00000FFF0F;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N50
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N10
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N46
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [1]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout  = ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & ((\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [6]))) # 
// (\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & (\RAM_UNIT|mem_unit~0_q )) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6  & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & 
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [6]) ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datac(!\RAM_UNIT|mem_unit~0_q ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [6]),
	.datae(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6 .lut_mask = 64'h00CC03CF00CC03CF;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N5
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout  = (!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0] & (\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1] & \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [0]),
	.datac(!\DATA_PATH_UNIT|READ_RAM|w_sel_data_rd [1]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_valid~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1 .lut_mask = 64'h000C000C000C000C;
defparam \DATA_PATH_UNIT|READ_RAM|w_en_data_key~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N55
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[5]~7_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N52
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[6]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N41
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[7]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~2 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~2_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [5] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( (\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_min 
// [6] $ (\DATA_PATH_UNIT|READ_RAM|o_temp_data [6])))) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_min [5] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & 
// (!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6] $ (\DATA_PATH_UNIT|READ_RAM|o_temp_data [6])))) ) ) ) # ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [5] & ( !\DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( (\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & 
// (!\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6] $ (\DATA_PATH_UNIT|READ_RAM|o_temp_data [6])))) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_min [5] & ( !\DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( 
// (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6] $ (\DATA_PATH_UNIT|READ_RAM|o_temp_data [6])))) ) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6]),
	.datab(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5]),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6]),
	.datae(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [5]),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~2 .lut_mask = 64'h8040201008040201;
defparam \DATA_PATH_UNIT|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N26
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[4]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~3 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~3_combout  = (\DATA_PATH_UNIT|LessThan0~2_combout  & (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [4] $ (\DATA_PATH_UNIT|READ_RAM|o_temp_min [4])))

	.dataa(!\DATA_PATH_UNIT|LessThan0~2_combout ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [4]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~3 .lut_mask = 64'h5005500550055005;
defparam \DATA_PATH_UNIT|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~4 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~4_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [6] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6]) # 
// ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & \DATA_PATH_UNIT|READ_RAM|o_temp_min [5])))) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_min [6] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7] & 
// (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6] & \DATA_PATH_UNIT|READ_RAM|o_temp_min [5]))) ) ) ) # ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [6] & ( !\DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( 
// ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6]) # ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & \DATA_PATH_UNIT|READ_RAM|o_temp_min [5]))) # (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_min [6] & ( 
// !\DATA_PATH_UNIT|READ_RAM|o_temp_data [7] & ( ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5] & (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6] & \DATA_PATH_UNIT|READ_RAM|o_temp_min [5]))) # (\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]) ) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [7]),
	.datab(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [5]),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [6]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [5]),
	.datae(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [6]),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~4 .lut_mask = 64'h55D5F5FD00405054;
defparam \DATA_PATH_UNIT|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~5 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~5_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [4] & ( (!\DATA_PATH_UNIT|LessThan0~4_combout  & ((!\DATA_PATH_UNIT|LessThan0~2_combout ) # (\DATA_PATH_UNIT|READ_RAM|o_temp_data [4]))) ) ) # ( 
// !\DATA_PATH_UNIT|READ_RAM|o_temp_min [4] & ( !\DATA_PATH_UNIT|LessThan0~4_combout  ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|LessThan0~4_combout ),
	.datac(!\DATA_PATH_UNIT|LessThan0~2_combout ),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [4]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~5 .lut_mask = 64'hCCCCCCCCC0CCC0CC;
defparam \DATA_PATH_UNIT|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N45
cyclonev_lcell_comb \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout  = ( \DATA_PATH_UNIT|LessThan0~3_combout  & ( \DATA_PATH_UNIT|LessThan0~5_combout  & ( (\CONTROL_UNIT|state.COMP_TEMP_VALUE~q  & \DATA_PATH_UNIT|LessThan0~1_combout ) ) ) ) # ( 
// \DATA_PATH_UNIT|LessThan0~3_combout  & ( !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.COMP_TEMP_VALUE~q  ) ) ) # ( !\DATA_PATH_UNIT|LessThan0~3_combout  & ( !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.COMP_TEMP_VALUE~q  
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.datad(!\DATA_PATH_UNIT|LessThan0~1_combout ),
	.datae(!\DATA_PATH_UNIT|LessThan0~3_combout ),
	.dataf(!\DATA_PATH_UNIT|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .lut_mask = 64'h0F0F0F0F0000000F;
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N47
dffeas \CONTROL_UNIT|state.UPDATE_MIN_VALUE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_MIN_VALUE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_MIN_VALUE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N1
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0 (
// Equation(s):
// \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0_combout  = ( \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0] & ( ((!\CONTROL_UNIT|WideOr9~0_combout  & ((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]))) # (\CONTROL_UNIT|WideOr9~0_combout  & 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ))) # (\CONTROL_UNIT|WideOr8~combout ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0] & ( (!\CONTROL_UNIT|WideOr8~combout  & ((!\CONTROL_UNIT|WideOr9~0_combout  & 
// ((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]))) # (\CONTROL_UNIT|WideOr9~0_combout  & (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q )))) ) )

	.dataa(!\CONTROL_UNIT|WideOr8~combout ),
	.datab(!\CONTROL_UNIT|WideOr9~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|ADDR_RAM|w_addr_ram[0]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|ADDR_RAM|RAM_ADDR_UNIT|o_addr_ram[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & ( (\RAM_UNIT|mem_unit~0DUPLICATE_q  & \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) # ( 
// !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [0] ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [0]),
	.datac(!\RAM_UNIT|mem_unit~0DUPLICATE_q ),
	.datad(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3 .lut_mask = 64'h33333333000F000F;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N31
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_min[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N2
dffeas \DATA_PATH_UNIT|READ_RAM|o_data_key[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|o_data_key[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_data_key [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_data_key[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N49
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|READ_RAM|o_data_key [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.ena(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_data_wr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder_combout  = ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N10
dffeas \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0 (
// Equation(s):
// \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout  = ( \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3  & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [3] & ( (!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ) # 
// (\RAM_UNIT|mem_unit~0_q ) ) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3  & ( \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [3] & ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q  ) ) ) # ( 
// \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3  & ( !\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [3] & ( (\RAM_UNIT|mem_unit~0_q  & \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ) ) ) )

	.dataa(!\RAM_UNIT|mem_unit~0_q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_valid~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|w_save_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0 .lut_mask = 64'h00000505F0F0F5F5;
defparam \DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N37
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[3]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y13_N49
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[0]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N44
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~0 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~0_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_data [1] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [0] & ( (\DATA_PATH_UNIT|READ_RAM|o_temp_min [1] & !\DATA_PATH_UNIT|READ_RAM|o_temp_data [0]) ) ) ) # ( 
// !\DATA_PATH_UNIT|READ_RAM|o_temp_data [1] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [0] & ( (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [0]) # (\DATA_PATH_UNIT|READ_RAM|o_temp_min [1]) ) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_data [1] & ( 
// !\DATA_PATH_UNIT|READ_RAM|o_temp_min [0] & ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [1] ) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [1]),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [0]),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [1]),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~0 .lut_mask = 64'h55550000F5F55050;
defparam \DATA_PATH_UNIT|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N58
dffeas \DATA_PATH_UNIT|READ_RAM|o_temp_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|READ_RAM|RAM_READ_DATAA|o_data_rd[2]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|READ_RAM|w_en_data_key~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|READ_RAM|o_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|READ_RAM|o_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~1 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~1_combout  = ( \DATA_PATH_UNIT|READ_RAM|o_temp_min [3] & ( (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [3]) # ((!\DATA_PATH_UNIT|LessThan0~0_combout  & (\DATA_PATH_UNIT|READ_RAM|o_temp_min [2] & !\DATA_PATH_UNIT|READ_RAM|o_temp_data 
// [2])) # (\DATA_PATH_UNIT|LessThan0~0_combout  & ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [2]) # (\DATA_PATH_UNIT|READ_RAM|o_temp_min [2])))) ) ) # ( !\DATA_PATH_UNIT|READ_RAM|o_temp_min [3] & ( (!\DATA_PATH_UNIT|READ_RAM|o_temp_data [3] & 
// ((!\DATA_PATH_UNIT|LessThan0~0_combout  & (\DATA_PATH_UNIT|READ_RAM|o_temp_min [2] & !\DATA_PATH_UNIT|READ_RAM|o_temp_data [2])) # (\DATA_PATH_UNIT|LessThan0~0_combout  & ((!\DATA_PATH_UNIT|READ_RAM|o_temp_data [2]) # (\DATA_PATH_UNIT|READ_RAM|o_temp_min 
// [2]))))) ) )

	.dataa(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [3]),
	.datab(!\DATA_PATH_UNIT|LessThan0~0_combout ),
	.datac(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [2]),
	.datad(!\DATA_PATH_UNIT|READ_RAM|o_temp_data [2]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|READ_RAM|o_temp_min [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~1 .lut_mask = 64'h2A022A02BFABBFAB;
defparam \DATA_PATH_UNIT|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \CONTROL_UNIT|Selector4~0 (
// Equation(s):
// \CONTROL_UNIT|Selector4~0_combout  = ( \DATA_PATH_UNIT|LessThan0~3_combout  & ( \DATA_PATH_UNIT|LessThan0~5_combout  & ( ((\CONTROL_UNIT|state.COMP_TEMP_VALUE~q  & !\DATA_PATH_UNIT|LessThan0~1_combout )) # (\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ) ) ) ) # 
// ( !\DATA_PATH_UNIT|LessThan0~3_combout  & ( \DATA_PATH_UNIT|LessThan0~5_combout  & ( (\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ) # (\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ) ) ) ) # ( \DATA_PATH_UNIT|LessThan0~3_combout  & ( 
// !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q  ) ) ) # ( !\DATA_PATH_UNIT|LessThan0~3_combout  & ( !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q  ) ) )

	.dataa(gnd),
	.datab(!\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.datac(!\DATA_PATH_UNIT|LessThan0~1_combout ),
	.datad(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.datae(!\DATA_PATH_UNIT|LessThan0~3_combout ),
	.dataf(!\DATA_PATH_UNIT|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector4~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector4~0 .lut_mask = 64'h00FF00FF33FF30FF;
defparam \CONTROL_UNIT|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N32
dffeas \CONTROL_UNIT|state.UPDATE_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_J .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( \CONTROL_UNIT|state.UPDATE_J~q  ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( \CONTROL_UNIT|state.UPDATE_J~q  & ( 
// (((!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ) # (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q )) # (\DATA_PATH_UNIT|w_i_en_j~q )) # (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ) ) ) ) # ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( !\CONTROL_UNIT|state.UPDATE_J~q  & ( \DATA_PATH_UNIT|w_i_en_j~q  ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( !\CONTROL_UNIT|state.UPDATE_J~q  & ( \DATA_PATH_UNIT|w_i_en_j~q  ) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0]~DUPLICATE_q ),
	.datae(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.dataf(!\CONTROL_UNIT|state.UPDATE_J~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .lut_mask = 64'h33333333F7FFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N32
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  ))

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N34
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout  & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q 
// )) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .lut_mask = 64'h0000000080808080;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N13
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N58
dffeas \CONTROL_UNIT|state.COMPARE_J~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMPARE_J~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMPARE_J~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMPARE_J~DUPLICATE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMPARE_J~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \CONTROL_UNIT|Selector5~0 (
// Equation(s):
// \CONTROL_UNIT|Selector5~0_combout  = ( \CONTROL_UNIT|state.COMPARE_J~DUPLICATE_q  & ( ((!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q  & \CONTROL_UNIT|state.WRITE_TEMP_MIN~q )) # (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ) ) ) # ( 
// !\CONTROL_UNIT|state.COMPARE_J~DUPLICATE_q  & ( (!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q  & \CONTROL_UNIT|state.WRITE_TEMP_MIN~q ) ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.datad(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.COMPARE_J~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector5~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector5~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \CONTROL_UNIT|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N50
dffeas \CONTROL_UNIT|state.WRITE_TEMP_MIN (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WRITE_TEMP_MIN .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WRITE_TEMP_MIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \CONTROL_UNIT|o_wr_en~0 (
// Equation(s):
// \CONTROL_UNIT|o_wr_en~0_combout  = ( \CONTROL_UNIT|state.WRITE_DATA_KEY~q  ) # ( !\CONTROL_UNIT|state.WRITE_DATA_KEY~q  & ( \CONTROL_UNIT|state.WRITE_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|o_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|o_wr_en~0 .extended_lut = "off";
defparam \CONTROL_UNIT|o_wr_en~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CONTROL_UNIT|o_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N55
dffeas \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|o_wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N25
dffeas \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout  = ( \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal~q  & ( !\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_p_signal~q ),
	.dataf(!\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|w_n_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal .lut_mask = 64'h0000FFFF00000000;
defparam \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder (
// Equation(s):
// \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder_combout  = ( \DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|WRITE_DATA|DETECT_EDGE|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N55
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N40
dffeas \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_wr_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_lcell_comb \CONTROL_UNIT|n_state.UPDATE_I~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.UPDATE_I~0_combout  = ( \CONTROL_UNIT|state.WRITE_DATA_KEY~q  & ( \DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|WRITE_DATA|RAM_WRITE_DATA|o_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.UPDATE_I~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N11
dffeas \CONTROL_UNIT|state.UPDATE_I (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.UPDATE_I~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_I .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_I .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout  = ( \i_start~input_o  ) # ( !\i_start~input_o  & ( (\CONTROL_UNIT|state.UPDATE_I~q  & ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ) # ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ) # 
// (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout )))) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.datad(!\CONTROL_UNIT|state.UPDATE_I~q ),
	.datae(gnd),
	.dataf(!\i_start~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .lut_mask = 64'h00FE00FEFFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N2
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N5
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\i_start~input_o ),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \i_num_elems[0]~input (
	.i(i_num_elems[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[0]~input_o ));
// synopsys translate_off
defparam \i_num_elems[0]~input .bus_hold = "false";
defparam \i_num_elems[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] & ( (\i_num_elems[2]~input_o  & (\i_num_elems[0]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] & ( (\i_num_elems[2]~input_o  & (!\i_num_elems[0]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) ) ) # ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] & ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] & ( (!\i_num_elems[2]~input_o  & (\i_num_elems[0]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] & ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] & ( (!\i_num_elems[2]~input_o  & (!\i_num_elems[0]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) ) )

	.dataa(!\i_num_elems[1]~input_o ),
	.datab(!\i_num_elems[2]~input_o ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datad(!\i_num_elems[0]~input_o ),
	.datae(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .lut_mask = 64'h8400008421000021;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout  & ( (\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout  & \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .lut_mask = 64'h0000000000550055;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N47
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N52
dffeas \o_done~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_done~reg0 .is_wysiwyg = "true";
defparam \o_done~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
