# system info ddr3_s4_uniphy_example_sim on 2011.09.28.12:48:21
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,
#
#
# Files generated for ddr3_s4_uniphy_example_sim on 2011.09.28.12:48:21
files:
filepath,kind,attributes,module,is_top
ddr3_s4_uniphy_example_sim/ddr3_s4_uniphy_example_sim.v,VERILOG,,ddr3_s4_uniphy_example_sim,true
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0,false
ddr3_s4_uniphy_example_sim/submodules/status_checker.sv,SYSTEM_VERILOG,,status_checker,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_d0.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_d0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
ddr3_s4_uniphy_example_sim/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
ddr3_s4_uniphy_example_sim/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_c0.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_c0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_clock_pair_generator.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_pll_memphy.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_dll_memphy.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_oct_control.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_controller_phy.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_memphy_top.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_read_valid_selector.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_addr_cmd_datapath.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_reset.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_addr_cmd_pads.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_memphy.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_reset_sync.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_afi_mux.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_new_io_pads.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_fr_cycle_shifter.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_read_datapath.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_write_datapath.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_hr_to_fr.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_sequencer_mux_bridge.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_phy_csr.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_iss_probe.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_flop_mem.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_nios_sequencer.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_altdqdqs.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_abstract.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altdq_dqs2_cal_delays.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/software/sequencer.c,OTHER,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/software/sequencer.h,OTHER,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_ram.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_mux.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_demux.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_addr_router.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_avalon_sc_fifo.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_addr_router_001.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_dm_decoder.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_write_decoder.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr72.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_sysclk.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_rom.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr36.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.mif,MIF,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_sequencer_rom.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_ddr3.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_datamux.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_data_decoder.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_id_router.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.mif,MIF,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.dat,DAT,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_irq_mapper.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_lfsr12.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_reset_controller.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.mif,MIF,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_reg_file.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_jumplogic.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_ram_csr.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_di_buffer.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_data_broadcast.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst.sdc,SDC,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_pattern_fifo.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_bitcheck.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_rsp_xbar_demux.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_read_datapath.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_reset_synchronizer.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_test_bench.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_tck.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cmd_xbar_mux.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.dat,DAT,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.dat,DAT,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_ram.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_cpu_inst_oci_test_bench.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_qsys_sequencer_id_router_002.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_ptr_mgr.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_sequencer_rom.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_AC_ROM.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0_inst_ROM.hex,HEX,,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0,false
ddr3_s4_uniphy_example_sim/submodules/driver_definitions.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/burst_boundary_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/lfsr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/lfsr_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/rand_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/rand_burstcount_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/rand_num_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/rand_seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/reset_sync.v,VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/scfifo_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/template_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/template_stage.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/driver_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
ddr3_s4_uniphy_example_sim/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0.c0,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_c0
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0.c0.a0,alt_mem_ddrx_mm_st_converter
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0.p0,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_if0_p0
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.d0,ddr3_s4_uniphy_example_sim_ddr3_s4_uniphy_example_sim_e0_d0
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.d0.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.d0_avl_translator,altera_merlin_master_translator
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.if0_avl_translator,altera_merlin_slave_translator
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.e0.rst_controller,altera_reset_controller
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.t0,status_checker
ddr3_s4_uniphy_example_sim.ddr3_s4_uniphy_example_sim.m0,alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en
