{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714703425928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703425932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:30:25 2024 " "Processing started: Thu May 02 20:30:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703425932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703425932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acelerometer -c acelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703425932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714703427214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714703427214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452779 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_control-rtl " "Found design unit 1: display_control-rtl" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452821 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Found entity 1: display_control" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayController-Behavioral " "Found design unit 1: DisplayController-Behavioral" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452860 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavior " "Found design unit 1: debounce-Behavior" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452907 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-Structural " "Found design unit 1: de10_lite-Structural" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452954 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714703453148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "v/reset_delay.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714703453205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10litegum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10litegum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10litegum-Structural " "Found design unit 1: de10litegum-Structural" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453218 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10litegum " "Found entity 1: de10litegum" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453250 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10litegum " "Elaborating entity \"de10litegum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714703453819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_i de10litegum.vhd(133) " "VHDL Signal Declaration warning at de10litegum.vhd(133): used implicit default value for signal \"clk_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req de10litegum.vhd(136) " "VHDL Signal Declaration warning at de10litegum.vhd(136): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack de10litegum.vhd(136) " "Verilog HDL or VHDL warning at de10litegum.vhd(136): object \"int_ack\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy_de10 de10litegum.vhd(142) " "Verilog HDL or VHDL warning at de10litegum.vhd(142): object \"rx_busy_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_error_de10 de10litegum.vhd(142) " "Verilog HDL or VHDL warning at de10litegum.vhd(142): object \"rx_error_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy_de10 de10litegum.vhd(143) " "Verilog HDL or VHDL warning at de10litegum.vhd(143): object \"tx_busy_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dec_inp de10litegum.vhd(154) " "Verilog HDL or VHDL warning at de10litegum.vhd(154): object \"dec_inp\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_adr_o de10litegum.vhd(297) " "VHDL Process Statement warning at de10litegum.vhd(297): signal \"port_adr_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_cyc_o de10litegum.vhd(298) " "VHDL Process Statement warning at de10litegum.vhd(298): signal \"port_cyc_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_stb_o de10litegum.vhd(299) " "VHDL Process Statement warning at de10litegum.vhd(299): signal \"port_stb_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_we_o de10litegum.vhd(300) " "VHDL Process Statement warning at de10litegum.vhd(300): signal \"port_we_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW de10litegum.vhd(302) " "VHDL Process Statement warning at de10litegum.vhd(302): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "switch_inp de10litegum.vhd(293) " "VHDL Process Statement warning at de10litegum.vhd(293): inferring latch(es) for signal or variable \"switch_inp\", which holds its previous value in one or more paths through the process" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_adr_o de10litegum.vhd(311) " "VHDL Process Statement warning at de10litegum.vhd(311): signal \"port_adr_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_cyc_o de10litegum.vhd(312) " "VHDL Process Statement warning at de10litegum.vhd(312): signal \"port_cyc_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_stb_o de10litegum.vhd(313) " "VHDL Process Statement warning at de10litegum.vhd(313): signal \"port_stb_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_we_o de10litegum.vhd(314) " "VHDL Process Statement warning at de10litegum.vhd(314): signal \"port_we_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR de10litegum.vhd(317) " "VHDL Process Statement warning at de10litegum.vhd(317): signal \"LEDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acc_inp de10litegum.vhd(306) " "VHDL Process Statement warning at de10litegum.vhd(306): inferring latch(es) for signal or variable \"acc_inp\", which holds its previous value in one or more paths through the process" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[0\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[0\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[1\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[1\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[2\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[2\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[3\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[3\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[4\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[4\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[5\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[5\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[6\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[6\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[7\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[7\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[0\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[0\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[1\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[1\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[2\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[2\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[3\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[3\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[4\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[4\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[5\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[5\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[6\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[6\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[7\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[7\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[0\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[0\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[1\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[1\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[2\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[2\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[3\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[3\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[4\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[4\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[5\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[5\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[6\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[6\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[7\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[7\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "de10litegum.vhd" "gumnut" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(1) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(18) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(18): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(19) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(19): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(20) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(20): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(21) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(21): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(22) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(22): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(23) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(23): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(24) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(24): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(25) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(25): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(26) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(26): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(27) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(27): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(28) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(28): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(29) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(29): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(30) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(30): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(31) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(31): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(32) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(32): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(33) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(34) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(34): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(35) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(36) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(37) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(38) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(39) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(39): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(40) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(40): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(41) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(42) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(42): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(43) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(44) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(44): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(45) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(45): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(46) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(46): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(47) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(47): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(48) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(48): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(49) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(49): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(50) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(50): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(51) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(51): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(52) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(52): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(53) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(53): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(54) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(54): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(56) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(56): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(57) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(57): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(58) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(58): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(59) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(59): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(60) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(60): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(61) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(61): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(63) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(63): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(64) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(64): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(65) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(65): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(66) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(66): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(67) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(67): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(68) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(68): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(70) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(70): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(71) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(71): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(72) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(72): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(73) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(73): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(74) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(74): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(75) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(75): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(77) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(77): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(78) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(78): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(79) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(79): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(80) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(80): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(81) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(81): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(82) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(82): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(84) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(84): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(85) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(85): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(86) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(86): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(87) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(87): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(88) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(88): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(89) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(89): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(90) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(90): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(91) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(91): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(97) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(97): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(100) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(100): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(103) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(103): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(104) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(104): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_de10 " "Elaborating entity \"uart\" for hierarchy \"uart:uart_de10\"" {  } { { "de10litegum.vhd" "uart_de10" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453964 "|de10_lite|uart:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:button_de10 " "Elaborating entity \"debounce\" for hierarchy \"debounce:button_de10\"" {  } { { "de10litegum.vhd" "button_de10" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset\"" {  } { { "de10litegum.vhd" "reset" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll spi_pll:pll " "Elaborating entity \"spi_pll\" for hierarchy \"spi_pll:pll\"" {  } { { "de10litegum.vhd" "pll" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_pll:pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "altpll_component" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_pll:pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"spi_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 277778 " "Parameter \"clk0_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""}  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703454321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll_altpll " "Found entity 1: spi_pll_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703454450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703454450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll_altpll spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated " "Elaborating entity \"spi_pll_altpll\" for hierarchy \"spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:spi_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:spi_config\"" {  } { { "de10litegum.vhd" "spi_config" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703454501 "|de10litegum|spi_ee_config:spi_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:spi_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:spi_config\|spi_controller:u_spi_controller\"" {  } { { "v/spi_ee_config.v" "u_spi_controller" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_ctrl " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_ctrl\"" {  } { { "de10litegum.vhd" "display_ctrl" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control DisplayController:display_ctrl\|display_control:Decoder_ones " "Elaborating entity \"display_control\" for hierarchy \"DisplayController:display_ctrl\|display_control:Decoder_ones\"" {  } { { "DisplayController.vhd" "Decoder_ones" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led\"" {  } { { "de10litegum.vhd" "led" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703454576 "|de10litegum|led_driver:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703454576 "|de10litegum|led_driver:led"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714703456467 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714703456467 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred because MIF is not supported for the selected family" {  } { { "data_mem.v" "DMem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714703456467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714703456467 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Mod1\"" {  } { { "DisplayController.vhd" "Mod1" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Mod0\"" {  } { { "DisplayController.vhd" "Mod0" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Div1\"" {  } { { "DisplayController.vhd" "Div1" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Div0\"" {  } { { "DisplayController.vhd" "Div0" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714703459026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Mod1\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703459292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Mod1 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703459292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_2nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Mod0\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703459934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703459934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Div1\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703460001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703460001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Div0\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703460737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703460737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703461084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703461084 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714703462345 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714703462345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[0\] " "Latch port_dat_i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[5\] " "Latch port_dat_i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[6\] " "Latch port_dat_i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[7\] " "Latch port_dat_i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[1\] " "Latch port_dat_i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[2\] " "Latch port_dat_i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[3\] " "Latch port_dat_i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[4\] " "Latch port_dat_i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 46 -1 0 } } { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 59 -1 0 } } { "v/reset_delay.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v" 4 -1 0 } } { "v/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v" 56 -1 0 } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714703462372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714703462372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703465739 "|de10litegum|HEX2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714703465739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714703466167 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703471723 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DisplayController:display_ctrl\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"DisplayController:display_ctrl\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703471828 ""} { "Info" "ISCL_SCL_CELL_NAME" "DisplayController:display_ctrl\|lpm_divide:Div0\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"DisplayController:display_ctrl\|lpm_divide:Div0\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703471828 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714703471828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg " "Generated suppressed messages file C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703472069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714703472612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703472612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[0\] " "No output dependent on input pin \"GSENSOR_INT\[0\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|GSENSOR_INT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714703473200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5333 " "Implemented 5333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5280 " "Implemented 5280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714703473200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714703473200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:31:13 2024 " "Processing ended: Thu May 02 20:31:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703473242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714703475810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703475816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:31:14 2024 " "Processing started: Thu May 02 20:31:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703475816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714703475816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off acelerometer -c acelerometer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714703475816 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714703477544 ""}
{ "Info" "0" "" "Project  = acelerometer" {  } {  } 0 0 "Project  = acelerometer" 0 0 "Fitter" 0 0 1714703477544 ""}
{ "Info" "0" "" "Revision = acelerometer" {  } {  } 0 0 "Revision = acelerometer" 0 0 "Fitter" 0 0 1714703477544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714703477868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714703477868 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "acelerometer 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"acelerometer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714703477909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714703477961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714703477961 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 200 277778 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 200 degrees (277778 ps) for spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714703478137 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714703478137 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1714703478137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714703478537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714703478574 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714703479208 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714703479241 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714703479241 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714703479246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714703479246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714703479246 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714703479246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714703479255 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 52 " "No exact pin location assignment(s) for 1 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714703480041 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714703481025 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_GSensor.sdc " "Reading SDC File: 'DE10_LITE_GSensor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714703481034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_GSensor.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703481048 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 10 MAX10_CLK1_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703481048 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703481048 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714703481048 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703481052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703481052 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1714703481052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1714703481052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714703481052 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703481084 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1714703481084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714703481112 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703481117 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703481117 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1714703481117 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714703481119 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "   1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " "   1.000 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  25.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714703481119 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714703481119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[0\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[0\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[1\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[1\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[3\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[3\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[2\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[2\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[4\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[4\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|IR\[5\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|IR\[5\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[6\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[5\] " "Destination node gumnut_with_mem:gumnut\|gumnut:core\|GPR_rs\[5\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714703481483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714703481483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux2~2  " "Automatically promoted node Mux2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 352 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_3~2  " "Automatically promoted node process_3~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_4~1  " "Automatically promoted node process_4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714703481483 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 6202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714703481483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714703482337 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714703482347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714703482347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714703482356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714703482365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714703482379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714703482379 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714703482383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714703482733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714703482738 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714703482738 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714703482761 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714703482761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714703482761 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 45 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 43 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 53 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 16 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714703482761 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714703482761 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714703482761 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714703483183 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1714703483183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714703483188 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714703483214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714703485054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714703486310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714703486388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714703498510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714703498510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714703499747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.4% " "1e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1714703505794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714703507874 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714703507874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714703798215 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714703798215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:57 " "Fitter routing operations ending: elapsed time is 00:04:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714703798220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.88 " "Total time spent on timing analysis during the Fitter is 7.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714703798555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714703798596 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1714703798596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714703800247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714703800251 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1714703800251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714703801828 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714703803151 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714703803937 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 MAX 10 " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[0\] 3.3-V LVTTL AA19 " "Pin GSENSOR_INT\[0\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[0\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL P11 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL B8 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_24 3.3-V LVTTL W6 " "Pin GPIO_24 uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_24 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_24" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL A7 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714703803978 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1714703803978 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714703803978 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714703803978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.fit.smsg " "Generated suppressed messages file C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714703804332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5833 " "Peak virtual memory: 5833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703805495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:36:45 2024 " "Processing ended: Thu May 02 20:36:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703805495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:31 " "Elapsed time: 00:05:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703805495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:27 " "Total CPU time (on all processors): 00:05:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703805495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714703805495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714703807298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703807308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:36:47 2024 " "Processing started: Thu May 02 20:36:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703807308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714703807308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off acelerometer -c acelerometer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714703807312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714703807851 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714703810264 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714703810425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703811692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:36:51 2024 " "Processing ended: Thu May 02 20:36:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703811692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703811692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703811692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714703811692 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714703812482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714703813435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703813440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:36:52 2024 " "Processing started: Thu May 02 20:36:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703813440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714703813440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta acelerometer -c acelerometer " "Command: quartus_sta acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714703813440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714703813955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714703814607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714703814607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703814651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703814655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714703815046 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_GSensor.sdc " "Reading SDC File: 'DE10_LITE_GSensor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714703815164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE_GSensor.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 10 MAX10_CLK1_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_GSensor.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_GSensor.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_GSensor.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_GSensor.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714703815181 ""}  } { { "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DE10_LITE_GSensor.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714703815181 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703815185 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714703815185 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714703815195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " "create_clock -period 1.000 -name gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714703815195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815195 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703815213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703815213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815227 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703815232 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703815232 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815232 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714703815232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714703815255 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714703815334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703815408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.003 " "Worst-case setup slack is -14.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.003          -22903.450 CLOCK_50  " "  -14.003          -22903.450 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.250            -199.949 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "  -13.250            -199.949 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661            -161.840 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.661            -161.840 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.764 " "Worst-case hold slack is -6.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.764              -7.236 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.764              -7.236 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLOCK_50  " "    0.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.514 " "Worst-case recovery slack is -4.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.514            -146.825 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.514            -146.825 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811             -12.234 CLOCK_50  " "   -0.811             -12.234 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.674 " "Worst-case removal slack is 0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 CLOCK_50  " "    0.674               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.504               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.282 " "Worst-case minimum pulse width slack is -5.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.282           -1359.549 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -5.282           -1359.549 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2970.016 CLOCK_50  " "   -3.000           -2970.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.228               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.228               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703815501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703815501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703815594 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703815594 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714703815603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714703815645 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1714703815645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714703817534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703817763 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703817763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703817907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.657 " "Worst-case setup slack is -12.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.657          -20727.447 CLOCK_50  " "  -12.657          -20727.447 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.918            -183.774 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "  -11.918            -183.774 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.617            -130.352 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.617            -130.352 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703817912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.142 " "Worst-case hold slack is -6.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.142              -6.681 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.142              -6.681 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 CLOCK_50  " "    0.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.280               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703817995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703817995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.561 " "Worst-case recovery slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561            -115.174 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.561            -115.174 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -8.892 CLOCK_50  " "   -0.640              -8.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.633 " "Worst-case removal slack is 0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 CLOCK_50  " "    0.633               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.771               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.771               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.667 " "Worst-case minimum pulse width slack is -4.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667           -1211.800 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -4.667           -1211.800 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2970.016 CLOCK_50  " "   -3.000           -2970.016 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.212               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.212               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703818146 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818146 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714703818151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~10  from: cin  to: combout " "Cell: gumnut\|core\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~12  from: cin  to: combout " "Cell: gumnut\|core\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~14  from: cin  to: combout " "Cell: gumnut\|core\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~2  from: cin  to: combout " "Cell: gumnut\|core\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~4  from: cin  to: combout " "Cell: gumnut\|core\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~6  from: cin  to: combout " "Cell: gumnut\|core\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add4~8  from: cin  to: combout " "Cell: gumnut\|core\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: cin  to: combout " "Cell: gumnut\|core\|Add5~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~10  from: datab  to: combout " "Cell: gumnut\|core\|Add5~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: cin  to: combout " "Cell: gumnut\|core\|Add5~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~12  from: datab  to: combout " "Cell: gumnut\|core\|Add5~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: cin  to: combout " "Cell: gumnut\|core\|Add5~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~20  from: datab  to: combout " "Cell: gumnut\|core\|Add5~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: cin  to: combout " "Cell: gumnut\|core\|Add5~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~22  from: datab  to: combout " "Cell: gumnut\|core\|Add5~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: cin  to: combout " "Cell: gumnut\|core\|Add5~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~24  from: datab  to: combout " "Cell: gumnut\|core\|Add5~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: cin  to: combout " "Cell: gumnut\|core\|Add5~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~28  from: datab  to: combout " "Cell: gumnut\|core\|Add5~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: cin  to: combout " "Cell: gumnut\|core\|Add5~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~32  from: datab  to: combout " "Cell: gumnut\|core\|Add5~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout " "Cell: gumnut\|core\|Add5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add5~4  from: datab  to: combout " "Cell: gumnut\|core\|Add5~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout " "Cell: gumnut\|core\|Add6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~10  from: cin  to: combout " "Cell: gumnut\|core\|Add6~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~12  from: cin  to: combout " "Cell: gumnut\|core\|Add6~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~14  from: cin  to: combout " "Cell: gumnut\|core\|Add6~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~2  from: cin  to: combout " "Cell: gumnut\|core\|Add6~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~4  from: cin  to: combout " "Cell: gumnut\|core\|Add6~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~6  from: cin  to: combout " "Cell: gumnut\|core\|Add6~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|Add6~8  from: cin  to: combout " "Cell: gumnut\|core\|Add6~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout " "Cell: gumnut\|core\|data_adr_o\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[1\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[2\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[5\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout " "Cell: gumnut\|core\|data_adr_o\[6\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714703818418 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714703818497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.977 " "Worst-case setup slack is -6.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.977            -103.109 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -6.977            -103.109 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586           -9973.812 CLOCK_50  " "   -6.586           -9973.812 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315             -65.215 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.315             -65.215 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.402 " "Worst-case hold slack is -3.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402              -3.402 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -3.402              -3.402 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.808 " "Worst-case recovery slack is -1.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -57.992 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.808             -57.992 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLOCK_50  " "    0.081               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLOCK_50  " "    0.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.634               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2839.045 CLOCK_50  " "   -3.000           -2839.045 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349            -520.995 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\]  " "   -2.349            -520.995 gumnut_with_mem:gumnut\|gumnut:core\|GPR_r2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.248               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.248               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714703818608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714703818608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714703818719 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714703818719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714703819713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714703819715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:36:59 2024 " "Processing ended: Thu May 02 20:36:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703819812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714703819812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 223 s " "Quartus Prime Full Compilation was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714703820627 ""}
