{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493975508448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493975508449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:11:48 2017 " "Processing started: Fri May 05 12:11:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493975508449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493975508449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493975508449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493975509267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_rsp_xbar_mux_001 " "Found entity 1: embcpumem_rsp_xbar_mux_001" {  } { { "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_rsp_xbar_mux " "Found entity 1: embcpumem_rsp_xbar_mux" {  } { { "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_rsp_xbar_demux_002 " "Found entity 1: embcpumem_rsp_xbar_demux_002" {  } { { "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_demux_002.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_onchip_memory2_0 " "Found entity 1: embcpumem_onchip_memory2_0" {  } { { "embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_test_bench " "Found entity 1: embcpumem_nios2_qsys_0_test_bench" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_test_bench.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_oci_test_bench " "Found entity 1: embcpumem_nios2_qsys_0_oci_test_bench" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_register_bank_a_module " "Found entity 1: embcpumem_nios2_qsys_0_register_bank_a_module" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_nios2_qsys_0_register_bank_b_module " "Found entity 2: embcpumem_nios2_qsys_0_register_bank_b_module" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "3 embcpumem_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embcpumem_nios2_qsys_0_nios2_oci_debug" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "4 embcpumem_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embcpumem_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "5 embcpumem_nios2_qsys_0_nios2_ocimem " "Found entity 5: embcpumem_nios2_qsys_0_nios2_ocimem" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "6 embcpumem_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embcpumem_nios2_qsys_0_nios2_avalon_reg" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "7 embcpumem_nios2_qsys_0_nios2_oci_break " "Found entity 7: embcpumem_nios2_qsys_0_nios2_oci_break" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "8 embcpumem_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embcpumem_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "9 embcpumem_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embcpumem_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "10 embcpumem_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embcpumem_nios2_qsys_0_nios2_oci_itrace" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "11 embcpumem_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embcpumem_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "12 embcpumem_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embcpumem_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "13 embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "14 embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "15 embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "16 embcpumem_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embcpumem_nios2_qsys_0_nios2_oci_fifo" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "17 embcpumem_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embcpumem_nios2_qsys_0_nios2_oci_pib" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "18 embcpumem_nios2_qsys_0_nios2_oci_im " "Found entity 18: embcpumem_nios2_qsys_0_nios2_oci_im" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "19 embcpumem_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embcpumem_nios2_qsys_0_nios2_performance_monitors" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "20 embcpumem_nios2_qsys_0_nios2_oci " "Found entity 20: embcpumem_nios2_qsys_0_nios2_oci" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""} { "Info" "ISGN_ENTITY_NAME" "21 embcpumem_nios2_qsys_0 " "Found entity 21: embcpumem_nios2_qsys_0" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_new_sdram_controller_0_input_efifo_module " "Found entity 1: embcpumem_new_sdram_controller_0_input_efifo_module" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509404 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_new_sdram_controller_0 " "Found entity 2: embcpumem_new_sdram_controller_0" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_irq_mapper " "Found entity 1: embcpumem_irq_mapper" {  } { { "embcpumem/synthesis/submodules/embcpumem_irq_mapper.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpumem_id_router_003.sv(48) " "Verilog HDL Declaration information at embcpumem_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpumem_id_router_003.sv(49) " "Verilog HDL Declaration information at embcpumem_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_id_router_003_default_decode " "Found entity 1: embcpumem_id_router_003_default_decode" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509414 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_id_router_003 " "Found entity 2: embcpumem_id_router_003" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpumem_id_router_002.sv(48) " "Verilog HDL Declaration information at embcpumem_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpumem_id_router_002.sv(49) " "Verilog HDL Declaration information at embcpumem_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_id_router_002_default_decode " "Found entity 1: embcpumem_id_router_002_default_decode" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509417 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_id_router_002 " "Found entity 2: embcpumem_id_router_002" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpumem_id_router.sv(48) " "Verilog HDL Declaration information at embcpumem_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpumem_id_router.sv(49) " "Verilog HDL Declaration information at embcpumem_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_id_router_default_decode " "Found entity 1: embcpumem_id_router_default_decode" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509421 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_id_router " "Found entity 2: embcpumem_id_router" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_cmd_xbar_mux " "Found entity 1: embcpumem_cmd_xbar_mux" {  } { { "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_cmd_xbar_demux_001 " "Found entity 1: embcpumem_cmd_xbar_demux_001" {  } { { "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_cmd_xbar_demux " "Found entity 1: embcpumem_cmd_xbar_demux" {  } { { "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpumem_addr_router_001.sv(48) " "Verilog HDL Declaration information at embcpumem_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpumem_addr_router_001.sv(49) " "Verilog HDL Declaration information at embcpumem_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_addr_router_001_default_decode " "Found entity 1: embcpumem_addr_router_001_default_decode" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509435 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_addr_router_001 " "Found entity 2: embcpumem_addr_router_001" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpumem_addr_router.sv(48) " "Verilog HDL Declaration information at embcpumem_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpumem_addr_router.sv(49) " "Verilog HDL Declaration information at embcpumem_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493975509438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/embcpumem_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/embcpumem_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_addr_router_default_decode " "Found entity 1: embcpumem_addr_router_default_decode" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509439 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpumem_addr_router " "Found entity 2: embcpumem_addr_router" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/direct_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/submodules/direct_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direct_vga-behavior " "Found design unit 1: direct_vga-behavior" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509879 ""} { "Info" "ISGN_ENTITY_NAME" "1 direct_vga " "Found entity 1: direct_vga" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embcpumem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embcpumem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embcpumem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embcpumem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embcpumem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509931 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "embcpumem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_width_adapter_001-rtl " "Found design unit 1: embcpumem_width_adapter_001-rtl" {  } { { "embcpumem/synthesis/embcpumem_width_adapter_001.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509944 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_width_adapter_001 " "Found entity 1: embcpumem_width_adapter_001" {  } { { "embcpumem/synthesis/embcpumem_width_adapter_001.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_width_adapter-rtl " "Found design unit 1: embcpumem_width_adapter-rtl" {  } { { "embcpumem/synthesis/embcpumem_width_adapter.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509948 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_width_adapter " "Found entity 1: embcpumem_width_adapter" {  } { { "embcpumem/synthesis/embcpumem_width_adapter.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: embcpumem_onchip_memory2_0_s1_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509954 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_onchip_memory2_0_s1_translator " "Found entity 1: embcpumem_onchip_memory2_0_s1_translator" {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509957 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509960 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509963 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: embcpumem_nios2_qsys_0_jtag_debug_module_translator" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: embcpumem_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509966 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_instruction_master_translator " "Found entity 1: embcpumem_nios2_qsys_0_instruction_master_translator" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: embcpumem_nios2_qsys_0_data_master_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509970 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_nios2_qsys_0_data_master_translator " "Found entity 1: embcpumem_nios2_qsys_0_data_master_translator" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509973 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509976 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509979 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator-rtl " "Found design unit 1: embcpumem_new_sdram_controller_0_s1_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509982 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_new_sdram_controller_0_s1_translator " "Found entity 1: embcpumem_new_sdram_controller_0_s1_translator" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem_direct_vga_0_s1_translator-rtl " "Found design unit 1: embcpumem_direct_vga_0_s1_translator-rtl" {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509985 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem_direct_vga_0_s1_translator " "Found entity 1: embcpumem_direct_vga_0_s1_translator" {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpumem/synthesis/embcpumem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpumem/synthesis/embcpumem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpumem-rtl " "Found design unit 1: embcpumem-rtl" {  } { { "embcpumem/synthesis/embcpumem.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509996 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpumem " "Found entity 1: embcpumem" {  } { { "embcpumem/synthesis/embcpumem.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaclock-SYN " "Found design unit 1: vgaclock-SYN" {  } { { "vgaClock.vhd" "" { Text "D:/speccy/my1/vgaClock.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509999 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock.vhd" "" { Text "D:/speccy/my1/vgaClock.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975509999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975509999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my1_top-rtl " "Found design unit 1: my1_top-rtl" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975510002 ""} { "Info" "ISGN_ENTITY_NAME" "1 my1_top " "Found entity 1: my1_top" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975510002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975510002 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at embcpumem_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at embcpumem_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510020 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at embcpumem_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at embcpumem_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510025 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at embcpumem_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at embcpumem_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510040 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at embcpumem_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510040 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpumem_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at embcpumem_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493975510043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my1_top " "Elaborating entity \"my1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493975510195 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST my2.vhd(34) " "VHDL Signal Declaration warning at my2.vhd(34): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1493975510197 "|my1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem embcpumem:niosinst " "Elaborating entity \"embcpumem\" for hierarchy \"embcpumem:niosinst\"" {  } { { "my2.vhd" "niosinst" { Text "D:/speccy/my1/my2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0 embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embcpumem_nios2_qsys_0\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_test_bench embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_test_bench:the_embcpumem_nios2_qsys_0_test_bench " "Elaborating entity \"embcpumem_nios2_qsys_0_test_bench\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_test_bench:the_embcpumem_nios2_qsys_0_test_bench\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_test_bench" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_register_bank_a_module embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a " "Elaborating entity \"embcpumem_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_register_bank_a" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975510633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpumem_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"embcpumem_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510634 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975510634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2h1 " "Found entity 1: altsyncram_b2h1" {  } { { "db/altsyncram_b2h1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_b2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975510757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975510757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2h1 embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b2h1:auto_generated " "Elaborating entity \"altsyncram_b2h1\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_a_module:embcpumem_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_register_bank_b_module embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b " "Elaborating entity \"embcpumem_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_register_bank_b" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpumem_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"embcpumem_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510789 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975510789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2h1 " "Found entity 1: altsyncram_c2h1" {  } { { "db/altsyncram_c2h1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_c2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975510889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975510889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2h1 embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c2h1:auto_generated " "Elaborating entity \"altsyncram_c2h1\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_register_bank_b_module:embcpumem_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_debug embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_debug" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975510932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510933 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975510933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_ocimem embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_ocimem" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_ociram_sp_ram_module embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embcpumem_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_ociram_sp_ram" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpumem_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"embcpumem_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975510958 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975510958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff81 " "Found entity 1: altsyncram_ff81" {  } { { "db/altsyncram_ff81.tdf" "" { Text "D:/speccy/my1/db/altsyncram_ff81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975511046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975511046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ff81 embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ff81:auto_generated " "Elaborating entity \"altsyncram_ff81\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_ocimem:the_embcpumem_nios2_qsys_0_nios2_ocimem\|embcpumem_nios2_qsys_0_ociram_sp_ram_module:embcpumem_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ff81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_avalon_reg embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_avalon_reg:the_embcpumem_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_avalon_reg" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_break embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_break:the_embcpumem_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_break:the_embcpumem_nios2_qsys_0_nios2_oci_break\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_break" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_xbrk embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_xbrk:the_embcpumem_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_xbrk:the_embcpumem_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_dbrk embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dbrk:the_embcpumem_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dbrk:the_embcpumem_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_itrace embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_itrace:the_embcpumem_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_itrace:the_embcpumem_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_itrace" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_dtrace embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dtrace:the_embcpumem_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dtrace:the_embcpumem_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_td_mode embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dtrace:the_embcpumem_nios2_qsys_0_nios2_oci_dtrace\|embcpumem_nios2_qsys_0_nios2_oci_td_mode:embcpumem_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_dtrace:the_embcpumem_nios2_qsys_0_nios2_oci_dtrace\|embcpumem_nios2_qsys_0_nios2_oci_td_mode:embcpumem_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_fifo embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count:embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count:embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc:embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc:embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc:embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc:embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "embcpumem_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_oci_test_bench embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_oci_test_bench:the_embcpumem_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embcpumem_nios2_qsys_0_oci_test_bench\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_fifo:the_embcpumem_nios2_qsys_0_nios2_oci_fifo\|embcpumem_nios2_qsys_0_oci_test_bench:the_embcpumem_nios2_qsys_0_oci_test_bench\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_oci_test_bench" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_pib embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_pib:the_embcpumem_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_pib:the_embcpumem_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_pib" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_nios2_oci_im embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_im:the_embcpumem_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embcpumem_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_im:the_embcpumem_nios2_qsys_0_nios2_oci_im\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_nios2_oci_im" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_wrapper embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_tck embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|embcpumem_nios2_qsys_0_jtag_debug_module_tck:the_embcpumem_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcpumem_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_sysclk embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|embcpumem_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcpumem_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "embcpumem_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975511170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511171 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975511171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpumem_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpumem_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_onchip_memory2_0 embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embcpumem_onchip_memory2_0\" for hierarchy \"embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "onchip_memory2_0" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpumem_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embcpumem_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511197 ""}  } { { "embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975511197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35d1 " "Found entity 1: altsyncram_35d1" {  } { { "db/altsyncram_35d1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_35d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493975511290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493975511290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35d1 embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_35d1:auto_generated " "Elaborating entity \"altsyncram_35d1\" for hierarchy \"embcpumem:niosinst\|embcpumem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_35d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0 embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"embcpumem_new_sdram_controller_0\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "new_sdram_controller_0" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0_input_efifo_module embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"embcpumem_new_sdram_controller_0_input_efifo_module\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|embcpumem_new_sdram_controller_0_input_efifo_module:the_embcpumem_new_sdram_controller_0_input_efifo_module\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "the_embcpumem_new_sdram_controller_0_input_efifo_module" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direct_vga embcpumem:niosinst\|direct_vga:direct_vga_0 " "Elaborating entity \"direct_vga\" for hierarchy \"embcpumem:niosinst\|direct_vga:direct_vga_0\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "direct_vga_0" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511316 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_frame direct_vga.vhd(102) " "VHDL Process Statement warning at direct_vga.vhd(102): signal \"start_frame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493975511320 "|my1_top|embcpumem:niosinst|direct_vga:direct_vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_instruction_master_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"embcpumem_nios2_qsys_0_instruction_master_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511370 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcpumem_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511372 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcpumem_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511373 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcpumem_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511373 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcpumem_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511374 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcpumem_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511374 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_data_master_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"embcpumem_nios2_qsys_0_data_master_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511400 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcpumem_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511402 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcpumem_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511402 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcpumem_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511403 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcpumem_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511403 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcpumem_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511403 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511429 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511429 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511430 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511430 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511430 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511430 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511430 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511431 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511431 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511431 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511432 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_onchip_memory2_0_s1_translator embcpumem:niosinst\|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"embcpumem_onchip_memory2_0_s1_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpumem_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511460 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpumem_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511460 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpumem_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511460 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcpumem_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511460 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpumem_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpumem_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcpumem_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpumem_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpumem_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpumem_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpumem_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcpumem_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511461 "|my1_top|embcpumem:niosinst|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpumem:niosinst\|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0_s1_translator embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"embcpumem_new_sdram_controller_0_s1_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "new_sdram_controller_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511488 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpumem_new_sdram_controller_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511490 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpumem_new_sdram_controller_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511490 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpumem_new_sdram_controller_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511490 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcpumem_new_sdram_controller_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511491 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcpumem_new_sdram_controller_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511491 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpumem_new_sdram_controller_0_s1_translator.vhd(65) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511491 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpumem_new_sdram_controller_0_s1_translator.vhd(66) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511491 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpumem_new_sdram_controller_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511492 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpumem_new_sdram_controller_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511492 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpumem_new_sdram_controller_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511492 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpumem_new_sdram_controller_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511493 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" "new_sdram_controller_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_direct_vga_0_s1_translator embcpumem:niosinst\|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator " "Elaborating entity \"embcpumem_direct_vga_0_s1_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "direct_vga_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpumem_direct_vga_0_s1_translator.vhd(54) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(54): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511524 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpumem_direct_vga_0_s1_translator.vhd(55) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(55): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511524 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpumem_direct_vga_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(56): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511524 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable embcpumem_direct_vga_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(57): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511525 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect embcpumem_direct_vga_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(58): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511525 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcpumem_direct_vga_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(59): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511526 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcpumem_direct_vga_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(60): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511526 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpumem_direct_vga_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(61): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511527 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpumem_direct_vga_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(62): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511527 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcpumem_direct_vga_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(63): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511527 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpumem_direct_vga_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511528 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpumem_direct_vga_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511528 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpumem_direct_vga_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511529 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpumem_direct_vga_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcpumem_direct_vga_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511529 "|my1_top|embcpumem:niosinst|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpumem:niosinst\|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator\|altera_merlin_slave_translator:direct_vga_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpumem:niosinst\|embcpumem_direct_vga_0_s1_translator:direct_vga_0_s1_translator\|altera_merlin_slave_translator:direct_vga_0_s1_translator\"" {  } { { "embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" "direct_vga_0_s1_translator" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_direct_vga_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcpumem:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcpumem:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcpumem:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcpumem:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511571 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511574 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511619 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511621 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511622 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511622 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511623 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511623 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511623 "|my1_top|embcpumem:niosinst|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511670 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511704 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511706 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511706 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511706 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511707 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511707 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511708 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511740 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511740 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511741 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511743 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511743 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511744 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511744 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493975511744 "|my1_top|embcpumem:niosinst|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_addr_router embcpumem:niosinst\|embcpumem_addr_router:addr_router " "Elaborating entity \"embcpumem_addr_router\" for hierarchy \"embcpumem:niosinst\|embcpumem_addr_router:addr_router\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "addr_router" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_addr_router_default_decode embcpumem:niosinst\|embcpumem_addr_router:addr_router\|embcpumem_addr_router_default_decode:the_default_decode " "Elaborating entity \"embcpumem_addr_router_default_decode\" for hierarchy \"embcpumem:niosinst\|embcpumem_addr_router:addr_router\|embcpumem_addr_router_default_decode:the_default_decode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_addr_router_001 embcpumem:niosinst\|embcpumem_addr_router_001:addr_router_001 " "Elaborating entity \"embcpumem_addr_router_001\" for hierarchy \"embcpumem:niosinst\|embcpumem_addr_router_001:addr_router_001\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "addr_router_001" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_addr_router_001_default_decode embcpumem:niosinst\|embcpumem_addr_router_001:addr_router_001\|embcpumem_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"embcpumem_addr_router_001_default_decode\" for hierarchy \"embcpumem:niosinst\|embcpumem_addr_router_001:addr_router_001\|embcpumem_addr_router_001_default_decode:the_default_decode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" "the_default_decode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router embcpumem:niosinst\|embcpumem_id_router:id_router " "Elaborating entity \"embcpumem_id_router\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router:id_router\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "id_router" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router_default_decode embcpumem:niosinst\|embcpumem_id_router:id_router\|embcpumem_id_router_default_decode:the_default_decode " "Elaborating entity \"embcpumem_id_router_default_decode\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router:id_router\|embcpumem_id_router_default_decode:the_default_decode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router_002 embcpumem:niosinst\|embcpumem_id_router_002:id_router_002 " "Elaborating entity \"embcpumem_id_router_002\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router_002:id_router_002\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "id_router_002" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router_002_default_decode embcpumem:niosinst\|embcpumem_id_router_002:id_router_002\|embcpumem_id_router_002_default_decode:the_default_decode " "Elaborating entity \"embcpumem_id_router_002_default_decode\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router_002:id_router_002\|embcpumem_id_router_002_default_decode:the_default_decode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" "the_default_decode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router_003 embcpumem:niosinst\|embcpumem_id_router_003:id_router_003 " "Elaborating entity \"embcpumem_id_router_003\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router_003:id_router_003\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "id_router_003" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_id_router_003_default_decode embcpumem:niosinst\|embcpumem_id_router_003:id_router_003\|embcpumem_id_router_003_default_decode:the_default_decode " "Elaborating entity \"embcpumem_id_router_003_default_decode\" for hierarchy \"embcpumem:niosinst\|embcpumem_id_router_003:id_router_003\|embcpumem_id_router_003_default_decode:the_default_decode\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" "the_default_decode" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter embcpumem:niosinst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"embcpumem:niosinst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "burst_adapter" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only embcpumem:niosinst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"embcpumem:niosinst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embcpumem:niosinst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embcpumem:niosinst\|altera_reset_controller:rst_controller\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "rst_controller" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embcpumem:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embcpumem:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embcpumem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_cmd_xbar_demux embcpumem:niosinst\|embcpumem_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"embcpumem_cmd_xbar_demux\" for hierarchy \"embcpumem:niosinst\|embcpumem_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "cmd_xbar_demux" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_cmd_xbar_demux_001 embcpumem:niosinst\|embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"embcpumem_cmd_xbar_demux_001\" for hierarchy \"embcpumem:niosinst\|embcpumem_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "cmd_xbar_demux_001" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_cmd_xbar_mux embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"embcpumem_cmd_xbar_mux\" for hierarchy \"embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "cmd_xbar_mux" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcpumem:niosinst\|embcpumem_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_rsp_xbar_demux_002 embcpumem:niosinst\|embcpumem_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"embcpumem_rsp_xbar_demux_002\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "rsp_xbar_demux_002" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_rsp_xbar_mux embcpumem:niosinst\|embcpumem_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"embcpumem_rsp_xbar_mux\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "rsp_xbar_mux" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcpumem:niosinst\|embcpumem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_rsp_xbar_mux_001 embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"embcpumem_rsp_xbar_mux_001\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "rsp_xbar_mux_001" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv" "arb" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcpumem:niosinst\|embcpumem_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_width_adapter embcpumem:niosinst\|embcpumem_width_adapter:width_adapter " "Elaborating entity \"embcpumem_width_adapter\" for hierarchy \"embcpumem:niosinst\|embcpumem_width_adapter:width_adapter\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "width_adapter" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embcpumem:niosinst\|embcpumem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embcpumem:niosinst\|embcpumem_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "embcpumem/synthesis/embcpumem_width_adapter.vhd" "width_adapter" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_width_adapter_001 embcpumem:niosinst\|embcpumem_width_adapter_001:width_adapter_001 " "Elaborating entity \"embcpumem_width_adapter_001\" for hierarchy \"embcpumem:niosinst\|embcpumem_width_adapter_001:width_adapter_001\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "width_adapter_001" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter embcpumem:niosinst\|embcpumem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"embcpumem:niosinst\|embcpumem_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "embcpumem/synthesis/embcpumem_width_adapter_001.vhd" "width_adapter_001" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511919 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1493975511923 "|my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493975511923 "|my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493975511923 "|my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493975511923 "|my1_top|embcpumem:niosinst|embcpumem_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpumem_irq_mapper embcpumem:niosinst\|embcpumem_irq_mapper:irq_mapper " "Elaborating entity \"embcpumem_irq_mapper\" for hierarchy \"embcpumem:niosinst\|embcpumem_irq_mapper:irq_mapper\"" {  } { { "embcpumem/synthesis/embcpumem.vhd" "irq_mapper" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock vgaClock:vgaClockInst " "Elaborating entity \"vgaClock\" for hierarchy \"vgaClock:vgaClockInst\"" {  } { { "my2.vhd" "vgaClockInst" { Text "D:/speccy/my1/my2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vgaClock:vgaClockInst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vgaClock:vgaClockInst\|altpll:altpll_component\"" {  } { { "vgaClock.vhd" "altpll_component" { Text "D:/speccy/my1/vgaClock.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaClock:vgaClockInst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vgaClock:vgaClockInst\|altpll:altpll_component\"" {  } { { "vgaClock.vhd" "" { Text "D:/speccy/my1/vgaClock.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaClock:vgaClockInst\|altpll:altpll_component " "Instantiated megafunction \"vgaClock:vgaClockInst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 29 " "Parameter \"clk1_multiply_by\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 29 " "Parameter \"clk2_multiply_by\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3000 " "Parameter \"clk2_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vgaClock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vgaClock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493975511988 ""}  } { { "vgaClock.vhd" "" { Text "D:/speccy/my1/vgaClock.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493975511988 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512696 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512696 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512696 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpumem/synthesis/embcpumem_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1493975512724 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"embcpumem:niosinst\|embcpumem_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1493975514525 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1493975514525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493975519813 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 440 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 354 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 304 -1 0 } } { "embcpumem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3740 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3167 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 4133 -1 0 } } { "embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 599 -1 0 } } { "embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493975520062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493975520062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_R\[7\] GND " "Pin \"VIDEO_R\[7\]\" is stuck at GND" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493975535561 "|my1_top|VIDEO_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_G\[7\] GND " "Pin \"VIDEO_G\[7\]\" is stuck at GND" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493975535561 "|my1_top|VIDEO_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_B\[7\] GND " "Pin \"VIDEO_B\[7\]\" is stuck at GND" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493975535561 "|my1_top|VIDEO_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pMemCke VCC " "Pin \"pMemCke\" is stuck at VCC" {  } { { "my2.vhd" "" { Text "D:/speccy/my1/my2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493975535561 "|my1_top|pMemCke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493975535561 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[31\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[31\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[29\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[29\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[27\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[27\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[25\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[25\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[23\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[23\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[21\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[21\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[19\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[19\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[17\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[17\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[15\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[15\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[13\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[13\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[11\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[11\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[9\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[9\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[7\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[7\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[5\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[5\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[3\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[3\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[1\] Low " "Register embcpumem:niosinst\|direct_vga:direct_vga_0\|in_leds\[1\] will power up to Low" {  } { { "embcpumem/synthesis/submodules/direct_vga.vhd" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/direct_vga.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1493975535609 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1493975535609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "245 " "245 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493975537649 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493975537772 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493975537773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493975537823 "|my1_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493975537823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.map.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493975538216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493975538937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493975538937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2880 " "Implemented 2880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493975539298 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493975539298 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1493975539298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2681 " "Implemented 2681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493975539298 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493975539298 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493975539298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493975539298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493975539404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:12:19 2017 " "Processing ended: Fri May 05 12:12:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493975539404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493975539404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493975539404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493975539404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493975540672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493975540673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:12:20 2017 " "Processing started: Fri May 05 12:12:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493975540673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493975540673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493975540674 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493975540790 ""}
{ "Info" "0" "" "Project  = my1" {  } {  } 0 0 "Project  = my1" 0 0 "Fitter" 0 0 1493975540791 ""}
{ "Info" "0" "" "Revision = my1_top" {  } {  } 0 0 "Revision = my1_top" 0 0 "Fitter" 0 0 1493975540791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1493975541061 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my1_top EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"my1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493975541096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493975541126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493975541126 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgaClock:vgaClockInst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vgaClock:vgaClockInst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk0 29 23 0 0 " "Implementing clock multiplication of 29, clock division of 23, and phase shift of 0 degrees (0 ps) for vgaClock:vgaClockInst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493975541167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk1 29 5 0 0 " "Implementing clock multiplication of 29, clock division of 5, and phase shift of 0 degrees (0 ps) for vgaClock:vgaClockInst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493975541167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk2 29 5 -126 -3017 " "Implementing clock multiplication of 29, clock division of 5, and phase shift of -126 degrees (-3017 ps) for vgaClock:vgaClockInst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493975541167 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1493975541167 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493975541269 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493975541281 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493975541556 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493975541556 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493975541556 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493975541556 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7635 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493975541564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7636 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493975541564 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493975541564 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493975541573 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493975542004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493975542004 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1493975542004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my1_top.sdc " "Synopsys Design Constraints File file not found: 'my1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493975542027 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493975542035 "|my1_top|CLK_20"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1493975542067 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1493975542067 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1493975542067 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1493975542067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Automatically promoted node vgaClock:vgaClockInst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542289 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgaClock:vgaClockInst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2) " "Automatically promoted node vgaClock:vgaClockInst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542289 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgaClock:vgaClockInst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaClock:vgaClockInst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2) " "Automatically promoted node vgaClock:vgaClockInst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X34_Y18_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X34_Y18_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542289 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vgaClock:vgaClockInst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 3076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embcpumem:niosinst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node embcpumem:niosinst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 210 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 3946 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node embcpumem:niosinst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "embcpumem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 3959 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2 " "Destination node embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~2" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 213 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 3987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 2923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node embcpumem:niosinst\|embcpumem_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/embcpumem_new_sdram_controller_0.v" 354 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node embcpumem:niosinst\|embcpumem_nios2_qsys_0:nios2_qsys_0\|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci\|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|embcpumem_nios2_qsys_0:nios2_qsys_0|embcpumem_nios2_qsys_0_nios2_oci:the_embcpumem_nios2_qsys_0_nios2_oci|embcpumem_nios2_qsys_0_nios2_oci_debug:the_embcpumem_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5512 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542290 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493975542290 ""}  } { { "embcpumem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcpumem/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcpumem:niosinst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493975542291 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493975542292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7533 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542292 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7624 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493975542292 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493975542292 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 7350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493975542292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493975542703 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493975542708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493975542709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493975542716 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493975543007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493975543007 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493975543013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493975543013 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493975543018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493975543340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1493975543346 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1493975543346 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493975543346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493975543444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493975544197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493975545420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493975545447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493975546268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493975546268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493975546712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "D:/speccy/my1/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493975548028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493975548028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493975548355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493975548359 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1493975548359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493975548359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1493975548502 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493975548511 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[0\] 0 " "Pin \"pMemDat\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[1\] 0 " "Pin \"pMemDat\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[2\] 0 " "Pin \"pMemDat\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[3\] 0 " "Pin \"pMemDat\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[4\] 0 " "Pin \"pMemDat\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[5\] 0 " "Pin \"pMemDat\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[6\] 0 " "Pin \"pMemDat\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[7\] 0 " "Pin \"pMemDat\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[8\] 0 " "Pin \"pMemDat\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[9\] 0 " "Pin \"pMemDat\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[10\] 0 " "Pin \"pMemDat\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[11\] 0 " "Pin \"pMemDat\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[12\] 0 " "Pin \"pMemDat\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[13\] 0 " "Pin \"pMemDat\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[14\] 0 " "Pin \"pMemDat\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemDat\[15\] 0 " "Pin \"pMemDat\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[0\] 0 " "Pin \"VIDEO_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[1\] 0 " "Pin \"VIDEO_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[2\] 0 " "Pin \"VIDEO_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[3\] 0 " "Pin \"VIDEO_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[4\] 0 " "Pin \"VIDEO_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[5\] 0 " "Pin \"VIDEO_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[6\] 0 " "Pin \"VIDEO_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[7\] 0 " "Pin \"VIDEO_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[0\] 0 " "Pin \"VIDEO_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[1\] 0 " "Pin \"VIDEO_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[2\] 0 " "Pin \"VIDEO_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[3\] 0 " "Pin \"VIDEO_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[4\] 0 " "Pin \"VIDEO_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[5\] 0 " "Pin \"VIDEO_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[6\] 0 " "Pin \"VIDEO_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[7\] 0 " "Pin \"VIDEO_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[0\] 0 " "Pin \"VIDEO_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[1\] 0 " "Pin \"VIDEO_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[2\] 0 " "Pin \"VIDEO_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[3\] 0 " "Pin \"VIDEO_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[4\] 0 " "Pin \"VIDEO_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[5\] 0 " "Pin \"VIDEO_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[6\] 0 " "Pin \"VIDEO_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[7\] 0 " "Pin \"VIDEO_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_HSYNC 0 " "Pin \"VIDEO_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_VSYNC 0 " "Pin \"VIDEO_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemClk 0 " "Pin \"pMemClk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemCke 0 " "Pin \"pMemCke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemCs_n 0 " "Pin \"pMemCs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemRas_n 0 " "Pin \"pMemRas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemCas_n 0 " "Pin \"pMemCas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemWe_n 0 " "Pin \"pMemWe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemUdq 0 " "Pin \"pMemUdq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemLdq 0 " "Pin \"pMemLdq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemBa1 0 " "Pin \"pMemBa1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemBa0 0 " "Pin \"pMemBa0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[0\] 0 " "Pin \"pMemAdr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[1\] 0 " "Pin \"pMemAdr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[2\] 0 " "Pin \"pMemAdr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[3\] 0 " "Pin \"pMemAdr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[4\] 0 " "Pin \"pMemAdr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[5\] 0 " "Pin \"pMemAdr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[6\] 0 " "Pin \"pMemAdr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[7\] 0 " "Pin \"pMemAdr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[8\] 0 " "Pin \"pMemAdr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[9\] 0 " "Pin \"pMemAdr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[10\] 0 " "Pin \"pMemAdr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pMemAdr\[11\] 0 " "Pin \"pMemAdr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1493975548577 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1493975548577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493975549413 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493975549613 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493975550519 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493975550799 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493975550848 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493975550927 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1493975550928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.fit.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493975551242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493975552130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:12:32 2017 " "Processing ended: Fri May 05 12:12:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493975552130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493975552130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493975552130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493975552130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493975553080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493975553081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:12:32 2017 " "Processing started: Fri May 05 12:12:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493975553081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493975553081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493975553081 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493975553888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493975553913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493975554284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:12:34 2017 " "Processing ended: Fri May 05 12:12:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493975554284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493975554284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493975554284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493975554284 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1493975554918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1493975555443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493975555444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:12:35 2017 " "Processing started: Fri May 05 12:12:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493975555444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493975555444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my1 -c my1_top " "Command: quartus_sta my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493975555445 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1493975555560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493975555928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493975555959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1493975555959 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493975556260 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556260 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556260 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493975556260 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1493975556260 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my1_top.sdc " "Synopsys Design Constraints File file not found: 'my1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1493975556281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1493975556291 "|my1_top|CLK_20"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556314 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556314 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1493975556316 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1493975556334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493975556359 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1493975556402 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1493975556404 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1493975556547 "|my1_top|CLK_20"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556555 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556555 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: vgaClockInst\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556555 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1493975556573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1493975556576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1493975556576 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1493975556584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493975556605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1493975556605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493975556730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:12:36 2017 " "Processing ended: Fri May 05 12:12:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493975556730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493975556730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493975556730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493975556730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493975557715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493975557716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:12:37 2017 " "Processing started: Fri May 05 12:12:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493975557716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493975557716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493975557716 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "Quartus II" 0 -1 1493975558048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493975558132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:12:38 2017 " "Processing ended: Fri May 05 12:12:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493975558132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493975558132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493975558132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493975558132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus II Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493975558740 ""}
