<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/saml21/include/periph_cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:23 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('saml21_2include_2periph__cpu_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_cpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="saml21_2include_2periph__cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2015-2016 Freie Universit√§t Berlin</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * directory for more details.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef PERIPH_CPU_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define PERIPH_CPU_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;periph_cpu_common.h&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a8b16ecf31c8d8a1420c309186fcbf5ba">   32</a></span><span class="preprocessor">#define CPU_BACKUP_RAM_NOT_RETAINED (1)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define PM_NUM_MODES           (3)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a08e55b0f087c54365f412305b4080b64">   39</a></span><span class="preprocessor">#define SAML21_PM_MODE_BACKUP  (0)  </span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a61743fc09e5b0340e047205876d71d25">   40</a></span><span class="preprocessor">#define SAML21_PM_MODE_STANDBY (1)  </span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ad7509fb585cf4c6b42ad767943419590">   41</a></span><span class="preprocessor">#define SAML21_PM_MODE_IDLE    (2)  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#afd25fd50a8900817bfd94459a93318f4">   48</a></span><span class="preprocessor">#define SAM0_GPIO_PM_BLOCK        SAML21_PM_MODE_BACKUP   </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a4f74c9ada8204de37e0554ba75c13d29">   49</a></span><span class="preprocessor">#define SAM0_RTCRTT_PM_BLOCK      SAML21_PM_MODE_BACKUP   </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a11723a78b7db8e8214ffc040931fe478">   50</a></span><span class="preprocessor">#define SAM0_SPI_PM_BLOCK         SAML21_PM_MODE_STANDBY  </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ab1249836d8a0c7f513adbb55ceef3f4b">   51</a></span><span class="preprocessor">#define SAM0_TIMER_PM_BLOCK       SAML21_PM_MODE_STANDBY  </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a8de04ad134bc36d3779c5ae51a13483b">   52</a></span><span class="preprocessor">#define SAM0_UART_PM_BLOCK        SAML21_PM_MODE_STANDBY  </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ae3eac802843c0fd0966e58090b351065">   53</a></span><span class="preprocessor">#define SAM0_USB_IDLE_PM_BLOCK    SAML21_PM_MODE_BACKUP   </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a3b9e69153b9319103017163abfe388a1">   54</a></span><span class="preprocessor">#define SAM0_USB_ACTIVE_PM_BLOCK  SAML21_PM_MODE_STANDBY  </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#ifndef PM_BLOCKER_INITIAL</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a48c3b6f4d20928e0c688bf36ed4b76a3">   62</a></span><span class="preprocessor">#define PM_BLOCKER_INITIAL      { 0, 0, 0 }</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa67031065696efef7697b5341140c1748">   70</a></span>    <a class="code hl_enumvalue" href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748">SAM0_GCLK_MAIN</a>  = 0,                 </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">   71</a></span>    <a class="code hl_enumvalue" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a> = 1,                 </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa9fe7340f432a0210661fde5a7fd357d6">   72</a></span>    <a class="code hl_enumvalue" href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6">SAM0_GCLK_32KHZ</a> = 2,                 </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc">   73</a></span>    <a class="code hl_enumvalue" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc">SAM0_GCLK_48MHZ</a> = 3,                 </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>};</div>
<div class="foldopen" id="foldopen00080" data-start="{" data-end="};">
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">   80</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a>[1][20] = {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 5), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 7),</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 1), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 3),</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 5), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 7),</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11),</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    }</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>};</div>
</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ae05b4be1e1183a16a580964ab0a0b920">   94</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ae097494b06e90c5f0d35bf578646a48e">   95</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a10c0a9a4729d18dc321ec31a3c191d4d">   96</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a5b75d8d9fb7f79d53d3e5a770b315d06">   97</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#aad4e43ca3b80fdc7bc57a6e8c8c0a31d">   98</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA04 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a0012d83231d7e6c6ab76714a1679c744">   99</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA05 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#acf3a151b15cac03a4efc710da43bc5b7">  100</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA06 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a87b22f083dc0cd95429798469db005c6">  101</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA07 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#af56cb87cbae03ca62527947369d2f3b1">  102</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB00 ADC_INPUTCTRL_MUXPOS_AIN8 </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a71c02355fb950488306787eddb2757f2">  103</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB01 ADC_INPUTCTRL_MUXPOS_AIN9 </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a1c4b0eea195cb9f074f063cd61b53f68">  104</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB02 ADC_INPUTCTRL_MUXPOS_AIN10 </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ac46bfdf085cc96c89c76a374095e6cb5">  105</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB03 ADC_INPUTCTRL_MUXPOS_AIN11 </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#abc7272e41ae9ee1183684f8f57dfa0a1">  106</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB04 ADC_INPUTCTRL_MUXPOS_AIN12 </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ad1589cb2a06b52b2c9bb42531bc3621f">  107</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB05 ADC_INPUTCTRL_MUXPOS_AIN13 </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#aa4d8313fca6d4cfd8be89600e61e085f">  108</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB06 ADC_INPUTCTRL_MUXPOS_AIN14 </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#ae91632400110d623ffed39c4e4164657">  109</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PB07 ADC_INPUTCTRL_MUXPOS_AIN15 </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a582a7a2cc35b6021d662723aca33f60c">  110</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA08 ADC_INPUTCTRL_MUXPOS_AIN16 </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a70589773a7225ca5f995b766af89b9bc">  111</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA09 ADC_INPUTCTRL_MUXPOS_AIN17 </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a267fea48f753d8c71df8231bdec26755">  112</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA10 ADC_INPUTCTRL_MUXPOS_AIN18 </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a4d29b510f0a32e29b6546cf5bc01d83d">  113</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXPOS_PA11 ADC_INPUTCTRL_MUXPOS_AIN19 </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#afee715f60e1a23b29362936da01cdea7">  115</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a5e7b462c3cd7a1df4d2f0d46cd40307a">  116</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a3c58aae6b902a1c34affff189f73ae22">  117</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PB08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a1e073a56474d22ad860c88e98fdd0e5c">  118</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PB09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#aaf89506c27e685f7a19a2be8198ff326">  119</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA04 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a6f7aebb160919d35c51bbccc0d467106">  120</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA05 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#aed6d1574094ddb72b7ed23d6b15404d4">  121</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA06 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a9d454ed0a322f256b2ccfff09c41da27">  122</a></span><span class="preprocessor">#define ADC_INPUTCTRL_MUXNEG_PA07 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a59201a381b7ecbc7a856d1d88724878e">  128</a></span><span class="preprocessor">#define DAC_RES_BITS        (12)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="saml21_2include_2periph__cpu_8h.html#a2d6ae6694d0a51952fb26d994de93d12">  133</a></span><span class="preprocessor">#define DAC_NUMOF           (2)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define RTT_MAX_VALUE       (0xffffffff)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define RTT_CLOCK_FREQUENCY (32768U)                      </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define RTT_MIN_FREQUENCY   (RTT_CLOCK_FREQUENCY / 512U)  </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define RTT_MAX_FREQUENCY   (RTT_CLOCK_FREQUENCY)         </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* determined by tests/sys/ztimer_underflow */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define RTT_MIN_OFFSET      (8U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="keyword">struct </span><a class="code hl_struct" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a> {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a70f3458e3fa71d94abcc1e4ae908674e">bootloader_size</a>            :  3; </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8f0683ff07f15761dc1fcd9de0a6281f">reserved_0</a>                 :  1; </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a88b8230dcf8238e23f6ca1f25a6823be">eeprom_size</a>                :  3; </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#abc91c442bae2e80ebfb34c4777df1f0d">reserved_1</a>                 :  1; </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a027c71bad7b453a29e340dc6d867b88e">bod33_level</a>                :  6; </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5b24690123b91a10d6d80984a8d629e5">bod33_enable</a>               :  1; </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a446a9ef0ebd1dde6d783555293b9c69a">bod33_action</a>               :  2; </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a66c7ff73a5bb150b54aa6d70647489cf">reserved_2</a>                 :  9; </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af88a3b074a95628559c2e41851162430">wdt_enable</a>                 :  1; </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ac8a22b45276cf50e28d26cc77e1803e5">wdt_always_on</a>              :  1; </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5cfb73495e0a9ff46cc942f9c384ec15">wdt_period</a>                 :  4; </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a15cd1d57413a9cf7a6f1c965fee7777b">wdt_window</a>                 :  4; </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a800fddde214decc3ecd231c49abe35b0">wdt_ewoffset</a>               :  4; </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a310d5a9f6558dac32ad9cb145d287a74">wdt_window_enable</a>          :  1; </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a375f046eed70d0d32e291191c515293e">bod33_hysteresis</a>           :  1; </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ae2cac465461c38cf49fb19c66d06ab09">reserved_3</a>                 :  6; </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    uint64_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a356c9b6acae85b8445d6ef186b378ce9">nvm_locks</a>                  : 16; </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>};</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>}</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CPU_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="agroup__drivers__periph__gpio_html_gadacfc0deb08affff1e88f9549c8e2823"><div class="ttname"><a href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a></div><div class="ttdeci">uint16_t gpio_t</div><div class="ttdoc">GPIO type identifier.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00117">periph_cpu.h:117</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdeci">@ PB</div><div class="ttdoc">port B</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdeci">@ PA</div><div class="ttdoc">port A</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da67031065696efef7697b5341140c1748">SAM0_GCLK_MAIN</a></div><div class="ttdeci">@ SAM0_GCLK_MAIN</div><div class="ttdoc">48 MHz main clock</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00075">periph_cpu.h:75</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a1b7b7893d940926615b39239ac05829da9fe7340f432a0210661fde5a7fd357d6">SAM0_GCLK_32KHZ</a></div><div class="ttdeci">@ SAM0_GCLK_32KHZ</div><div class="ttdoc">32 kHz clock</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00077">periph_cpu.h:77</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a820cce8fd2841e8f963e186bc482ff25"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a></div><div class="ttdeci">static const gpio_t sam0_adc_pins[1][20]</div><div class="ttdoc">Pins that can be used for ADC input.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00105">periph_cpu.h:105</a></div></div>
<div class="ttc" id="asaml21_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8"><div class="ttname"><a href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a></div><div class="ttdeci">@ SAM0_GCLK_TIMER</div><div class="ttdoc">4/8MHz clock for timers</div><div class="ttdef"><b>Definition</b> <a href="#l00071">periph_cpu.h:71</a></div></div>
<div class="ttc" id="asaml21_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc"><div class="ttname"><a href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc">SAM0_GCLK_48MHZ</a></div><div class="ttdeci">@ SAM0_GCLK_48MHZ</div><div class="ttdoc">48MHz clock</div><div class="ttdef"><b>Definition</b> <a href="#l00073">periph_cpu.h:73</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a></div><div class="ttdoc">NVM User Row Mapping - Dedicated Entries Config values will be applied at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00177">periph_cpu.h:177</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a027c71bad7b453a29e340dc6d867b88e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a027c71bad7b453a29e340dc6d867b88e">sam0_aux_cfg_mapping::bod33_level</a></div><div class="ttdeci">uint64_t bod33_level</div><div class="ttdoc">BOD33 threshold level at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00182">periph_cpu.h:182</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a15cd1d57413a9cf7a6f1c965fee7777b"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a15cd1d57413a9cf7a6f1c965fee7777b">sam0_aux_cfg_mapping::wdt_window</a></div><div class="ttdeci">uint64_t wdt_window</div><div class="ttdoc">WDT Window at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00189">periph_cpu.h:189</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a310d5a9f6558dac32ad9cb145d287a74"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a310d5a9f6558dac32ad9cb145d287a74">sam0_aux_cfg_mapping::wdt_window_enable</a></div><div class="ttdeci">uint64_t wdt_window_enable</div><div class="ttdoc">WDT Window mode enabled on power-on</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00191">periph_cpu.h:191</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a356c9b6acae85b8445d6ef186b378ce9"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a356c9b6acae85b8445d6ef186b378ce9">sam0_aux_cfg_mapping::nvm_locks</a></div><div class="ttdeci">uint64_t nvm_locks</div><div class="ttdoc">NVM Region Lock Bits.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00195">periph_cpu.h:195</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a375f046eed70d0d32e291191c515293e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a375f046eed70d0d32e291191c515293e">sam0_aux_cfg_mapping::bod33_hysteresis</a></div><div class="ttdeci">uint64_t bod33_hysteresis</div><div class="ttdoc">BOD33 Hysteresis configuration</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00192">periph_cpu.h:192</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a446a9ef0ebd1dde6d783555293b9c69a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a446a9ef0ebd1dde6d783555293b9c69a">sam0_aux_cfg_mapping::bod33_action</a></div><div class="ttdeci">uint64_t bod33_action</div><div class="ttdoc">BOD33 Action at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00184">periph_cpu.h:184</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5b24690123b91a10d6d80984a8d629e5"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5b24690123b91a10d6d80984a8d629e5">sam0_aux_cfg_mapping::bod33_enable</a></div><div class="ttdeci">uint64_t bod33_enable</div><div class="ttdoc">BOD33 Enable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00183">periph_cpu.h:183</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5cfb73495e0a9ff46cc942f9c384ec15"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5cfb73495e0a9ff46cc942f9c384ec15">sam0_aux_cfg_mapping::wdt_period</a></div><div class="ttdeci">uint64_t wdt_period</div><div class="ttdoc">WDT Period at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00188">periph_cpu.h:188</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a66c7ff73a5bb150b54aa6d70647489cf"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a66c7ff73a5bb150b54aa6d70647489cf">sam0_aux_cfg_mapping::reserved_2</a></div><div class="ttdeci">uint64_t reserved_2</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00185">periph_cpu.h:185</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a70f3458e3fa71d94abcc1e4ae908674e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a70f3458e3fa71d94abcc1e4ae908674e">sam0_aux_cfg_mapping::bootloader_size</a></div><div class="ttdeci">uint64_t bootloader_size</div><div class="ttdoc">BOOTPROT: Bootloader Size</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00178">periph_cpu.h:178</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a800fddde214decc3ecd231c49abe35b0"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a800fddde214decc3ecd231c49abe35b0">sam0_aux_cfg_mapping::wdt_ewoffset</a></div><div class="ttdeci">uint64_t wdt_ewoffset</div><div class="ttdoc">WDT Early Warning Interrupt Offset</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00190">periph_cpu.h:190</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a88b8230dcf8238e23f6ca1f25a6823be"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a88b8230dcf8238e23f6ca1f25a6823be">sam0_aux_cfg_mapping::eeprom_size</a></div><div class="ttdeci">uint64_t eeprom_size</div><div class="ttdoc">one of eight different EEPROM sizes</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00180">periph_cpu.h:180</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8f0683ff07f15761dc1fcd9de0a6281f"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8f0683ff07f15761dc1fcd9de0a6281f">sam0_aux_cfg_mapping::reserved_0</a></div><div class="ttdeci">uint64_t reserved_0</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00179">periph_cpu.h:179</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_abc91c442bae2e80ebfb34c4777df1f0d"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#abc91c442bae2e80ebfb34c4777df1f0d">sam0_aux_cfg_mapping::reserved_1</a></div><div class="ttdeci">uint64_t reserved_1</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00181">periph_cpu.h:181</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ac8a22b45276cf50e28d26cc77e1803e5"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ac8a22b45276cf50e28d26cc77e1803e5">sam0_aux_cfg_mapping::wdt_always_on</a></div><div class="ttdeci">uint64_t wdt_always_on</div><div class="ttdoc">WDT Always-On at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00187">periph_cpu.h:187</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ae2cac465461c38cf49fb19c66d06ab09"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ae2cac465461c38cf49fb19c66d06ab09">sam0_aux_cfg_mapping::reserved_3</a></div><div class="ttdeci">uint64_t reserved_3</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00194">periph_cpu.h:194</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af88a3b074a95628559c2e41851162430"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af88a3b074a95628559c2e41851162430">sam0_aux_cfg_mapping::wdt_enable</a></div><div class="ttdeci">uint64_t wdt_enable</div><div class="ttdoc">WDT Enable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00186">periph_cpu.h:186</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
