INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.srcs/sources_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codeworkplace/Vivado/EdgeAccelerator/test2/test2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
