{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517862026282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517862026285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 14:20:26 2018 " "Processing started: Mon Feb 05 14:20:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517862026285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517862026285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_task3 -c btc_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_task3 -c btc_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517862026285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517862026899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517862026899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 4/task 1/cpc_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 4/task 1/cpc_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpc_2bit-dataflow " "Found design unit 1: cpc_2bit-dataflow" {  } { { "../task 1/cpc_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 1/cpc_2bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036692 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpc_2bit " "Found entity 1: cpc_2bit" {  } { { "../task 1/cpc_2bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 1/cpc_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517862036692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece 371/ece-371/lab 4/task 2/btc_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ece 371/ece-371/lab 4/task 2/btc_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btc_8bit-structure " "Found design unit 1: btc_8bit-structure" {  } { { "../task 2/btc_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 2/btc_8bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036705 ""} { "Info" "ISGN_ENTITY_NAME" "1 btc_8bit " "Found entity 1: btc_8bit" {  } { { "../task 2/btc_8bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 2/btc_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517862036705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "btc_32bit.vhd 2 1 " "Using design file btc_32bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btc_32bit-structure " "Found design unit 1: btc_32bit-structure" {  } { { "btc_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 3/btc_32bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036771 ""} { "Info" "ISGN_ENTITY_NAME" "1 btc_32bit " "Found entity 1: btc_32bit" {  } { { "btc_32bit.vhd" "" { Text "H:/ECE 371/ECE-371/lab 4/task 3/btc_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517862036771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517862036771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "btc_32bit " "Elaborating entity \"btc_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517862036775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "btc_8bit btc_8bit:btc_8bit_1 A:structure " "Elaborating entity \"btc_8bit\" using architecture \"A:structure\" for hierarchy \"btc_8bit:btc_8bit_1\"" {  } { { "btc_32bit.vhd" "btc_8bit_1" { Text "H:/ECE 371/ECE-371/lab 4/task 3/btc_32bit.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517862036891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cpc_2bit btc_8bit:btc_8bit_1\|cpc_2bit:cpc_2bit1 A:dataflow " "Elaborating entity \"cpc_2bit\" using architecture \"A:dataflow\" for hierarchy \"btc_8bit:btc_8bit_1\|cpc_2bit:cpc_2bit1\"" {  } { { "../task 2/btc_8bit.vhd" "cpc_2bit1" { Text "H:/ECE 371/ECE-371/lab 4/task 2/btc_8bit.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517862036953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517862038037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517862038990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517862038990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517862039981 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517862039981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517862039981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517862039981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517862040154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 14:20:40 2018 " "Processing ended: Mon Feb 05 14:20:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517862040154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517862040154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517862040154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517862040154 ""}
