Classic Timing Analyzer report for ProjetoSDU2
Wed Dec 11 13:39:48 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.639 ns                         ; memory:comb_4|inX[0]                   ; inX[0]                                 ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 198.77 MHz ( period = 5.031 ns ) ; memory:comb_4|controllerInstruction[2] ; controller:cont|Tz[1]                  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter:comb_3|counterOut[1]           ; memory:comb_4|controllerInstruction[1] ; clock      ; clock    ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                        ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; memory:comb_4|controllerInstruction[2] ; controller:cont|Ty[0]        ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; memory:comb_4|controllerInstruction[2] ; controller:cont|Tx[1]        ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; memory:comb_4|controllerInstruction[2] ; controller:cont|Ty[1]        ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; memory:comb_4|controllerInstruction[2] ; controller:cont|Tz[0]        ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 198.77 MHz ( period = 5.031 ns )               ; memory:comb_4|controllerInstruction[2] ; controller:cont|Tz[1]        ; clock      ; clock    ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; memory:comb_4|controllerInstruction[1] ; controller:cont|Ty[0]        ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; memory:comb_4|controllerInstruction[1] ; controller:cont|Tx[1]        ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; memory:comb_4|controllerInstruction[1] ; controller:cont|Ty[1]        ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; memory:comb_4|controllerInstruction[1] ; controller:cont|Tz[0]        ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; memory:comb_4|controllerInstruction[1] ; controller:cont|Tz[1]        ; clock      ; clock    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 238.32 MHz ( period = 4.196 ns )               ; memory:comb_4|controllerInstruction[0] ; controller:cont|Ty[0]        ; clock      ; clock    ; None                        ; None                      ; 0.620 ns                ;
; N/A   ; 238.44 MHz ( period = 4.194 ns )               ; memory:comb_4|controllerInstruction[0] ; controller:cont|Tz[1]        ; clock      ; clock    ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; 238.55 MHz ( period = 4.192 ns )               ; memory:comb_4|controllerInstruction[0] ; controller:cont|Ty[1]        ; clock      ; clock    ; None                        ; None                      ; 0.616 ns                ;
; N/A   ; 238.66 MHz ( period = 4.190 ns )               ; memory:comb_4|controllerInstruction[0] ; controller:cont|Tx[1]        ; clock      ; clock    ; None                        ; None                      ; 0.614 ns                ;
; N/A   ; 238.83 MHz ( period = 4.187 ns )               ; memory:comb_4|controllerInstruction[0] ; controller:cont|Tz[0]        ; clock      ; clock    ; None                        ; None                      ; 0.611 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[1]           ; counter:comb_3|counterOut[0] ; clock      ; clock    ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[2]           ; counter:comb_3|counterOut[0] ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[1]           ; counter:comb_3|counterOut[2] ; clock      ; clock    ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[0]           ; counter:comb_3|counterOut[2] ; clock      ; clock    ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[0]           ; counter:comb_3|counterOut[1] ; clock      ; clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[2]           ; counter:comb_3|counterOut[1] ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[1]           ; counter:comb_3|counterOut[1] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[2]           ; counter:comb_3|counterOut[2] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:comb_3|counterOut[0]           ; counter:comb_3|counterOut[0] ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[1] ; memory:comb_4|controllerInstruction[1] ; clock      ; clock    ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[0] ; memory:comb_4|controllerInstruction[0] ; clock      ; clock    ; None                       ; None                       ; 0.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[2] ; memory:comb_4|controllerInstruction[2] ; clock      ; clock    ; None                       ; None                       ; 0.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[0] ; memory:comb_4|inX[0]                   ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[1] ; memory:comb_4|inX[0]                   ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[1] ; memory:comb_4|inX[1]                   ; clock      ; clock    ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[2] ; memory:comb_4|inX[1]                   ; clock      ; clock    ; None                       ; None                       ; 1.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:comb_3|counterOut[0] ; memory:comb_4|inX[1]                   ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
+------------------------------------------+------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                ;
+-------+--------------+------------+----------------------------------------+--------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To                       ; From Clock ;
+-------+--------------+------------+----------------------------------------+--------------------------+------------+
; N/A   ; None         ; 9.639 ns   ; memory:comb_4|inX[0]                   ; inX[0]                   ; clock      ;
; N/A   ; None         ; 9.626 ns   ; memory:comb_4|controllerInstruction[2] ; controllerInstruction[2] ; clock      ;
; N/A   ; None         ; 9.499 ns   ; memory:comb_4|controllerInstruction[1] ; controllerInstruction[1] ; clock      ;
; N/A   ; None         ; 9.090 ns   ; memory:comb_4|controllerInstruction[0] ; controllerInstruction[0] ; clock      ;
; N/A   ; None         ; 9.065 ns   ; memory:comb_4|inX[1]                   ; inX[1]                   ; clock      ;
; N/A   ; None         ; 6.875 ns   ; controller:cont|Tx[1]                  ; Tx[1]                    ; clock      ;
; N/A   ; None         ; 6.682 ns   ; counter:comb_3|counterOut[1]           ; count[1]                 ; clock      ;
; N/A   ; None         ; 6.390 ns   ; controller:cont|Ty[0]                  ; Ty[0]                    ; clock      ;
; N/A   ; None         ; 5.825 ns   ; counter:comb_3|counterOut[0]           ; count[0]                 ; clock      ;
; N/A   ; None         ; 5.746 ns   ; counter:comb_3|counterOut[2]           ; count[2]                 ; clock      ;
; N/A   ; None         ; 5.666 ns   ; controller:cont|Ty[0]                  ; Tx[0]                    ; clock      ;
; N/A   ; None         ; 5.659 ns   ; controller:cont|Tz[1]                  ; Tz[1]                    ; clock      ;
; N/A   ; None         ; 5.658 ns   ; controller:cont|Tz[0]                  ; Tz[0]                    ; clock      ;
; N/A   ; None         ; 5.642 ns   ; controller:cont|Ty[1]                  ; Ty[1]                    ; clock      ;
+-------+--------------+------------+----------------------------------------+--------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Dec 11 13:39:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSDU2 -c ProjetoSDU2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "memory:comb_4|controllerInstruction[1]" is a latch
    Warning: Node "memory:comb_4|controllerInstruction[2]" is a latch
    Warning: Node "memory:comb_4|controllerInstruction[0]" is a latch
    Warning: Node "memory:comb_4|inX[0]" is a latch
    Warning: Node "memory:comb_4|inX[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "memory:comb_4|Mux6~0" as buffer
    Info: Detected ripple clock "counter:comb_3|counterOut[2]" as buffer
    Info: Detected ripple clock "counter:comb_3|counterOut[1]" as buffer
Info: Clock "clock" has Internal fmax of 198.77 MHz between source register "memory:comb_4|controllerInstruction[2]" and destination register "controller:cont|Ty[0]" (period= 5.031 ns)
    Info: + Longest register to register delay is 1.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 7; REG Node = 'memory:comb_4|controllerInstruction[2]'
        Info: 2: + IC(0.272 ns) + CELL(0.225 ns) = 0.497 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 5; COMB Node = 'controller:cont|Ty[0]~0'
        Info: 3: + IC(0.215 ns) + CELL(0.746 ns) = 1.458 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'controller:cont|Ty[0]'
        Info: Total cell delay = 0.971 ns ( 66.60 % )
        Info: Total interconnect delay = 0.487 ns ( 33.40 % )
    Info: - Smallest clock skew is -3.483 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'controller:cont|Ty[0]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "clock" to source register is 5.948 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3|counterOut[1]'
            Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4|Mux6~0'
            Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4|Mux6~0clkctrl'
            Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.948 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 7; REG Node = 'memory:comb_4|controllerInstruction[2]'
            Info: Total cell delay = 1.844 ns ( 31.00 % )
            Info: Total interconnect delay = 4.104 ns ( 69.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:comb_3|counterOut[1]" and destination pin or register "memory:comb_4|controllerInstruction[1]" for clock "clock" (Hold time is 2.746 ns)
    Info: + Largest clock skew is 3.399 ns
        Info: + Longest clock path from clock "clock" to destination register is 5.948 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3|counterOut[1]'
            Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4|Mux6~0'
            Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4|Mux6~0clkctrl'
            Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.948 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 6; REG Node = 'memory:comb_4|controllerInstruction[1]'
            Info: Total cell delay = 1.844 ns ( 31.00 % )
            Info: Total interconnect delay = 4.104 ns ( 69.00 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
            Info: 2: + IC(1.077 ns) + CELL(0.618 ns) = 2.549 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3|counterOut[1]'
            Info: Total cell delay = 1.472 ns ( 57.75 % )
            Info: Total interconnect delay = 1.077 ns ( 42.25 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3|counterOut[1]'
        Info: 2: + IC(0.334 ns) + CELL(0.225 ns) = 0.559 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 6; REG Node = 'memory:comb_4|controllerInstruction[1]'
        Info: Total cell delay = 0.225 ns ( 40.25 % )
        Info: Total interconnect delay = 0.334 ns ( 59.75 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "inX[0]" through register "memory:comb_4|inX[0]" is 9.639 ns
    Info: + Longest clock path from clock "clock" to source register is 5.947 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'
        Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3|counterOut[1]'
        Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4|Mux6~0'
        Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4|Mux6~0clkctrl'
        Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 5.947 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; REG Node = 'memory:comb_4|inX[0]'
        Info: Total cell delay = 1.844 ns ( 31.01 % )
        Info: Total interconnect delay = 4.103 ns ( 68.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; REG Node = 'memory:comb_4|inX[0]'
        Info: 2: + IC(1.704 ns) + CELL(1.988 ns) = 3.692 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'inX[0]'
        Info: Total cell delay = 1.988 ns ( 53.85 % )
        Info: Total interconnect delay = 1.704 ns ( 46.15 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Wed Dec 11 13:39:48 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


