[globals/init_openram]: Initializing OpenRAM...
[globals/setup_paths]: Temporary files saved in /tmp/openram_mrg_21736_temp/
[globals/read_config]: Configuration file is /soe/mrg/OpenRAM/lib/freepdk45/configs/sram_1rw_8b_512w_1bank_freepdk45.py
[globals/read_config]: Output saved in ./
[globals/import_tech]: Technology path is /soe/mrg/OpenRAM/technology/freepdk45/
|==============================================================================|
|=========                      OpenRAM Compiler                      =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========     University of California Santa Cruz CE Department      =========|
|=========                                                            =========|
|=========         VLSI Computer Architecture Research Group          =========|
|=========          Oklahoma State University ECE Department          =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========           Temp dir: /tmp/openram_mrg_21736_temp/           =========|
|==============================================================================|
Output files are sram_1rw_8b_512w_4bank_freepdk45.(sp|gds|v|lib|lef)
Technology: freepdk45
Word size: 8
Words: 512
Banks: 4
[globals/get_tool]: Using DRC: /bsoe/software/mentor/calibre/aoi_cal_2017.3_29.23/bin/calibre
[globals/get_tool]: Using LVS: /bsoe/software/mentor/calibre/aoi_cal_2017.3_29.23/bin/calibre
[globals/get_tool]: Using PEX: /bsoe/software/mentor/calibre/aoi_cal_2017.3_29.23/bin/calibre
** Start: 2018-02-24 05:27:47.667578 seconds
[sram/compute_sizes]: Words per row: 4
[control_logic/__init__]: Creating control_logic
[ms_flop_array/__init__]: Creating msf_control
[verify.calibre/run_drc]: msf_control	Geometries: 1768	Checks: 167	Errors: 0
[bitcell_array/__init__]: Creating bitline_load 7 x 1
[verify.calibre/run_drc]: bitline_load	Geometries: 2147	Checks: 167	Errors: 0
[verify.calibre/run_drc]: delay_chain	Geometries: 906	Checks: 167	Errors: 0
[verify.calibre/run_drc]: replica_bitline	Geometries: 3446	Checks: 167	Errors: 0
[verify.calibre/run_drc]: control_logic	Geometries: 6991	Checks: 167	Errors: 0
[bitcell_array/__init__]: Creating bitcell_array 32 x 32
[verify.calibre/run_drc]: bitcell_array	Geometries: 311458	Checks: 167	Errors: 0
[precharge_array/__init__]: Creating precharge_array
[verify.calibre/run_drc]: precharge	Geometries: 86	Checks: 167	Errors: 0
[verify.calibre/run_drc]: precharge_array	Geometries: 5570	Checks: 167	Errors: 0
[single_level_column_mux_array/__init__]: Creating columnmux_array
[verify.calibre/run_drc]: columnmux_array	Geometries: 3029	Checks: 167	Errors: 0
[sense_amp_array/__init__]: Creating sense_amp_array
[verify.calibre/run_drc]: sense_amp_array	Geometries: 1987	Checks: 167	Errors: 0
[write_driver_array/__init__]: Creating write_driver_array
[verify.calibre/run_drc]: write_driver_array	Geometries: 2595	Checks: 167	Errors: 0
[verify.calibre/run_drc]: pre2x4	Geometries: 969	Checks: 167	Errors: 0
[verify.calibre/run_drc]: pre3x8	Geometries: 2251	Checks: 167	Errors: 0
[verify.calibre/run_drc]: hierarchical_decoder_32rows	Geometries: 9834	Checks: 167	Errors: 0
[ms_flop_array/__init__]: Creating msf_address
[verify.calibre/run_drc]: msf_address	Geometries: 4116	Checks: 167	Errors: 0
[ms_flop_array/__init__]: Creating msf_data_in
[verify.calibre/run_drc]: msf_data_in	Geometries: 4710	Checks: 167	Errors: 0
[tri_gate_array/__init__]: Creating tri_gate_array
[verify.calibre/run_drc]: tri_gate_array	Geometries: 1428	Checks: 167	Errors: 0
[verify.calibre/run_drc]: wordline_driver	Geometries: 8770	Checks: 167	Errors: 0
[verify.calibre/run_drc]: bank	Geometries: 366234	Checks: 167	Errors: 0
[ms_flop_array/__init__]: Creating msb_address
[verify.calibre/run_drc]: msb_address	Geometries: 1181	Checks: 167	Errors: 0
[verify.calibre/run_drc]: sram_1rw_8b_512w_4bank_freepdk45	Geometries: 1621777	Checks: 167	Errors: 0
** SRAM creation: 151.4 seconds
SP: Writing to ./sram_1rw_8b_512w_4bank_freepdk45.sp
** Spice writing: 0.0 seconds
[globals/get_tool]: Using spice: /bsoe/software/synopsys/xa/bin/xa
LIB: Characterizing... 
Performing simulation-based characterization with xa
Trimming netlist to speed up characterization.
[characterizer.lib/prepare_tables]: Loads: [ 0.052275  0.2091    1.6728  ]
[characterizer.lib/prepare_tables]: Slews: [ 0.00125  0.005    0.04   ]
[characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[characterizer.lib/characterize_corners]: Writing to ./sram_1rw_8b_512w_4bank_freepdk45_TT_1p0V_25C.lib
[characterizer.trim_spice/__init__]: Trimming non-critical cells to speed-up characterization: /tmp/openram_mrg_21736_temp/reduced.sp.
[characterizer.trim_spice/trim]: Keeping 111111111 address
[characterizer.trim_spice/trim]: Keeping 7 data bit
[characterizer.trim_spice/trim]: Keeping bl[31] (trimming other BLs)
[characterizer.trim_spice/trim]: Keeping wl[127] (trimming other WLs)
[characterizer.delay/find_feasible_period]: Trying feasible period: 5.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 10.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 20.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 40.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 80.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 160.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 320.0ns
[characterizer.delay/find_feasible_period]: Trying feasible period: 640.0ns
ERROR: file delay.py: line 309: Timed out, could not find a feasible period.
