<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/gravity_ap_fdiv_14_no_dsp_32.vhd:195]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.gravity_CRTLS_s_axi&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture gravity_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.gravity_ap_fadd_3_full_dsp_32 [gravity_ap_fadd_3_full_dsp_32_de...]&#xD;&#xA;Compiling module xil_defaultlib.gravity_fadd_32nsbkb&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture gravity_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.gravity_ap_fmul_2_max_dsp_32 [gravity_ap_fmul_2_max_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.gravity_fmul_32nscud(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=13,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=12,fast_input=true...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=12,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=12,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture gravity_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.gravity_ap_fdiv_14_no_dsp_32 [gravity_ap_fdiv_14_no_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.gravity_fdiv_32nsdEe(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.gravity&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTLS&#xD;&#xA;Compiling module xil_defaultlib.apatb_gravity_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot gravity&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source F:/Machine-Learning/vivado_labs/Lab_5/solution1/sim/verilog/xsim.dir/gravity/webtalk/xsim_webtalk.tcl -notrace" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:43.361+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.600+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.589+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.577+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.566+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.512+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.473+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.459+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/gravity_ap_fmul_2_max_dsp_32.vhd:195]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:31.424+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:30.206+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:30.198+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.894+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.883+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.871+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.859+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.848+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.837+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.823+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.808+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.794+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.781+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:29.766+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/gravity_ap_fadd_3_full_dsp_32.vhd:195]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:28.586+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:25.394+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:25.384+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.288+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.278+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.267+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.257+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.246+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.227+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.208+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.191+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:24.125+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:23.998+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:23.846+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:23.836+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:23.487+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:22.564+0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="Lab_5" solutionName="solution1" date="2023-07-09T17:39:18.076+0500" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
