#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\ENVIRO~1\iverilog\lib\ivl\va_math.vpi";
S_000002c188d3b020 .scope module, "tb_MIPS_Multi_Cycle" "tb_MIPS_Multi_Cycle" 2 18;
 .timescale -12 -12;
v000002c188d84080_0 .var "clk", 0 0;
v000002c188d843a0_0 .var "cnt", 31 0;
v000002c188d83900_0 .var "rst_n", 0 0;
E_000002c188d2b750 .event negedge, v000002c188d376c0_0;
S_000002c188cd2f20 .scope module, "u_MIPS_Multi_Cycle" "MIPS_Multi_Cycle" 2 57, 3 17 0, S_000002c188d3b020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_000002c188d1ccf0 .functor AND 1, v000002c188d37620_0, L_000002c18915b340, C4<1>, C4<1>;
L_000002c188d1c900 .functor OR 1, L_000002c188d1ccf0, v000002c188d38980_0, C4<0>, C4<0>;
v000002c188d841c0_0 .net "A", 31 0, v000002c188d81f40_0;  1 drivers
v000002c188d82dc0_0 .net "ALUControl", 2 0, v000002c188d36f40_0;  1 drivers
v000002c188d84620_0 .net "ALUOp", 1 0, v000002c188d38840_0;  1 drivers
v000002c188d84440_0 .net "ALUOut", 31 0, v000002c188d37260_0;  1 drivers
v000002c188d82e60_0 .net "ALUResult", 31 0, v000002c188d385c0_0;  1 drivers
v000002c188d83040_0 .net "ALUSrcA", 0 0, v000002c188d37760_0;  1 drivers
v000002c188d83a40_0 .net "ALUSrcB", 1 0, v000002c188d380c0_0;  1 drivers
v000002c188d83720_0 .net "Adr", 31 0, L_000002c188d832c0;  1 drivers
v000002c188d82f00_0 .net "B", 31 0, v000002c188d80b40_0;  1 drivers
v000002c188d84800_0 .net "Branch", 0 0, v000002c188d37620_0;  1 drivers
v000002c188d83d60_0 .net "Data", 31 0, v000002c188d15690_0;  1 drivers
v000002c188d83ea0_0 .net "IRWrite", 0 0, v000002c188d38200_0;  1 drivers
v000002c188d84260_0 .net "Instr", 31 0, v000002c188d80500_0;  1 drivers
v000002c188d83c20_0 .net "IorD", 0 0, v000002c188d37800_0;  1 drivers
v000002c188d844e0_0 .net "MemWrite", 0 0, v000002c188d382a0_0;  1 drivers
v000002c188d83860_0 .net "MemtoReg", 0 0, v000002c188d37d00_0;  1 drivers
v000002c188d83cc0_0 .net "PC", 31 0, v000002c188d80960_0;  1 drivers
v000002c188d82d20_0 .net "PCEn", 0 0, L_000002c188d1c900;  1 drivers
v000002c188d83e00_0 .net "PCSrc", 1 0, v000002c188d37da0_0;  1 drivers
v000002c188d846c0_0 .net "PCWrite", 0 0, v000002c188d38980_0;  1 drivers
v000002c188d82fa0_0 .net "RegDst", 0 0, v000002c188d38b60_0;  1 drivers
v000002c188d83f40_0 .net "RegWrite", 0 0, v000002c188d38ca0_0;  1 drivers
v000002c188d83400_0 .net "SignImm", 31 0, L_000002c18915a620;  1 drivers
v000002c188d83b80_0 .net "WriteReg", 4 0, L_000002c188d84a80;  1 drivers
v000002c188d848a0_0 .net "WriteRegData", 31 0, L_000002c188d83220;  1 drivers
v000002c188d83680_0 .net "Zero", 0 0, L_000002c18915b340;  1 drivers
v000002c188d83fe0_0 .net *"_ivl_0", 0 0, L_000002c188d1ccf0;  1 drivers
v000002c188d835e0_0 .net *"_ivl_5", 4 0, L_000002c188d84580;  1 drivers
v000002c188d830e0_0 .net *"_ivl_7", 4 0, L_000002c188d84760;  1 drivers
v000002c188d84940_0 .net "clk", 0 0, v000002c188d84080_0;  1 drivers
v000002c188d849e0_0 .net "rst_n", 0 0, v000002c188d83900_0;  1 drivers
L_000002c188d84580 .part v000002c188d80500_0, 11, 5;
L_000002c188d84760 .part v000002c188d80500_0, 16, 5;
L_000002c188d84a80 .functor MUXZ 5, L_000002c188d84760, L_000002c188d84580, v000002c188d38b60_0, C4<>;
L_000002c188d83220 .functor MUXZ 32, v000002c188d37260_0, v000002c188d15690_0, v000002c188d37d00_0, C4<>;
L_000002c188d83360 .part v000002c188d80500_0, 0, 26;
L_000002c18915a440 .part v000002c188d80500_0, 26, 6;
L_000002c18915a580 .part v000002c188d80500_0, 21, 5;
L_000002c18915b200 .part v000002c188d80500_0, 16, 5;
L_000002c18915a6c0 .part v000002c188d80500_0, 0, 16;
L_000002c18915bde0 .part v000002c188d80500_0, 0, 6;
S_000002c188cd30b0 .scope module, "u_ALU" "ALU" 3 120, 4 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ALUSrcA";
    .port_info 2 /INPUT 2 "ALUSrcB";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "SignImm";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "ALUResult";
    .port_info 10 /OUTPUT 1 "Zero";
v000002c188d38340_0 .net "A", 31 0, v000002c188d81f40_0;  alias, 1 drivers
v000002c188d388e0_0 .net "ALUControl", 2 0, v000002c188d36f40_0;  alias, 1 drivers
v000002c188d37260_0 .var "ALUOut", 31 0;
v000002c188d385c0_0 .var "ALUResult", 31 0;
v000002c188d37300_0 .net "ALUSrcA", 0 0, v000002c188d37760_0;  alias, 1 drivers
v000002c188d373a0_0 .net "ALUSrcB", 1 0, v000002c188d380c0_0;  alias, 1 drivers
v000002c188d371c0_0 .net "B", 31 0, v000002c188d80b40_0;  alias, 1 drivers
v000002c188d379e0_0 .net "PC", 31 0, v000002c188d80960_0;  alias, 1 drivers
v000002c188d37ee0_0 .net "SignImm", 31 0, L_000002c18915a620;  alias, 1 drivers
v000002c188d37580_0 .var "SrcA", 31 0;
v000002c188d37940_0 .var "SrcB", 31 0;
v000002c188d38700_0 .net "Zero", 0 0, L_000002c18915b340;  alias, 1 drivers
L_000002c189102258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c188d37f80_0 .net/2u *"_ivl_0", 31 0, L_000002c189102258;  1 drivers
v000002c188d38020_0 .net *"_ivl_2", 0 0, L_000002c18915b2a0;  1 drivers
L_000002c1891022a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c188d38ac0_0 .net/2u *"_ivl_4", 0 0, L_000002c1891022a0;  1 drivers
L_000002c1891022e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c188d36fe0_0 .net/2u *"_ivl_6", 0 0, L_000002c1891022e8;  1 drivers
v000002c188d376c0_0 .net "clk", 0 0, v000002c188d84080_0;  alias, 1 drivers
E_000002c188d2b950 .event posedge, v000002c188d376c0_0;
E_000002c188d2b790 .event anyedge, v000002c188d388e0_0, v000002c188d37580_0, v000002c188d37940_0;
E_000002c188d2b990/0 .event anyedge, v000002c188d37300_0, v000002c188d38340_0, v000002c188d379e0_0, v000002c188d373a0_0;
E_000002c188d2b990/1 .event anyedge, v000002c188d371c0_0, v000002c188d37ee0_0;
E_000002c188d2b990 .event/or E_000002c188d2b990/0, E_000002c188d2b990/1;
L_000002c18915b2a0 .cmp/ne 32, v000002c188d385c0_0, L_000002c189102258;
L_000002c18915b340 .functor MUXZ 1, L_000002c1891022e8, L_000002c1891022a0, L_000002c18915b2a0, C4<>;
S_000002c188cd7cf0 .scope module, "u_ALU_Control_Unit" "ALU_Control_Unit" 3 114, 5 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v000002c188d36f40_0 .var "ALUControl", 2 0;
v000002c188d37b20_0 .net "ALUOp", 1 0, v000002c188d38840_0;  alias, 1 drivers
v000002c188d37bc0_0 .net "Funct", 5 0, L_000002c18915bde0;  1 drivers
E_000002c188d2b9d0 .event anyedge, v000002c188d37b20_0, v000002c188d37bc0_0;
S_000002c188cd7e80 .scope module, "u_Control_Unit" "Control_Unit" 3 79, 6 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 6 "Opcode";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "IorD";
    .port_info 7 /OUTPUT 2 "PCSrc";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 1 "ALUSrcA";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "PCWrite";
    .port_info 13 /OUTPUT 1 "Branch";
    .port_info 14 /OUTPUT 1 "RegWrite";
P_000002c188cccb50 .param/l "S0_Fetch" 0 6 41, C4<0000>;
P_000002c188cccb88 .param/l "S10_ADDI_Writeback" 0 6 44, C4<1010>;
P_000002c188cccbc0 .param/l "S11_Jump" 0 6 44, C4<1011>;
P_000002c188cccbf8 .param/l "S1_Decode" 0 6 41, C4<0001>;
P_000002c188cccc30 .param/l "S2_MemAdr" 0 6 41, C4<0010>;
P_000002c188cccc68 .param/l "S3_MemRead" 0 6 42, C4<0011>;
P_000002c188cccca0 .param/l "S4_MemWriteback" 0 6 42, C4<0100>;
P_000002c188ccccd8 .param/l "S5_MemWrite" 0 6 42, C4<0101>;
P_000002c188cccd10 .param/l "S6_Execute" 0 6 43, C4<0110>;
P_000002c188cccd48 .param/l "S7_ALU_Writeback" 0 6 43, C4<0111>;
P_000002c188cccd80 .param/l "S8_Branch" 0 6 43, C4<1000>;
P_000002c188cccdb8 .param/l "S9_ADDI" 0 6 44, C4<1001>;
v000002c188d38840_0 .var "ALUOp", 1 0;
v000002c188d37760_0 .var "ALUSrcA", 0 0;
v000002c188d380c0_0 .var "ALUSrcB", 1 0;
v000002c188d37620_0 .var "Branch", 0 0;
v000002c188d38a20_0 .var "Current_State", 3 0;
v000002c188d38200_0 .var "IRWrite", 0 0;
v000002c188d37800_0 .var "IorD", 0 0;
v000002c188d382a0_0 .var "MemWrite", 0 0;
v000002c188d37d00_0 .var "MemtoReg", 0 0;
v000002c188d38c00_0 .var "Next_State", 3 0;
v000002c188d383e0_0 .net "Opcode", 5 0, L_000002c18915a440;  1 drivers
v000002c188d37da0_0 .var "PCSrc", 1 0;
v000002c188d38980_0 .var "PCWrite", 0 0;
v000002c188d38b60_0 .var "RegDst", 0 0;
v000002c188d38ca0_0 .var "RegWrite", 0 0;
v000002c188d37080_0 .net "clk", 0 0, v000002c188d84080_0;  alias, 1 drivers
v000002c188d37440_0 .net "rst_n", 0 0, v000002c188d83900_0;  alias, 1 drivers
E_000002c188d2ba10 .event anyedge, v000002c188d38a20_0, v000002c188d383e0_0;
E_000002c188d2ba50 .event anyedge, v000002c188d38a20_0;
S_000002c188cc8b10 .scope module, "u_Imm_Sign_Extend" "Imm_Sign_Extend" 3 108, 7 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "Immediate";
    .port_info 1 /OUTPUT 32 "SignImm";
v000002c188d378a0_0 .net "Immediate", 15 0, L_000002c18915a6c0;  1 drivers
v000002c188d37120_0 .net "SignImm", 31 0, L_000002c18915a620;  alias, 1 drivers
v000002c188d150f0_0 .net *"_ivl_1", 0 0, L_000002c18915be80;  1 drivers
v000002c188d15370_0 .net *"_ivl_2", 15 0, L_000002c18915b700;  1 drivers
L_000002c18915be80 .part L_000002c18915a6c0, 15, 1;
LS_000002c18915b700_0_0 .concat [ 1 1 1 1], L_000002c18915be80, L_000002c18915be80, L_000002c18915be80, L_000002c18915be80;
LS_000002c18915b700_0_4 .concat [ 1 1 1 1], L_000002c18915be80, L_000002c18915be80, L_000002c18915be80, L_000002c18915be80;
LS_000002c18915b700_0_8 .concat [ 1 1 1 1], L_000002c18915be80, L_000002c18915be80, L_000002c18915be80, L_000002c18915be80;
LS_000002c18915b700_0_12 .concat [ 1 1 1 1], L_000002c18915be80, L_000002c18915be80, L_000002c18915be80, L_000002c18915be80;
L_000002c18915b700 .concat [ 4 4 4 4], LS_000002c18915b700_0_0, LS_000002c18915b700_0_4, LS_000002c18915b700_0_8, LS_000002c18915b700_0_12;
L_000002c18915a620 .concat [ 16 16 0 0], L_000002c18915a6c0, L_000002c18915b700;
S_000002c188cc8ca0 .scope module, "u_Instr_Data_Memory" "Instr_Data_Memory" 3 69, 8 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "WD";
    .port_info 3 /INPUT 1 "IRWrite";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 32 "Data";
v000002c188d14dd0_0 .net "A", 31 0, L_000002c188d832c0;  alias, 1 drivers
v000002c188d15690_0 .var "Data", 31 0;
v000002c188d812c0_0 .net "IRWrite", 0 0, v000002c188d38200_0;  alias, 1 drivers
v000002c188d80500_0 .var "Instr", 31 0;
v000002c188d80be0 .array "Instr_Data_Mem", 0 84, 7 0;
v000002c188d80780_0 .net "MemWrite", 0 0, v000002c188d382a0_0;  alias, 1 drivers
v000002c188d81e00_0 .net "RD", 31 0, L_000002c18915bca0;  1 drivers
v000002c188d80640_0 .net "WD", 31 0, v000002c188d80b40_0;  alias, 1 drivers
v000002c188d81400_0 .net *"_ivl_0", 7 0, L_000002c188d839a0;  1 drivers
L_000002c189102060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c188d806e0_0 .net/2u *"_ivl_10", 32 0, L_000002c189102060;  1 drivers
v000002c188d821c0_0 .net *"_ivl_12", 32 0, L_000002c18915a800;  1 drivers
v000002c188d80460_0 .net *"_ivl_14", 7 0, L_000002c18915b8e0;  1 drivers
v000002c188d80dc0_0 .net *"_ivl_16", 7 0, L_000002c18915bc00;  1 drivers
v000002c188d82260_0 .net *"_ivl_18", 32 0, L_000002c18915a4e0;  1 drivers
v000002c188d805a0_0 .net *"_ivl_2", 7 0, L_000002c188d834a0;  1 drivers
L_000002c1891020a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c188d81860_0 .net *"_ivl_21", 0 0, L_000002c1891020a8;  1 drivers
L_000002c1891020f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002c188d819a0_0 .net/2u *"_ivl_22", 32 0, L_000002c1891020f0;  1 drivers
v000002c188d80820_0 .net *"_ivl_24", 32 0, L_000002c18915b660;  1 drivers
v000002c188d81ae0_0 .net *"_ivl_26", 7 0, L_000002c18915b7a0;  1 drivers
v000002c188d81360_0 .net *"_ivl_28", 7 0, L_000002c18915b0c0;  1 drivers
v000002c188d81ea0_0 .net *"_ivl_30", 32 0, L_000002c18915a080;  1 drivers
L_000002c189102138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c188d808c0_0 .net *"_ivl_33", 0 0, L_000002c189102138;  1 drivers
L_000002c189102180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002c188d814a0_0 .net/2u *"_ivl_34", 32 0, L_000002c189102180;  1 drivers
v000002c188d81680_0 .net *"_ivl_36", 32 0, L_000002c18915a1c0;  1 drivers
v000002c188d80c80_0 .net *"_ivl_38", 7 0, L_000002c18915b840;  1 drivers
v000002c188d81540_0 .net *"_ivl_4", 7 0, L_000002c188d83ae0;  1 drivers
v000002c188d82080_0 .net *"_ivl_6", 32 0, L_000002c188d83540;  1 drivers
L_000002c189102018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c188d80f00_0 .net *"_ivl_9", 0 0, L_000002c189102018;  1 drivers
v000002c188d80aa0_0 .net "clk", 0 0, v000002c188d84080_0;  alias, 1 drivers
v000002c188d80e60_0 .var/i "fd", 31 0;
L_000002c188d839a0 .array/port v000002c188d80be0, L_000002c188d832c0;
L_000002c188d834a0 .concat [ 8 0 0 0], L_000002c188d839a0;
L_000002c188d83ae0 .array/port v000002c188d80be0, L_000002c18915a800;
L_000002c188d83540 .concat [ 32 1 0 0], L_000002c188d832c0, L_000002c189102018;
L_000002c18915a800 .arith/sum 33, L_000002c188d83540, L_000002c189102060;
L_000002c18915b8e0 .concat [ 8 0 0 0], L_000002c188d83ae0;
L_000002c18915bc00 .array/port v000002c188d80be0, L_000002c18915b660;
L_000002c18915a4e0 .concat [ 32 1 0 0], L_000002c188d832c0, L_000002c1891020a8;
L_000002c18915b660 .arith/sum 33, L_000002c18915a4e0, L_000002c1891020f0;
L_000002c18915b7a0 .concat [ 8 0 0 0], L_000002c18915bc00;
L_000002c18915b0c0 .array/port v000002c188d80be0, L_000002c18915a1c0;
L_000002c18915a080 .concat [ 32 1 0 0], L_000002c188d832c0, L_000002c189102138;
L_000002c18915a1c0 .arith/sum 33, L_000002c18915a080, L_000002c189102180;
L_000002c18915b840 .concat [ 8 0 0 0], L_000002c18915b0c0;
L_000002c18915bca0 .concat [ 8 8 8 8], L_000002c18915b840, L_000002c18915b7a0, L_000002c18915b8e0, L_000002c188d834a0;
S_000002c188cd3930 .scope module, "u_PC_Counter" "PC_Counter" 3 56, 9 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCEn";
    .port_info 3 /INPUT 1 "IorD";
    .port_info 4 /INPUT 2 "PCSrc";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /INPUT 32 "ALUOut";
    .port_info 7 /INPUT 32 "ALUResult";
    .port_info 8 /OUTPUT 32 "Adr";
    .port_info 9 /OUTPUT 32 "PC";
v000002c188d80fa0_0 .net "ALUOut", 31 0, v000002c188d37260_0;  alias, 1 drivers
v000002c188d82300_0 .net "ALUResult", 31 0, v000002c188d385c0_0;  alias, 1 drivers
v000002c188d81720_0 .net "Adr", 31 0, L_000002c188d832c0;  alias, 1 drivers
v000002c188d81b80_0 .net "IorD", 0 0, v000002c188d37800_0;  alias, 1 drivers
v000002c188d815e0_0 .net "Jump_low_26Bit", 25 0, L_000002c188d83360;  1 drivers
v000002c188d80960_0 .var "PC", 31 0;
v000002c188d817c0_0 .net "PCEn", 0 0, L_000002c188d1c900;  alias, 1 drivers
v000002c188d81900_0 .net "PCSrc", 1 0, v000002c188d37da0_0;  alias, 1 drivers
v000002c188d81a40_0 .var "PC_Next", 31 0;
v000002c188d80a00_0 .net "clk", 0 0, v000002c188d84080_0;  alias, 1 drivers
v000002c188d80d20_0 .net "rst_n", 0 0, v000002c188d83900_0;  alias, 1 drivers
E_000002c188d2be10/0 .event anyedge, v000002c188d37da0_0, v000002c188d385c0_0, v000002c188d37260_0, v000002c188d379e0_0;
E_000002c188d2be10/1 .event anyedge, v000002c188d815e0_0;
E_000002c188d2be10 .event/or E_000002c188d2be10/0, E_000002c188d2be10/1;
L_000002c188d832c0 .functor MUXZ 32, v000002c188d80960_0, v000002c188d37260_0, v000002c188d37800_0, C4<>;
S_000002c188cd3ac0 .scope module, "u_Reg_File" "Reg_File" 3 97, 10 17 0, S_000002c188cd2f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "A";
    .port_info 7 /OUTPUT 32 "B";
L_000002c188d1c2e0 .functor BUFZ 32, L_000002c18915a3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c188d1cb30 .functor BUFZ 32, L_000002c18915b980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c188d81f40_0 .var "A", 31 0;
v000002c188d81c20_0 .net "A1", 4 0, L_000002c18915a580;  1 drivers
v000002c188d81040_0 .net "A2", 4 0, L_000002c18915b200;  1 drivers
v000002c188d810e0_0 .net "A3", 4 0, L_000002c188d84a80;  alias, 1 drivers
v000002c188d80b40_0 .var "B", 31 0;
v000002c188d81180_0 .net "RD1", 31 0, L_000002c188d1c2e0;  1 drivers
v000002c188d81220_0 .net "RD2", 31 0, L_000002c188d1cb30;  1 drivers
v000002c188d81d60 .array "ROM", 0 31, 31 0;
v000002c188d81cc0_0 .net "RegWrite", 0 0, v000002c188d38ca0_0;  alias, 1 drivers
v000002c188d81fe0_0 .net "WD3", 31 0, L_000002c188d83220;  alias, 1 drivers
v000002c188d82120_0 .net *"_ivl_0", 31 0, L_000002c18915a3a0;  1 drivers
v000002c188d84300_0 .net *"_ivl_10", 6 0, L_000002c18915b160;  1 drivers
L_000002c189102210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c188d83180_0 .net *"_ivl_13", 1 0, L_000002c189102210;  1 drivers
v000002c188d84120_0 .net *"_ivl_2", 6 0, L_000002c18915a760;  1 drivers
L_000002c1891021c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c188d837c0_0 .net *"_ivl_5", 1 0, L_000002c1891021c8;  1 drivers
v000002c188d82c80_0 .net *"_ivl_8", 31 0, L_000002c18915b980;  1 drivers
v000002c188d84b20_0 .net "clk", 0 0, v000002c188d84080_0;  alias, 1 drivers
L_000002c18915a3a0 .array/port v000002c188d81d60, L_000002c18915a760;
L_000002c18915a760 .concat [ 5 2 0 0], L_000002c18915a580, L_000002c1891021c8;
L_000002c18915b980 .array/port v000002c188d81d60, L_000002c18915b160;
L_000002c18915b160 .concat [ 5 2 0 0], L_000002c18915b200, L_000002c189102210;
    .scope S_000002c188cd3930;
T_0 ;
    %wait E_000002c188d2be10;
    %load/vec4 v000002c188d81900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000002c188d82300_0;
    %store/vec4 v000002c188d81a40_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000002c188d80fa0_0;
    %store/vec4 v000002c188d81a40_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002c188d80960_0;
    %parti/s 4, 28, 6;
    %load/vec4 v000002c188d815e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002c188d81a40_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c188cd3930;
T_1 ;
    %wait E_000002c188d2b950;
    %load/vec4 v000002c188d80d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c188d80960_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c188d817c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002c188d81a40_0;
    %assign/vec4 v000002c188d80960_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c188cc8ca0;
T_2 ;
    %vpi_call 8 39 "$readmemh", "./memfile.dat", v000002c188d80be0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001000111 {0 0 0};
    %vpi_func 8 40 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000002c188d80e60_0, 0, 32;
    %delay 1400, 0;
    %vpi_call 8 42 "$fclose", v000002c188d80e60_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002c188cc8ca0;
T_3 ;
    %wait E_000002c188d2b950;
    %load/vec4 v000002c188d81e00_0;
    %assign/vec4 v000002c188d15690_0, 0;
    %load/vec4 v000002c188d812c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002c188d81e00_0;
    %assign/vec4 v000002c188d80500_0, 0;
T_3.0 ;
    %load/vec4 v000002c188d80780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002c188d80640_0;
    %split/vec4 8;
    %load/vec4 v000002c188d14dd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d80be0, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002c188d14dd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d80be0, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002c188d14dd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d80be0, 0, 4;
    %ix/getv 3, v000002c188d14dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d80be0, 0, 4;
    %vpi_call 8 55 "$fdisplay", v000002c188d80e60_0, "The Write Address A is %h", v000002c188d14dd0_0 {0 0 0};
    %vpi_call 8 56 "$fdisplay", v000002c188d80e60_0, "DATA_MEM[A] is %h", v000002c188d80640_0 {0 0 0};
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c188cd7e80;
T_4 ;
    %wait E_000002c188d2ba50;
    %load/vec4 v000002c188d38a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d37da0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c188d37da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d37760_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c188d380c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c188d38840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c188d37da0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d382a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c188d38980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d37620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c188d38ca0_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002c188cd7e80;
T_5 ;
    %wait E_000002c188d2ba10;
    %load/vec4 v000002c188d38a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v000002c188d383e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v000002c188d383e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c188d38c00_0, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002c188cd7e80;
T_6 ;
    %wait E_000002c188d2b950;
    %load/vec4 v000002c188d37440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c188d38a20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002c188d38c00_0;
    %assign/vec4 v000002c188d38a20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002c188cd3ac0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
    %end;
    .thread T_7;
    .scope S_000002c188cd3ac0;
T_8 ;
    %wait E_000002c188d2b950;
    %load/vec4 v000002c188d81180_0;
    %assign/vec4 v000002c188d81f40_0, 0;
    %load/vec4 v000002c188d81220_0;
    %assign/vec4 v000002c188d80b40_0, 0;
    %load/vec4 v000002c188d81cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002c188d81fe0_0;
    %load/vec4 v000002c188d810e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c188d81d60, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c188cd7cf0;
T_9 ;
    %wait E_000002c188d2b9d0;
    %load/vec4 v000002c188d37b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000002c188d37bc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002c188d36f40_0, 0, 3;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002c188cd30b0;
T_10 ;
    %wait E_000002c188d2b990;
    %load/vec4 v000002c188d37300_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v000002c188d38340_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v000002c188d379e0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v000002c188d37580_0, 0, 32;
    %load/vec4 v000002c188d373a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000002c188d371c0_0;
    %store/vec4 v000002c188d37940_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002c188d37940_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000002c188d37ee0_0;
    %store/vec4 v000002c188d37940_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v000002c188d37ee0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002c188d37940_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002c188cd30b0;
T_11 ;
    %wait E_000002c188d2b790;
    %load/vec4 v000002c188d388e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v000002c188d37580_0;
    %load/vec4 v000002c188d37940_0;
    %add;
    %store/vec4 v000002c188d385c0_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v000002c188d37580_0;
    %load/vec4 v000002c188d37940_0;
    %sub;
    %store/vec4 v000002c188d385c0_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v000002c188d37580_0;
    %load/vec4 v000002c188d37940_0;
    %and;
    %store/vec4 v000002c188d385c0_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v000002c188d37580_0;
    %load/vec4 v000002c188d37940_0;
    %or;
    %store/vec4 v000002c188d385c0_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v000002c188d37580_0;
    %load/vec4 v000002c188d37940_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %store/vec4 v000002c188d385c0_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002c188cd30b0;
T_12 ;
    %wait E_000002c188d2b950;
    %load/vec4 v000002c188d385c0_0;
    %assign/vec4 v000002c188d37260_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002c188d3b020;
T_13 ;
    %vpi_call 2 29 "$dumpfile", "MIPS_wave.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c188d3b020 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002c188d3b020;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c188d84080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c188d83900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c188d843a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c188d84080_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c188d84080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c188d83900_0, 0;
T_14.0 ;
    %delay 10, 0;
    %load/vec4 v000002c188d84080_0;
    %inv;
    %assign/vec4 v000002c188d84080_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_000002c188d3b020;
T_15 ;
    %wait E_000002c188d2b750;
    %load/vec4 v000002c188d843a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c188d843a0_0, 0;
    %load/vec4 v000002c188d843a0_0;
    %cmpi/u 72, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.0, 5;
    %vpi_call 2 53 "$stop" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\tb_MIPS_Multi_Cycle.v";
    ".//MIPS_Multi_Cycle.v";
    ".//ALU.v";
    ".//ALU_Control_Unit.v";
    ".//Control_Unit.v";
    ".//Imm_Sign_Extend.v";
    ".//Instr_Data_Memory.v";
    ".//PC_Counter.v";
    ".//Reg_File.v";
