verilog work ../../sr_doubleBuffered_clkDiv.v
verilog work ../example_design/sr_doubleBuffered_clkDiv_exdes.v
