# And_gate_verilog