// Seed: 2554576134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd26
) (
    output uwire id_0,
    input  wand  _id_1,
    input  tri   _id_2
);
  wire [id_1 : id_2  ==  id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [id_1 : id_2] id_5;
  ;
  wire [id_2 : id_1] id_6;
  wire id_7;
  logic id_8 = 1;
  initial assume (1'b0);
endmodule
