<profile>

<section name = "Vitis HLS Report for 'xFImageClip_600_800_1_2_4_0_3_0_800_s'" level="0">
<item name = "Date">Tue Jun 24 19:15:24 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.077 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">484201, 484201, 4.842 ms, 4.842 ms, 484201, 484201, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74">xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip, 805, 805, 8.050 us, 8.050 us, 805, 805, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_row_clip">484200, 484200, 807, -, -, 600, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 84, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 167, 400, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 83, -</column>
<column name="Register">-, -, 139, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74">xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip, 0, 0, 167, 400, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln623_fu_116_p2">+, 0, 0, 20, 15, 1</column>
<column name="sub25_i_fu_88_p2">-, 0, 0, 39, 1, 32</column>
<column name="icmp_ln623_fu_111_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="i_fu_52">9, 2, 15, 30</column>
<column name="in_sobel_x_data_1_read">9, 2, 1, 2</column>
<column name="right_clipped_write">9, 2, 1, 2</column>
<column name="sbmstate_preFilterCap_blk_n">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_155">8, 0, 8, 0</column>
<column name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="height_read_reg_139">16, 0, 16, 0</column>
<column name="i_12_reg_160">15, 0, 15, 0</column>
<column name="i_fu_52">15, 0, 15, 0</column>
<column name="sbmstate_preFilterCap_read_reg_145">32, 0, 32, 0</column>
<column name="sub25_i_reg_150">32, 0, 32, 0</column>
<column name="width_read_reg_134">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFImageClip&lt;600, 800, 1, 2, 4, 0, 3, 0, 800&gt;, return value</column>
<column name="in_sobel_x_data_1_dout">in, 16, ap_fifo, in_sobel_x_data_1, pointer</column>
<column name="in_sobel_x_data_1_num_data_valid">in, 2, ap_fifo, in_sobel_x_data_1, pointer</column>
<column name="in_sobel_x_data_1_fifo_cap">in, 2, ap_fifo, in_sobel_x_data_1, pointer</column>
<column name="in_sobel_x_data_1_empty_n">in, 1, ap_fifo, in_sobel_x_data_1, pointer</column>
<column name="in_sobel_x_data_1_read">out, 1, ap_fifo, in_sobel_x_data_1, pointer</column>
<column name="right_clipped_din">out, 8, ap_fifo, right_clipped, pointer</column>
<column name="right_clipped_num_data_valid">in, 2, ap_fifo, right_clipped, pointer</column>
<column name="right_clipped_fifo_cap">in, 2, ap_fifo, right_clipped, pointer</column>
<column name="right_clipped_full_n">in, 1, ap_fifo, right_clipped, pointer</column>
<column name="right_clipped_write">out, 1, ap_fifo, right_clipped, pointer</column>
<column name="sbmstate_preFilterCap_dout">in, 32, ap_fifo, sbmstate_preFilterCap, pointer</column>
<column name="sbmstate_preFilterCap_num_data_valid">in, 3, ap_fifo, sbmstate_preFilterCap, pointer</column>
<column name="sbmstate_preFilterCap_fifo_cap">in, 3, ap_fifo, sbmstate_preFilterCap, pointer</column>
<column name="sbmstate_preFilterCap_empty_n">in, 1, ap_fifo, sbmstate_preFilterCap, pointer</column>
<column name="sbmstate_preFilterCap_read">out, 1, ap_fifo, sbmstate_preFilterCap, pointer</column>
<column name="height_dout">in, 16, ap_fifo, height, pointer</column>
<column name="height_num_data_valid">in, 3, ap_fifo, height, pointer</column>
<column name="height_fifo_cap">in, 3, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="width_dout">in, 16, ap_fifo, width, pointer</column>
<column name="width_num_data_valid">in, 3, ap_fifo, width, pointer</column>
<column name="width_fifo_cap">in, 3, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
</table>
</item>
</section>
</profile>
