synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jun 11 23:12:26 2017


Command Line:  synthesis -f Sensor_Board_Sensor_Board_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/22822/Desktop/Sensor_Board (searchpath added)
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/22822/Desktop/Sensor_Board/Sensor_Board (searchpath added)
-p C:/Users/22822/Desktop/Sensor_Board (searchpath added)
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/Sensor_Board.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/coordinate_process.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/ds18b20_dataprocess.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/ds18b20_interface.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/led_matrix_dot_driver.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/mpu6050_i2c.v
Verilog design file = C:/Users/22822/Desktop/Sensor_Board/segment.v
NGD file = Sensor_Board_Sensor_Board.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting Sensor_Board as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/22822/desktop/sensor_board/sensor_board.v. VERI-1482
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(85): x is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(86): y is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(103): num_unit is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(104): num_decade is already implicitly declared earlier. VERI-1362
Analyzing Verilog file c:/users/22822/desktop/sensor_board/coordinate_process.v. VERI-1482
Analyzing Verilog file c:/users/22822/desktop/sensor_board/ds18b20_dataprocess.v. VERI-1482
Analyzing Verilog file c:/users/22822/desktop/sensor_board/ds18b20_interface.v. VERI-1482
Analyzing Verilog file c:/users/22822/desktop/sensor_board/led_matrix_dot_driver.v. VERI-1482
Analyzing Verilog file c:/users/22822/desktop/sensor_board/mpu6050_i2c.v. VERI-1482
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(32): identifier ACC_XH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(32): identifier ACC_XL_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(33): identifier ACC_ZH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(33): identifier ACC_ZL_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(34): identifier ACC_YH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(34): identifier ACC_YL_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(35): identifier GYRO_XH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(35): identifier GYRO_XL_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(36): identifier GYRO_YH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(36): identifier GYRO_YL_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(37): identifier GYRO_ZH_READ is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(37): identifier GYRO_ZL_READ is used before its declaration. VERI-1875
Analyzing Verilog file c:/users/22822/desktop/sensor_board/segment.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Sensor_Board
INFO - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(18): compiling module Sensor_Board. VERI-1018
INFO - synthesis: c:/users/22822/desktop/sensor_board/mpu6050_i2c.v(1): compiling module mpu6050_iic. VERI-1018
INFO - synthesis: c:/users/22822/desktop/sensor_board/segment.v(18): compiling module segment_LED. VERI-1018
WARNING - synthesis: c:/users/22822/desktop/sensor_board/segment.v(25): net seg does not have a driver. VDB-1002
INFO - synthesis: c:/users/22822/desktop/sensor_board/led_matrix_dot_driver.v(17): compiling module led_matrix_dot_driver. VERI-1018
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(81): actual bit length 5 differs from formal bit length 4 for port x. VERI-1330
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(82): actual bit length 5 differs from formal bit length 4 for port y. VERI-1330
INFO - synthesis: c:/users/22822/desktop/sensor_board/coordinate_process.v(17): compiling module coordinate_process. VERI-1018
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(92): actual bit length 5 differs from formal bit length 4 for port x. VERI-1330
WARNING - synthesis: c:/users/22822/desktop/sensor_board/sensor_board.v(93): actual bit length 5 differs from formal bit length 4 for port y. VERI-1330
INFO - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_interface.v(18): compiling module ds18b20_interface. VERI-1018
INFO - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_dataprocess.v(21): compiling module ds18b20_dataprocess. VERI-1018
WARNING - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_dataprocess.v(65): tem_data should be on the sensitivity list. VERI-1221
WARNING - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_dataprocess.v(65): assignment under multiple single edges is not supported for synthesis. VERI-1466
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Sensor_Board.
WARNING - synthesis: c:/users/22822/desktop/sensor_board/segment.v(25): ram seg_original_ramnet has no write-port on it. VDB-1038
INFO - synthesis: Extracted state machine for register '\mpu6050_iic_u1/state' with one-hot encoding
State machine has 15 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000000000001

 0001 -> 000000000000010

 0010 -> 000000000000100

 0011 -> 000000000001000

 0100 -> 000000000010000

 0101 -> 000000000100000

 0110 -> 000000001000000

 0111 -> 000000010000000

 1000 -> 000000100000000

 1001 -> 000001000000000

 1010 -> 000010000000000

 1011 -> 000100000000000

 1100 -> 001000000000000

 1101 -> 010000000000000

 1110 -> 100000000000000




WARNING - synthesis: Bit 0 of Register \mpu6050_iic_u1/state_FSM is stuck at Zero
######## Missing driver on net \ds18b20_dataprocess_u1/num_unit_3__N_918[3]. Patching with GND.
######## Missing driver on net \ds18b20_dataprocess_u1/num_unit_3__N_912[3]. Patching with GND.
WARNING - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_interface.v(184): Register \ds18b20_interface_u1/data_wr_i0_i2 is stuck at One. VDB-5014
WARNING - synthesis: c:/users/22822/desktop/sensor_board/ds18b20_interface.v(184): Register \ds18b20_interface_u1/data_wr_i0_i0 is stuck at Zero. VDB-5013
GSR instance connected to net rst_c.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i19 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i17.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i16 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i19.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i14 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i16.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i13 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i14.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i12 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i13.
Duplicate register/latch removal. \ds18b20_interface_u1/num_delay_i0_i8 is a one-to-one match with \ds18b20_interface_u1/num_delay_i0_i7.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_i0_i7 is a one-to-one match with \ds18b20_interface_u1/data_wr_i0_i3.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_i0_i5 is a one-to-one match with \ds18b20_interface_u1/data_wr_i0_i4.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_i0_i1 is a one-to-one match with \ds18b20_interface_u1/data_wr_i0_i5.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_buffer_i0_i7 is a one-to-one match with \ds18b20_interface_u1/data_wr_buffer_i0_i3.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_buffer_i0_i5 is a one-to-one match with \ds18b20_interface_u1/data_wr_buffer_i0_i1.
Duplicate register/latch removal. \ds18b20_interface_u1/data_wr_buffer_i0_i4 is a one-to-one match with \ds18b20_interface_u1/data_wr_buffer_i0_i5.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Sensor_Board_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Sensor_Board_Sensor_Board.ngd.

################### Begin Area Report (Sensor_Board)######################
Number of register bits => 245 of 4635 (5 % )
BB => 2
CCU2D => 86
FD1P3AX => 115
FD1P3AY => 3
FD1P3IX => 22
FD1S3AX => 71
FD1S3AY => 3
FD1S3IX => 31
GSR => 1
IB => 3
L6MUX21 => 1
LUT4 => 913
OB => 51
PFUMX => 38
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 243
  Net : ds18b20_interface_u1/clk_1mhz, loads : 12
Clock Enable Nets
Number of Clock Enables: 59
Top 10 highest fanout Clock Enables:
  Net : ds18b20_interface_u1/clk_c_enable_62, loads : 20
  Net : ds18b20_interface_u1/clk_c_enable_99, loads : 16
  Net : ds18b20_interface_u1/clk_c_enable_78, loads : 8
  Net : mpu6050_iic_u1/clk_c_enable_138, loads : 8
  Net : ds18b20_interface_u1/clk_c_enable_71, loads : 8
  Net : ds18b20_interface_u1/clk_c_enable_131, loads : 6
  Net : coordinate_process_u1/clk_c_enable_118, loads : 4
  Net : ds18b20_interface_u1/clk_c_enable_132, loads : 4
  Net : ds18b20_interface_u1/clk_c_enable_130, loads : 4
  Net : mpu6050_iic_u1/clk_c_enable_127, loads : 4
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ds18b20_interface_u1/state_back_2_N_737_2, loads : 73
  Net : ds18b20_interface_u1/state_0, loads : 56
  Net : ds18b20_interface_u1/state_1, loads : 52
  Net : ds18b20_dataprocess_u1/tem_flag_N_1496, loads : 38
  Net : coordinate_process_u1/x_3, loads : 35
  Net : coordinate_process_u1/x_2, loads : 35
  Net : mpu6050_iic_u1/times_0, loads : 33
  Net : coordinate_process_u1/y_3, loads : 32
  Net : coordinate_process_u1/x_1, loads : 31
  Net : coordinate_process_u1/y_0, loads : 29
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
\ds18b20_interface_u1/clk_1mhz]         |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|   13.457 MHz|    48  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 106.898  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.641  secs
--------------------------------------------------------------
