Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utente/Desktop/StepperMotorControlSchematic/StepperMotorControlSchematic.srcs/sources_1/ipshared/xilinx.com/stepperMotor_v1_0/54525cd5/hdl/vhdl/stepperMotor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stepperMotor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utente/Desktop/StepperMotorControlSchematic/TestbenchStepperControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestbenchStepperControl
ERROR: [VRFC 10-280] actual for formal port nsteps_in is neither a static name nor a globally static expression [C:/Users/utente/Desktop/StepperMotorControlSchematic/TestbenchStepperControl.vhd:83]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/utente/Desktop/StepperMotorControlSchematic/TestbenchStepperControl.vhd:30]
INFO: [VRFC 10-240] VHDL file C:/Users/utente/Desktop/StepperMotorControlSchematic/TestbenchStepperControl.vhd ignored due to errors
