// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/19/2023 13:59:31"

// 
// Device: Altera 5CEFA7F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	clk,
	reset,
	s,
	load,
	in,
	out,
	N,
	V,
	Z,
	w);
input 	clk;
input 	reset;
input 	s;
input 	load;
input 	[15:0] in;
output 	[15:0] out;
output 	N;
output 	V;
output 	Z;
output 	w;

// Design Ports Information
// out[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// N	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_AJ8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \load~input_o ;
wire \comb~0_combout ;
wire \in[12]~input_o ;
wire \in[15]~input_o ;
wire \in[13]~input_o ;
wire \in[14]~input_o ;
wire \in[11]~input_o ;
wire \FSM|always0~0_combout ;
wire \FSM|currentState~21_combout ;
wire \FSM|currentState.0110~q ;
wire \FSM|currentState~20_combout ;
wire \FSM|currentState.0010~q ;
wire \s~input_o ;
wire \FSM|Equal1~0_combout ;
wire \FSM|currentState~19_combout ;
wire \FSM|currentState.0111~q ;
wire \FSM|currentState~14_combout ;
wire \FSM|currentState~15_combout ;
wire \FSM|currentState.0000~q ;
wire \FSM|currentState~18_combout ;
wire \FSM|currentState.0001~q ;
wire \FSM|currentState~22_combout ;
wire \FSM|currentState.0011~q ;
wire \FSM|currentState~17_combout ;
wire \FSM|currentState.0100~q ;
wire \FSM|Equal4~0_combout ;
wire \FSM|currentState~16_combout ;
wire \FSM|currentState.0101~q ;
wire \DP|comb~1_combout ;
wire \in[3]~input_o ;
wire \in[4]~input_o ;
wire \DP|comb~2_combout ;
wire \in[0]~input_o ;
wire \DP|Mux15~0_combout ;
wire \in[8]~input_o ;
wire \in[5]~input_o ;
wire \Mux2~0_combout ;
wire \in[2]~input_o ;
wire \in[10]~input_o ;
wire \in[7]~input_o ;
wire \Mux0~0_combout ;
wire \in[1]~input_o ;
wire \in[6]~input_o ;
wire \in[9]~input_o ;
wire \Mux1~0_combout ;
wire \DP|REGFILE|Decoder7~4_combout ;
wire \DP|REGFILE|Mux14~0_combout ;
wire \DP|REGFILE|Decoder7~5_combout ;
wire \DP|REGFILE|Decoder7~7_combout ;
wire \DP|REGFILE|Decoder7~6_combout ;
wire \DP|REGFILE|Mux15~1_combout ;
wire \DP|REGFILE|Decoder7~0_combout ;
wire \DP|REGFILE|Decoder7~3_combout ;
wire \DP|REGFILE|reg6|Q[0]~feeder_combout ;
wire \DP|REGFILE|Decoder7~2_combout ;
wire \DP|REGFILE|Decoder7~1_combout ;
wire \DP|REGFILE|Mux15~0_combout ;
wire \DP|REGFILE|Mux15~2_combout ;
wire \FSM|Equal0~0_combout ;
wire \DP|comb~3_combout ;
wire \DP|A_loader|Q[9]~DUPLICATE_q ;
wire \DP|FileShifter|Mux0~0_combout ;
wire \DP|A_in_ALU[15]~0_combout ;
wire \DP|A_loader|Q[10]~feeder_combout ;
wire \DP|A_loader|Q[10]~DUPLICATE_q ;
wire \DP|A_loader|Q[6]~DUPLICATE_q ;
wire \DP|A_loader|Q[4]~feeder_combout ;
wire \DP|A_loader|Q[1]~DUPLICATE_q ;
wire \DP|ALUModule|Add1~66_cout ;
wire \DP|ALUModule|Add1~2 ;
wire \DP|ALUModule|Add1~6 ;
wire \DP|ALUModule|Add1~10 ;
wire \DP|ALUModule|Add1~14 ;
wire \DP|ALUModule|Add1~18 ;
wire \DP|ALUModule|Add1~22 ;
wire \DP|ALUModule|Add1~26 ;
wire \DP|ALUModule|Add1~30 ;
wire \DP|ALUModule|Add1~34 ;
wire \DP|ALUModule|Add1~38 ;
wire \DP|ALUModule|Add1~42 ;
wire \DP|ALUModule|Add1~46 ;
wire \DP|ALUModule|Add1~50 ;
wire \DP|ALUModule|Add1~54 ;
wire \DP|ALUModule|Add1~58 ;
wire \DP|ALUModule|Add1~61_sumout ;
wire \DP|ALUModule|Add0~2 ;
wire \DP|ALUModule|Add0~6 ;
wire \DP|ALUModule|Add0~10 ;
wire \DP|ALUModule|Add0~14 ;
wire \DP|ALUModule|Add0~18 ;
wire \DP|ALUModule|Add0~22 ;
wire \DP|ALUModule|Add0~26 ;
wire \DP|ALUModule|Add0~30 ;
wire \DP|ALUModule|Add0~34 ;
wire \DP|ALUModule|Add0~38 ;
wire \DP|ALUModule|Add0~42 ;
wire \DP|ALUModule|Add0~46 ;
wire \DP|ALUModule|Add0~50 ;
wire \DP|ALUModule|Add0~54 ;
wire \DP|ALUModule|Add0~58 ;
wire \DP|ALUModule|Add0~61_sumout ;
wire \DP|ALUModule|Mux0~0_combout ;
wire \DP|Mux0~0_combout ;
wire \DP|REGFILE|reg3|Q[15]~feeder_combout ;
wire \DP|REGFILE|Mux0~1_combout ;
wire \DP|REGFILE|reg7|Q[15]~feeder_combout ;
wire \DP|REGFILE|Mux0~0_combout ;
wire \DP|REGFILE|Mux0~2_combout ;
wire \DP|FileShifter|Mux1~0_combout ;
wire \DP|ALUModule|out~14_combout ;
wire \DP|ALUModule|Add1~57_sumout ;
wire \DP|ALUModule|Add0~57_sumout ;
wire \DP|ALUModule|Mux1~0_combout ;
wire \DP|Mux1~0_combout ;
wire \DP|REGFILE|reg0|Q[14]~feeder_combout ;
wire \DP|REGFILE|reg3|Q[14]~feeder_combout ;
wire \DP|REGFILE|reg1|Q[14]~feeder_combout ;
wire \DP|REGFILE|Mux1~1_combout ;
wire \DP|REGFILE|reg6|Q[14]~feeder_combout ;
wire \DP|REGFILE|reg7|Q[14]~feeder_combout ;
wire \DP|REGFILE|Mux1~0_combout ;
wire \DP|REGFILE|Mux1~2_combout ;
wire \DP|FileShifter|Mux2~0_combout ;
wire \DP|ALUModule|out~13_combout ;
wire \DP|ALUModule|Add1~53_sumout ;
wire \DP|ALUModule|Add0~53_sumout ;
wire \DP|ALUModule|Mux2~0_combout ;
wire \DP|C_loader|Q[13]~feeder_combout ;
wire \DP|Mux2~0_combout ;
wire \DP|REGFILE|reg0|Q[13]~feeder_combout ;
wire \DP|REGFILE|reg1|Q[13]~feeder_combout ;
wire \DP|REGFILE|Mux2~1_combout ;
wire \DP|REGFILE|reg5|Q[13]~feeder_combout ;
wire \DP|REGFILE|Mux2~0_combout ;
wire \DP|REGFILE|Mux2~2_combout ;
wire \DP|B_loader|Q[13]~DUPLICATE_q ;
wire \DP|FileShifter|Mux3~0_combout ;
wire \DP|ALUModule|Add1~49_sumout ;
wire \DP|ALUModule|out~12_combout ;
wire \DP|ALUModule|Add0~49_sumout ;
wire \DP|ALUModule|Mux3~0_combout ;
wire \DP|C_loader|Q[12]~feeder_combout ;
wire \DP|Mux3~0_combout ;
wire \DP|REGFILE|reg1|Q[12]~feeder_combout ;
wire \DP|REGFILE|Mux3~1_combout ;
wire \DP|REGFILE|reg6|Q[12]~feeder_combout ;
wire \DP|REGFILE|reg5|Q[12]~feeder_combout ;
wire \DP|REGFILE|Mux3~0_combout ;
wire \DP|REGFILE|Mux3~2_combout ;
wire \DP|B_loader|Q[12]~DUPLICATE_q ;
wire \DP|FileShifter|Mux4~0_combout ;
wire \DP|ALUModule|out~11_combout ;
wire \DP|ALUModule|Add1~45_sumout ;
wire \DP|ALUModule|Add0~45_sumout ;
wire \DP|ALUModule|Mux4~0_combout ;
wire \DP|Mux4~0_combout ;
wire \DP|REGFILE|Mux4~1_combout ;
wire \DP|REGFILE|reg6|Q[11]~feeder_combout ;
wire \DP|REGFILE|reg5|Q[11]~feeder_combout ;
wire \DP|REGFILE|Mux4~0_combout ;
wire \DP|REGFILE|Mux4~2_combout ;
wire \DP|B_loader|Q[11]~feeder_combout ;
wire \DP|B_loader|Q[11]~DUPLICATE_q ;
wire \DP|FileShifter|Mux5~0_combout ;
wire \DP|ALUModule|out~10_combout ;
wire \DP|ALUModule|Add1~41_sumout ;
wire \DP|ALUModule|Add0~41_sumout ;
wire \DP|ALUModule|Mux5~0_combout ;
wire \DP|Mux5~0_combout ;
wire \DP|REGFILE|Mux5~1_combout ;
wire \DP|REGFILE|reg7|Q[10]~feeder_combout ;
wire \DP|REGFILE|reg6|Q[10]~feeder_combout ;
wire \DP|REGFILE|Mux5~0_combout ;
wire \DP|REGFILE|Mux5~2_combout ;
wire \DP|B_loader|Q[10]~feeder_combout ;
wire \DP|FileShifter|Mux6~0_combout ;
wire \DP|ALUModule|out~9_combout ;
wire \DP|ALUModule|Add1~37_sumout ;
wire \DP|ALUModule|Add0~37_sumout ;
wire \DP|ALUModule|Mux6~0_combout ;
wire \DP|Mux6~0_combout ;
wire \DP|REGFILE|reg3|Q[9]~feeder_combout ;
wire \DP|REGFILE|reg0|Q[9]~feeder_combout ;
wire \DP|REGFILE|Mux6~1_combout ;
wire \DP|REGFILE|reg4|Q[9]~feeder_combout ;
wire \DP|REGFILE|reg7|Q[9]~feeder_combout ;
wire \DP|REGFILE|reg5|Q[9]~feeder_combout ;
wire \DP|REGFILE|Mux6~0_combout ;
wire \DP|REGFILE|Mux6~2_combout ;
wire \DP|FileShifter|Mux7~0_combout ;
wire \DP|ALUModule|out~8_combout ;
wire \DP|ALUModule|Add0~33_sumout ;
wire \DP|ALUModule|Add1~33_sumout ;
wire \DP|ALUModule|Mux7~0_combout ;
wire \DP|Mux7~0_combout ;
wire \DP|REGFILE|reg3|Q[8]~feeder_combout ;
wire \DP|REGFILE|Mux7~1_combout ;
wire \DP|REGFILE|reg7|Q[8]~feeder_combout ;
wire \DP|REGFILE|reg5|Q[8]~feeder_combout ;
wire \DP|REGFILE|Mux7~0_combout ;
wire \DP|REGFILE|Mux7~2_combout ;
wire \DP|FileShifter|Mux8~0_combout ;
wire \DP|ALUModule|Add1~29_sumout ;
wire \DP|ALUModule|Add0~29_sumout ;
wire \DP|ALUModule|out~7_combout ;
wire \DP|ALUModule|Mux8~0_combout ;
wire \DP|Mux8~0_combout ;
wire \DP|REGFILE|reg1|Q[7]~feeder_combout ;
wire \DP|REGFILE|reg0|Q[7]~feeder_combout ;
wire \DP|REGFILE|Mux8~1_combout ;
wire \DP|REGFILE|reg4|Q[7]~feeder_combout ;
wire \DP|REGFILE|Mux8~0_combout ;
wire \DP|REGFILE|Mux8~2_combout ;
wire \DP|FileShifter|Mux9~0_combout ;
wire \DP|ALUModule|out~6_combout ;
wire \DP|ALUModule|Add1~25_sumout ;
wire \DP|ALUModule|Add0~25_sumout ;
wire \DP|ALUModule|Mux9~0_combout ;
wire \DP|Mux9~0_combout ;
wire \DP|REGFILE|Mux9~1_combout ;
wire \DP|REGFILE|reg6|Q[6]~feeder_combout ;
wire \DP|REGFILE|reg7|Q[6]~feeder_combout ;
wire \DP|REGFILE|Mux9~0_combout ;
wire \DP|REGFILE|Mux9~2_combout ;
wire \DP|B_loader|Q[4]~DUPLICATE_q ;
wire \DP|FileShifter|Mux10~0_combout ;
wire \DP|ALUModule|Add1~21_sumout ;
wire \DP|ALUModule|Add0~21_sumout ;
wire \DP|ALUModule|out~5_combout ;
wire \DP|ALUModule|Mux10~0_combout ;
wire \DP|Mux10~0_combout ;
wire \DP|REGFILE|Mux10~1_combout ;
wire \DP|REGFILE|reg6|Q[5]~feeder_combout ;
wire \DP|REGFILE|reg5|Q[5]~feeder_combout ;
wire \DP|REGFILE|Mux10~0_combout ;
wire \DP|REGFILE|Mux10~2_combout ;
wire \DP|FileShifter|Mux11~0_combout ;
wire \DP|ALUModule|Add1~17_sumout ;
wire \DP|ALUModule|Add0~17_sumout ;
wire \DP|ALUModule|out~4_combout ;
wire \DP|ALUModule|Mux11~0_combout ;
wire \DP|Mux11~0_combout ;
wire \DP|REGFILE|reg3|Q[4]~feeder_combout ;
wire \DP|REGFILE|reg0|Q[4]~feeder_combout ;
wire \DP|REGFILE|reg1|Q[4]~feeder_combout ;
wire \DP|REGFILE|Mux11~1_combout ;
wire \DP|REGFILE|reg7|Q[4]~feeder_combout ;
wire \DP|REGFILE|reg6|Q[4]~feeder_combout ;
wire \DP|REGFILE|Mux11~0_combout ;
wire \DP|REGFILE|Mux11~2_combout ;
wire \DP|FileShifter|Mux12~0_combout ;
wire \DP|ALUModule|Add0~13_sumout ;
wire \DP|ALUModule|Add1~13_sumout ;
wire \DP|A_loader|Q[3]~DUPLICATE_q ;
wire \DP|ALUModule|out~3_combout ;
wire \DP|ALUModule|Mux12~0_combout ;
wire \DP|Mux12~0_combout ;
wire \DP|REGFILE|Mux12~1_combout ;
wire \DP|REGFILE|Mux12~0_combout ;
wire \DP|REGFILE|Mux12~2_combout ;
wire \DP|FileShifter|Mux13~0_combout ;
wire \DP|ALUModule|Add1~9_sumout ;
wire \DP|ALUModule|Add0~9_sumout ;
wire \DP|ALUModule|out~2_combout ;
wire \DP|ALUModule|Mux13~0_combout ;
wire \DP|Mux13~0_combout ;
wire \DP|REGFILE|reg1|Q[2]~feeder_combout ;
wire \DP|REGFILE|reg0|Q[2]~feeder_combout ;
wire \DP|REGFILE|Mux13~1_combout ;
wire \DP|REGFILE|reg6|Q[2]~feeder_combout ;
wire \DP|REGFILE|Mux13~0_combout ;
wire \DP|REGFILE|Mux13~2_combout ;
wire \DP|FileShifter|Mux14~0_combout ;
wire \DP|ALUModule|Add1~5_sumout ;
wire \DP|ALUModule|out~1_combout ;
wire \DP|ALUModule|Add0~5_sumout ;
wire \DP|ALUModule|Mux14~0_combout ;
wire \DP|Mux14~0_combout ;
wire \DP|REGFILE|reg1|Q[1]~feeder_combout ;
wire \DP|REGFILE|reg3|Q[1]~feeder_combout ;
wire \DP|REGFILE|Mux14~2_combout ;
wire \DP|REGFILE|Mux14~1_combout ;
wire \DP|REGFILE|Mux14~3_combout ;
wire \DP|B_loader|Q[1]~DUPLICATE_q ;
wire \DP|FileShifter|Mux15~0_combout ;
wire \DP|ALUModule|Add1~1_sumout ;
wire \DP|ALUModule|Add0~1_sumout ;
wire \DP|ALUModule|out~0_combout ;
wire \DP|ALUModule|Mux15~0_combout ;
wire \DP|comb~0_combout ;
wire \DP|ALUModule|Mux16~0_combout ;
wire \DP|ALUModule|WideNor0~1_combout ;
wire \DP|ALUModule|WideNor0~0_combout ;
wire \DP|ALUModule|WideNor0~2_combout ;
wire \DP|ALUModule|WideNor0~combout ;
wire [15:0] \DP|C_loader|Q ;
wire [2:0] \DP|status_loader|Q ;
wire [15:0] \DP|B_loader|Q ;
wire [15:0] \DP|REGFILE|reg7|Q ;
wire [15:0] \InstructionReg|Q ;
wire [15:0] \DP|A_loader|Q ;
wire [15:0] \DP|REGFILE|reg4|Q ;
wire [15:0] \DP|REGFILE|reg5|Q ;
wire [15:0] \DP|REGFILE|reg6|Q ;
wire [15:0] \DP|REGFILE|reg2|Q ;
wire [15:0] \DP|REGFILE|reg3|Q ;
wire [15:0] \DP|REGFILE|reg1|Q ;
wire [15:0] \DP|REGFILE|reg0|Q ;


// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \out[0]~output (
	.i(\DP|C_loader|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \out[1]~output (
	.i(\DP|C_loader|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \out[2]~output (
	.i(\DP|C_loader|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \out[3]~output (
	.i(\DP|C_loader|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \out[4]~output (
	.i(\DP|C_loader|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \out[5]~output (
	.i(\DP|C_loader|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \out[6]~output (
	.i(\DP|C_loader|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \out[7]~output (
	.i(\DP|C_loader|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out[8]~output (
	.i(\DP|C_loader|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \out[9]~output (
	.i(\DP|C_loader|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \out[10]~output (
	.i(\DP|C_loader|Q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \out[11]~output (
	.i(\DP|C_loader|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \out[12]~output (
	.i(\DP|C_loader|Q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \out[13]~output (
	.i(\DP|C_loader|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \out[14]~output (
	.i(\DP|C_loader|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \out[15]~output (
	.i(\DP|C_loader|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \N~output (
	.i(\DP|status_loader|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N),
	.obar());
// synopsys translate_off
defparam \N~output .bus_hold = "false";
defparam \N~output .open_drain_output = "false";
defparam \N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \V~output (
	.i(\DP|status_loader|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V),
	.obar());
// synopsys translate_off
defparam \V~output .bus_hold = "false";
defparam \V~output .open_drain_output = "false";
defparam \V~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \Z~output (
	.i(\DP|status_loader|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z),
	.obar());
// synopsys translate_off
defparam \Z~output .bus_hold = "false";
defparam \Z~output .open_drain_output = "false";
defparam \Z~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \w~output (
	.i(!\FSM|currentState.0000~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(w),
	.obar());
// synopsys translate_off
defparam \w~output .bus_hold = "false";
defparam \w~output .open_drain_output = "false";
defparam \w~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL(( \load~input_o  & ( \clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\load~input_o ),
	.dataf(!\clk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h000000000000FFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \InstructionReg|Q[12] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[12] .is_wysiwyg = "true";
defparam \InstructionReg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y3_N50
dffeas \InstructionReg|Q[15] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[15] .is_wysiwyg = "true";
defparam \InstructionReg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y3_N59
dffeas \InstructionReg|Q[13] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[13] .is_wysiwyg = "true";
defparam \InstructionReg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \InstructionReg|Q[14] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[14] .is_wysiwyg = "true";
defparam \InstructionReg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N5
dffeas \InstructionReg|Q[11] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[11] .is_wysiwyg = "true";
defparam \InstructionReg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \FSM|always0~0 (
// Equation(s):
// \FSM|always0~0_combout  = ( !\InstructionReg|Q [11] & ( (\InstructionReg|Q [15] & (!\InstructionReg|Q [13] & \InstructionReg|Q [14])) ) )

	.dataa(gnd),
	.datab(!\InstructionReg|Q [15]),
	.datac(!\InstructionReg|Q [13]),
	.datad(!\InstructionReg|Q [14]),
	.datae(gnd),
	.dataf(!\InstructionReg|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|always0~0 .extended_lut = "off";
defparam \FSM|always0~0 .lut_mask = 64'h0030003000000000;
defparam \FSM|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \FSM|currentState~21 (
// Equation(s):
// \FSM|currentState~21_combout  = ( !\reset~input_o  & ( \FSM|currentState.0101~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\FSM|currentState.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~21 .extended_lut = "off";
defparam \FSM|currentState~21 .lut_mask = 64'h00000000FFFF0000;
defparam \FSM|currentState~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \FSM|currentState.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0110 .is_wysiwyg = "true";
defparam \FSM|currentState.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \FSM|currentState~20 (
// Equation(s):
// \FSM|currentState~20_combout  = ( \FSM|always0~0_combout  & ( (!\reset~input_o  & (\InstructionReg|Q [12] & \FSM|currentState.0001~q )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\FSM|currentState.0001~q ),
	.datae(gnd),
	.dataf(!\FSM|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~20 .extended_lut = "off";
defparam \FSM|currentState~20 .lut_mask = 64'h00000000000A000A;
defparam \FSM|currentState~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \FSM|currentState.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0010 .is_wysiwyg = "true";
defparam \FSM|currentState.0010 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \s~input (
	.i(s),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\s~input_o ));
// synopsys translate_off
defparam \s~input .bus_hold = "false";
defparam \s~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \FSM|Equal1~0 (
// Equation(s):
// \FSM|Equal1~0_combout  = ( \InstructionReg|Q [15] & ( (\InstructionReg|Q [13] & !\InstructionReg|Q [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|Q [13]),
	.datad(!\InstructionReg|Q [14]),
	.datae(gnd),
	.dataf(!\InstructionReg|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Equal1~0 .extended_lut = "off";
defparam \FSM|Equal1~0 .lut_mask = 64'h000000000F000F00;
defparam \FSM|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \FSM|currentState~19 (
// Equation(s):
// \FSM|currentState~19_combout  = ( !\reset~input_o  & ( \InstructionReg|Q [11] & ( (\FSM|Equal1~0_combout  & (\FSM|currentState.0100~q  & !\InstructionReg|Q [12])) ) ) )

	.dataa(gnd),
	.datab(!\FSM|Equal1~0_combout ),
	.datac(!\FSM|currentState.0100~q ),
	.datad(!\InstructionReg|Q [12]),
	.datae(!\reset~input_o ),
	.dataf(!\InstructionReg|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~19 .extended_lut = "off";
defparam \FSM|currentState~19 .lut_mask = 64'h0000000003000000;
defparam \FSM|currentState~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \FSM|currentState.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0111 .is_wysiwyg = "true";
defparam \FSM|currentState.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \FSM|currentState~14 (
// Equation(s):
// \FSM|currentState~14_combout  = ( !\reset~input_o  & ( !\FSM|currentState.0111~q  & ( (!\FSM|currentState.0110~q  & (!\FSM|currentState.0010~q  & ((\s~input_o ) # (\FSM|currentState.0000~q )))) ) ) )

	.dataa(!\FSM|currentState.0110~q ),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\FSM|currentState.0000~q ),
	.datad(!\s~input_o ),
	.datae(!\reset~input_o ),
	.dataf(!\FSM|currentState.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~14 .extended_lut = "off";
defparam \FSM|currentState~14 .lut_mask = 64'h0888000000000000;
defparam \FSM|currentState~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \FSM|currentState~15 (
// Equation(s):
// \FSM|currentState~15_combout  = ( \FSM|currentState~14_combout  & ( \FSM|Equal1~0_combout  & ( (!\FSM|always0~0_combout ) # ((!\InstructionReg|Q [12] & (!\FSM|currentState.0100~q )) # (\InstructionReg|Q [12] & ((!\FSM|currentState.0001~q )))) ) ) ) # ( 
// \FSM|currentState~14_combout  & ( !\FSM|Equal1~0_combout  & ( (!\FSM|always0~0_combout  & (((!\FSM|currentState.0100~q  & !\FSM|currentState.0001~q )))) # (\FSM|always0~0_combout  & ((!\InstructionReg|Q [12]) # ((!\FSM|currentState.0100~q )))) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\FSM|always0~0_combout ),
	.datac(!\FSM|currentState.0100~q ),
	.datad(!\FSM|currentState.0001~q ),
	.datae(!\FSM|currentState~14_combout ),
	.dataf(!\FSM|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~15 .extended_lut = "off";
defparam \FSM|currentState~15 .lut_mask = 64'h0000F2320000FDEC;
defparam \FSM|currentState~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N20
dffeas \FSM|currentState.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|currentState~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0000 .is_wysiwyg = "true";
defparam \FSM|currentState.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \FSM|currentState~18 (
// Equation(s):
// \FSM|currentState~18_combout  = (!\reset~input_o  & (!\FSM|currentState.0000~q  & \s~input_o ))

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\FSM|currentState.0000~q ),
	.datad(!\s~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~18 .extended_lut = "off";
defparam \FSM|currentState~18 .lut_mask = 64'h00A000A000A000A0;
defparam \FSM|currentState~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \FSM|currentState.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0001 .is_wysiwyg = "true";
defparam \FSM|currentState.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \FSM|currentState~22 (
// Equation(s):
// \FSM|currentState~22_combout  = ( \FSM|Equal1~0_combout  & ( (\FSM|currentState.0001~q  & !\reset~input_o ) ) ) # ( !\FSM|Equal1~0_combout  & ( (\FSM|currentState.0001~q  & (\FSM|always0~0_combout  & (!\InstructionReg|Q [12] & !\reset~input_o ))) ) )

	.dataa(!\FSM|currentState.0001~q ),
	.datab(!\FSM|always0~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\FSM|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~22 .extended_lut = "off";
defparam \FSM|currentState~22 .lut_mask = 64'h1000100055005500;
defparam \FSM|currentState~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N5
dffeas \FSM|currentState.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0011 .is_wysiwyg = "true";
defparam \FSM|currentState.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \FSM|currentState~17 (
// Equation(s):
// \FSM|currentState~17_combout  = ( \FSM|currentState.0011~q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|currentState.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~17 .extended_lut = "off";
defparam \FSM|currentState~17 .lut_mask = 64'h00000000AAAAAAAA;
defparam \FSM|currentState~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N41
dffeas \FSM|currentState.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0100 .is_wysiwyg = "true";
defparam \FSM|currentState.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N54
cyclonev_lcell_comb \FSM|Equal4~0 (
// Equation(s):
// \FSM|Equal4~0_combout  = ( \InstructionReg|Q [14] & ( (\InstructionReg|Q [15] & !\InstructionReg|Q [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|Q [15]),
	.datad(!\InstructionReg|Q [13]),
	.datae(gnd),
	.dataf(!\InstructionReg|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Equal4~0 .extended_lut = "off";
defparam \FSM|Equal4~0 .lut_mask = 64'h000000000F000F00;
defparam \FSM|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \FSM|currentState~16 (
// Equation(s):
// \FSM|currentState~16_combout  = ( \InstructionReg|Q [11] & ( \FSM|Equal4~0_combout  & ( (!\reset~input_o  & (\FSM|currentState.0100~q  & (\InstructionReg|Q [12] & \FSM|Equal1~0_combout ))) ) ) ) # ( !\InstructionReg|Q [11] & ( \FSM|Equal4~0_combout  & ( 
// (!\reset~input_o  & (\FSM|currentState.0100~q  & ((!\InstructionReg|Q [12]) # (\FSM|Equal1~0_combout )))) ) ) ) # ( \InstructionReg|Q [11] & ( !\FSM|Equal4~0_combout  & ( (!\reset~input_o  & (\FSM|currentState.0100~q  & (\InstructionReg|Q [12] & 
// \FSM|Equal1~0_combout ))) ) ) ) # ( !\InstructionReg|Q [11] & ( !\FSM|Equal4~0_combout  & ( (!\reset~input_o  & (\FSM|currentState.0100~q  & \FSM|Equal1~0_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\FSM|currentState.0100~q ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\FSM|Equal1~0_combout ),
	.datae(!\InstructionReg|Q [11]),
	.dataf(!\FSM|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|currentState~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|currentState~16 .extended_lut = "off";
defparam \FSM|currentState~16 .lut_mask = 64'h0022000220220002;
defparam \FSM|currentState~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \FSM|currentState.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|currentState~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|currentState.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|currentState.0101 .is_wysiwyg = "true";
defparam \FSM|currentState.0101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \DP|comb~1 (
// Equation(s):
// \DP|comb~1_combout  = LCELL(( \FSM|currentState.0101~q  & ( \clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|currentState.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|comb~1 .extended_lut = "off";
defparam \DP|comb~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \DP|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y2_N5
dffeas \InstructionReg|Q[3] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[3] .is_wysiwyg = "true";
defparam \InstructionReg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y2_N32
dffeas \InstructionReg|Q[4] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[4] .is_wysiwyg = "true";
defparam \InstructionReg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \DP|comb~2 (
// Equation(s):
// \DP|comb~2_combout  = LCELL(( \FSM|currentState.0100~q  & ( \clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|currentState.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|comb~2 .extended_lut = "off";
defparam \DP|comb~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \DP|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N53
dffeas \InstructionReg|Q[0] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[0] .is_wysiwyg = "true";
defparam \InstructionReg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \DP|Mux15~0 (
// Equation(s):
// \DP|Mux15~0_combout  = (!\FSM|currentState.0010~q  & (\DP|C_loader|Q [0])) # (\FSM|currentState.0010~q  & ((\InstructionReg|Q [0])))

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\DP|C_loader|Q [0]),
	.datac(!\InstructionReg|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux15~0 .extended_lut = "off";
defparam \DP|Mux15~0 .lut_mask = 64'h2727272727272727;
defparam \DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \InstructionReg|Q[8] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[8] .is_wysiwyg = "true";
defparam \InstructionReg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N11
dffeas \InstructionReg|Q[5] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[5] .is_wysiwyg = "true";
defparam \InstructionReg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \FSM|currentState.0110~q  & ( \InstructionReg|Q [0] & ( \InstructionReg|Q [5] ) ) ) # ( !\FSM|currentState.0110~q  & ( \InstructionReg|Q [0] & ( ((!\FSM|currentState.0011~q  & !\FSM|currentState.0010~q )) # (\InstructionReg|Q [8]) ) ) 
// ) # ( \FSM|currentState.0110~q  & ( !\InstructionReg|Q [0] & ( \InstructionReg|Q [5] ) ) ) # ( !\FSM|currentState.0110~q  & ( !\InstructionReg|Q [0] & ( (\InstructionReg|Q [8] & ((\FSM|currentState.0010~q ) # (\FSM|currentState.0011~q ))) ) ) )

	.dataa(!\FSM|currentState.0011~q ),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\InstructionReg|Q [8]),
	.datad(!\InstructionReg|Q [5]),
	.datae(!\FSM|currentState.0110~q ),
	.dataf(!\InstructionReg|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h070700FF8F8F00FF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \InstructionReg|Q[2] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[2] .is_wysiwyg = "true";
defparam \InstructionReg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N35
dffeas \InstructionReg|Q[10] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[10] .is_wysiwyg = "true";
defparam \InstructionReg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y2_N50
dffeas \InstructionReg|Q[7] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[7] .is_wysiwyg = "true";
defparam \InstructionReg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N39
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \FSM|currentState.0110~q  & ( \InstructionReg|Q [7] ) ) # ( !\FSM|currentState.0110~q  & ( \InstructionReg|Q [7] & ( (!\FSM|currentState.0011~q  & ((!\FSM|currentState.0010~q  & (\InstructionReg|Q [2])) # (\FSM|currentState.0010~q  & 
// ((\InstructionReg|Q [10]))))) # (\FSM|currentState.0011~q  & (((\InstructionReg|Q [10])))) ) ) ) # ( !\FSM|currentState.0110~q  & ( !\InstructionReg|Q [7] & ( (!\FSM|currentState.0011~q  & ((!\FSM|currentState.0010~q  & (\InstructionReg|Q [2])) # 
// (\FSM|currentState.0010~q  & ((\InstructionReg|Q [10]))))) # (\FSM|currentState.0011~q  & (((\InstructionReg|Q [10])))) ) ) )

	.dataa(!\FSM|currentState.0011~q ),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\InstructionReg|Q [2]),
	.datad(!\InstructionReg|Q [10]),
	.datae(!\FSM|currentState.0110~q ),
	.dataf(!\InstructionReg|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h087F0000087FFFFF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \InstructionReg|Q[1] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[1] .is_wysiwyg = "true";
defparam \InstructionReg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \InstructionReg|Q[6] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[6] .is_wysiwyg = "true";
defparam \InstructionReg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y4_N7
dffeas \InstructionReg|Q[9] (
	.clk(\comb~0_combout ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|Q[9] .is_wysiwyg = "true";
defparam \InstructionReg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \InstructionReg|Q [9] & ( \FSM|currentState.0010~q  & ( (!\FSM|currentState.0110~q ) # (\InstructionReg|Q [6]) ) ) ) # ( !\InstructionReg|Q [9] & ( \FSM|currentState.0010~q  & ( (\FSM|currentState.0110~q  & \InstructionReg|Q [6]) ) ) 
// ) # ( \InstructionReg|Q [9] & ( !\FSM|currentState.0010~q  & ( (!\FSM|currentState.0110~q  & (((\FSM|currentState.0011~q )) # (\InstructionReg|Q [1]))) # (\FSM|currentState.0110~q  & (((\InstructionReg|Q [6])))) ) ) ) # ( !\InstructionReg|Q [9] & ( 
// !\FSM|currentState.0010~q  & ( (!\FSM|currentState.0110~q  & (\InstructionReg|Q [1] & (!\FSM|currentState.0011~q ))) # (\FSM|currentState.0110~q  & (((\InstructionReg|Q [6])))) ) ) )

	.dataa(!\FSM|currentState.0110~q ),
	.datab(!\InstructionReg|Q [1]),
	.datac(!\FSM|currentState.0011~q ),
	.datad(!\InstructionReg|Q [6]),
	.datae(!\InstructionReg|Q [9]),
	.dataf(!\FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h20752A7F0055AAFF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \DP|REGFILE|Decoder7~4 (
// Equation(s):
// \DP|REGFILE|Decoder7~4_combout  = ( \Mux1~0_combout  & ( \FSM|currentState.0010~q  & ( (!\Mux2~0_combout  & !\Mux0~0_combout ) ) ) ) # ( \Mux1~0_combout  & ( !\FSM|currentState.0010~q  & ( (\FSM|currentState.0110~q  & (!\Mux2~0_combout  & !\Mux0~0_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\FSM|currentState.0110~q ),
	.datac(!\Mux2~0_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(!\Mux1~0_combout ),
	.dataf(!\FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~4 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~4 .lut_mask = 64'h000030000000F000;
defparam \DP|REGFILE|Decoder7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N56
dffeas \DP|REGFILE|reg2|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N15
cyclonev_lcell_comb \DP|REGFILE|Mux14~0 (
// Equation(s):
// \DP|REGFILE|Mux14~0_combout  = ( \Mux1~0_combout  & ( !\Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux14~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux14~0 .lut_mask = 64'h0000FFFF00000000;
defparam \DP|REGFILE|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \DP|REGFILE|Decoder7~5 (
// Equation(s):
// \DP|REGFILE|Decoder7~5_combout  = ( \Mux1~0_combout  & ( !\Mux0~0_combout  & ( (\Mux2~0_combout  & ((\FSM|currentState.0010~q ) # (\FSM|currentState.0110~q ))) ) ) )

	.dataa(!\FSM|currentState.0110~q ),
	.datab(!\Mux2~0_combout ),
	.datac(!\FSM|currentState.0010~q ),
	.datad(gnd),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~5 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~5 .lut_mask = 64'h0000131300000000;
defparam \DP|REGFILE|Decoder7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N46
dffeas \DP|REGFILE|reg3|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \DP|REGFILE|Decoder7~7 (
// Equation(s):
// \DP|REGFILE|Decoder7~7_combout  = ( !\Mux0~0_combout  & ( (!\Mux1~0_combout  & (!\Mux2~0_combout  & ((\FSM|currentState.0110~q ) # (\FSM|currentState.0010~q )))) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\Mux1~0_combout ),
	.datac(!\Mux2~0_combout ),
	.datad(!\FSM|currentState.0110~q ),
	.datae(!\Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~7 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~7 .lut_mask = 64'h40C0000040C00000;
defparam \DP|REGFILE|Decoder7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N31
dffeas \DP|REGFILE|reg0|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N48
cyclonev_lcell_comb \DP|REGFILE|Decoder7~6 (
// Equation(s):
// \DP|REGFILE|Decoder7~6_combout  = ( \FSM|currentState.0110~q  & ( !\Mux0~0_combout  & ( (!\Mux1~0_combout  & \Mux2~0_combout ) ) ) ) # ( !\FSM|currentState.0110~q  & ( !\Mux0~0_combout  & ( (\FSM|currentState.0010~q  & (!\Mux1~0_combout  & \Mux2~0_combout 
// )) ) ) )

	.dataa(gnd),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\Mux1~0_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(!\FSM|currentState.0110~q ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~6 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~6 .lut_mask = 64'h003000F000000000;
defparam \DP|REGFILE|Decoder7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N49
dffeas \DP|REGFILE|reg1|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \DP|REGFILE|Mux15~1 (
// Equation(s):
// \DP|REGFILE|Mux15~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [0] & ( (!\Mux1~0_combout ) # (\DP|REGFILE|reg3|Q [0]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [0] & ( (\DP|REGFILE|reg0|Q [0] & !\Mux1~0_combout ) ) ) ) # ( 
// \Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [0] & ( (\DP|REGFILE|reg3|Q [0] & \Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [0] & ( (\DP|REGFILE|reg0|Q [0] & !\Mux1~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg3|Q [0]),
	.datab(!\DP|REGFILE|reg0|Q [0]),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg1|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux15~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux15~1 .lut_mask = 64'h303005053030F5F5;
defparam \DP|REGFILE|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \DP|REGFILE|Decoder7~0 (
// Equation(s):
// \DP|REGFILE|Decoder7~0_combout  = ( \Mux0~0_combout  & ( !\Mux2~0_combout  & ( (!\Mux1~0_combout  & ((\FSM|currentState.0010~q ) # (\FSM|currentState.0110~q ))) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(gnd),
	.datac(!\FSM|currentState.0110~q ),
	.datad(!\FSM|currentState.0010~q ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~0 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~0 .lut_mask = 64'h00000AAA00000000;
defparam \DP|REGFILE|Decoder7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N44
dffeas \DP|REGFILE|reg4|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \DP|REGFILE|Decoder7~3 (
// Equation(s):
// \DP|REGFILE|Decoder7~3_combout  = ( \Mux2~0_combout  & ( (\Mux0~0_combout  & (\Mux1~0_combout  & ((\FSM|currentState.0110~q ) # (\FSM|currentState.0010~q )))) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\FSM|currentState.0110~q ),
	.datac(!\Mux0~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~3 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~3 .lut_mask = 64'h0000000000070007;
defparam \DP|REGFILE|Decoder7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N37
dffeas \DP|REGFILE|reg7|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[0]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[0]~feeder_combout  = ( \DP|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[0]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N0
cyclonev_lcell_comb \DP|REGFILE|Decoder7~2 (
// Equation(s):
// \DP|REGFILE|Decoder7~2_combout  = ( !\Mux2~0_combout  & ( (\Mux0~0_combout  & (\Mux1~0_combout  & ((\FSM|currentState.0110~q ) # (\FSM|currentState.0010~q )))) ) )

	.dataa(!\Mux0~0_combout ),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\Mux1~0_combout ),
	.datad(!\FSM|currentState.0110~q ),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~2 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~2 .lut_mask = 64'h0105010500000000;
defparam \DP|REGFILE|Decoder7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N40
dffeas \DP|REGFILE|reg6|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N6
cyclonev_lcell_comb \DP|REGFILE|Decoder7~1 (
// Equation(s):
// \DP|REGFILE|Decoder7~1_combout  = ( \FSM|currentState.0010~q  & ( \Mux0~0_combout  & ( (\Mux2~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\FSM|currentState.0010~q  & ( \Mux0~0_combout  & ( (\Mux2~0_combout  & (!\Mux1~0_combout  & \FSM|currentState.0110~q 
// )) ) ) )

	.dataa(gnd),
	.datab(!\Mux2~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\FSM|currentState.0110~q ),
	.datae(!\FSM|currentState.0010~q ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Decoder7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Decoder7~1 .extended_lut = "off";
defparam \DP|REGFILE|Decoder7~1 .lut_mask = 64'h0000000000303030;
defparam \DP|REGFILE|Decoder7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \DP|REGFILE|reg5|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[0] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \DP|REGFILE|Mux15~0 (
// Equation(s):
// \DP|REGFILE|Mux15~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg5|Q [0] & ( (!\Mux1~0_combout ) # (\DP|REGFILE|reg7|Q [0]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg5|Q [0] & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [0])) # (\Mux1~0_combout  & 
// ((\DP|REGFILE|reg6|Q [0]))) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg5|Q [0] & ( (\DP|REGFILE|reg7|Q [0] & \Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg5|Q [0] & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [0])) # 
// (\Mux1~0_combout  & ((\DP|REGFILE|reg6|Q [0]))) ) ) )

	.dataa(!\DP|REGFILE|reg4|Q [0]),
	.datab(!\DP|REGFILE|reg7|Q [0]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg6|Q [0]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux15~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux15~0 .lut_mask = 64'h505F0303505FF3F3;
defparam \DP|REGFILE|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \DP|REGFILE|Mux15~2 (
// Equation(s):
// \DP|REGFILE|Mux15~2_combout  = ( \DP|REGFILE|Mux15~1_combout  & ( \DP|REGFILE|Mux15~0_combout  ) ) # ( !\DP|REGFILE|Mux15~1_combout  & ( \DP|REGFILE|Mux15~0_combout  & ( ((\DP|REGFILE|reg2|Q [0] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout ) ) ) ) 
// # ( \DP|REGFILE|Mux15~1_combout  & ( !\DP|REGFILE|Mux15~0_combout  & ( !\Mux0~0_combout  ) ) ) # ( !\DP|REGFILE|Mux15~1_combout  & ( !\DP|REGFILE|Mux15~0_combout  & ( (\DP|REGFILE|reg2|Q [0] & (!\Mux0~0_combout  & \DP|REGFILE|Mux14~0_combout )) ) ) )

	.dataa(!\DP|REGFILE|reg2|Q [0]),
	.datab(!\Mux0~0_combout ),
	.datac(!\DP|REGFILE|Mux14~0_combout ),
	.datad(gnd),
	.datae(!\DP|REGFILE|Mux15~1_combout ),
	.dataf(!\DP|REGFILE|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux15~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux15~2 .lut_mask = 64'h0404CCCC3737FFFF;
defparam \DP|REGFILE|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \DP|B_loader|Q[0] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[0] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \FSM|Equal0~0 (
// Equation(s):
// \FSM|Equal0~0_combout  = (\InstructionReg|Q [11] & \InstructionReg|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|Q [11]),
	.datad(!\InstructionReg|Q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Equal0~0 .extended_lut = "off";
defparam \FSM|Equal0~0 .lut_mask = 64'h000F000F000F000F;
defparam \FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \DP|comb~3 (
// Equation(s):
// \DP|comb~3_combout  = LCELL(( \FSM|currentState.0011~q  & ( \clk~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|currentState.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|comb~3 .extended_lut = "off";
defparam \DP|comb~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \DP|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \DP|A_loader|Q[3] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[3] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N23
dffeas \DP|A_loader|Q[6] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[6] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \DP|A_loader|Q[8] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[8] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N35
dffeas \DP|A_loader|Q[9]~DUPLICATE (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|A_loader|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N38
dffeas \DP|A_loader|Q[13] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[13] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \DP|FileShifter|Mux0~0 (
// Equation(s):
// \DP|FileShifter|Mux0~0_combout  = ( \InstructionReg|Q [3] & ( \InstructionReg|Q [4] & ( \DP|B_loader|Q [15] ) ) ) # ( \InstructionReg|Q [3] & ( !\InstructionReg|Q [4] & ( \DP|B_loader|Q [14] ) ) ) # ( !\InstructionReg|Q [3] & ( !\InstructionReg|Q [4] & ( 
// \DP|B_loader|Q [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|B_loader|Q [14]),
	.datad(!\DP|B_loader|Q [15]),
	.datae(!\InstructionReg|Q [3]),
	.dataf(!\InstructionReg|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux0~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux0~0 .lut_mask = 64'h00FF0F0F000000FF;
defparam \DP|FileShifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N7
dffeas \DP|A_loader|Q[15] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[15] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N57
cyclonev_lcell_comb \DP|A_in_ALU[15]~0 (
// Equation(s):
// \DP|A_in_ALU[15]~0_combout  = ( \DP|A_loader|Q [15] & ( (!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|A_in_ALU[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|A_in_ALU[15]~0 .extended_lut = "off";
defparam \DP|A_in_ALU[15]~0 .lut_mask = 64'h00000000ECECECEC;
defparam \DP|A_in_ALU[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N28
dffeas \DP|A_loader|Q[14] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[14] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \DP|A_loader|Q[12] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[12] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N40
dffeas \DP|A_loader|Q[11] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[11] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N39
cyclonev_lcell_comb \DP|A_loader|Q[10]~feeder (
// Equation(s):
// \DP|A_loader|Q[10]~feeder_combout  = \DP|REGFILE|Mux5~2_combout 

	.dataa(!\DP|REGFILE|Mux5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|A_loader|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|A_loader|Q[10]~feeder .extended_lut = "off";
defparam \DP|A_loader|Q[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|A_loader|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N41
dffeas \DP|A_loader|Q[10]~DUPLICATE (
	.clk(\DP|comb~3_combout ),
	.d(\DP|A_loader|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|A_loader|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N34
dffeas \DP|A_loader|Q[9] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[9] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N28
dffeas \DP|A_loader|Q[7] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[7] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N22
dffeas \DP|A_loader|Q[6]~DUPLICATE (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|A_loader|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N34
dffeas \DP|A_loader|Q[5] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[5] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N51
cyclonev_lcell_comb \DP|A_loader|Q[4]~feeder (
// Equation(s):
// \DP|A_loader|Q[4]~feeder_combout  = \DP|REGFILE|Mux11~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REGFILE|Mux11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|A_loader|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|A_loader|Q[4]~feeder .extended_lut = "off";
defparam \DP|A_loader|Q[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|A_loader|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N52
dffeas \DP|A_loader|Q[4] (
	.clk(\DP|comb~3_combout ),
	.d(\DP|A_loader|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[4] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N10
dffeas \DP|A_loader|Q[2] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[2] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N4
dffeas \DP|A_loader|Q[1]~DUPLICATE (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|A_loader|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \DP|A_loader|Q[0] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[0] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \DP|ALUModule|Add1~66 (
// Equation(s):
// \DP|ALUModule|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\DP|ALUModule|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~66 .extended_lut = "off";
defparam \DP|ALUModule|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \DP|ALUModule|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \DP|ALUModule|Add1~1 (
// Equation(s):
// \DP|ALUModule|Add1~1_sumout  = SUM(( !\DP|FileShifter|Mux15~0_combout  ) + ( (\DP|A_loader|Q [0] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~66_cout  ))
// \DP|ALUModule|Add1~2  = CARRY(( !\DP|FileShifter|Mux15~0_combout  ) + ( (\DP|A_loader|Q [0] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~66_cout  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [0]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~1_sumout ),
	.cout(\DP|ALUModule|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~1 .extended_lut = "off";
defparam \DP|ALUModule|Add1~1 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \DP|ALUModule|Add1~5 (
// Equation(s):
// \DP|ALUModule|Add1~5_sumout  = SUM(( !\DP|FileShifter|Mux14~0_combout  ) + ( (\DP|A_loader|Q[1]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~2  ))
// \DP|ALUModule|Add1~6  = CARRY(( !\DP|FileShifter|Mux14~0_combout  ) + ( (\DP|A_loader|Q[1]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~2  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~5_sumout ),
	.cout(\DP|ALUModule|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~5 .extended_lut = "off";
defparam \DP|ALUModule|Add1~5 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \DP|ALUModule|Add1~9 (
// Equation(s):
// \DP|ALUModule|Add1~9_sumout  = SUM(( !\DP|FileShifter|Mux13~0_combout  ) + ( (\DP|A_loader|Q [2] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~6  ))
// \DP|ALUModule|Add1~10  = CARRY(( !\DP|FileShifter|Mux13~0_combout  ) + ( (\DP|A_loader|Q [2] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~6  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [2]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~9_sumout ),
	.cout(\DP|ALUModule|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~9 .extended_lut = "off";
defparam \DP|ALUModule|Add1~9 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \DP|ALUModule|Add1~13 (
// Equation(s):
// \DP|ALUModule|Add1~13_sumout  = SUM(( !\DP|FileShifter|Mux12~0_combout  ) + ( (\DP|A_loader|Q [3] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~10  ))
// \DP|ALUModule|Add1~14  = CARRY(( !\DP|FileShifter|Mux12~0_combout  ) + ( (\DP|A_loader|Q [3] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~10  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [3]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~13_sumout ),
	.cout(\DP|ALUModule|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~13 .extended_lut = "off";
defparam \DP|ALUModule|Add1~13 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \DP|ALUModule|Add1~17 (
// Equation(s):
// \DP|ALUModule|Add1~17_sumout  = SUM(( !\DP|FileShifter|Mux11~0_combout  ) + ( (\DP|A_loader|Q [4] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~14  ))
// \DP|ALUModule|Add1~18  = CARRY(( !\DP|FileShifter|Mux11~0_combout  ) + ( (\DP|A_loader|Q [4] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~14  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [4]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~17_sumout ),
	.cout(\DP|ALUModule|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~17 .extended_lut = "off";
defparam \DP|ALUModule|Add1~17 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \DP|ALUModule|Add1~21 (
// Equation(s):
// \DP|ALUModule|Add1~21_sumout  = SUM(( !\DP|FileShifter|Mux10~0_combout  ) + ( (\DP|A_loader|Q [5] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~18  ))
// \DP|ALUModule|Add1~22  = CARRY(( !\DP|FileShifter|Mux10~0_combout  ) + ( (\DP|A_loader|Q [5] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~18  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [5]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~21_sumout ),
	.cout(\DP|ALUModule|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~21 .extended_lut = "off";
defparam \DP|ALUModule|Add1~21 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \DP|ALUModule|Add1~25 (
// Equation(s):
// \DP|ALUModule|Add1~25_sumout  = SUM(( !\DP|FileShifter|Mux9~0_combout  ) + ( (\DP|A_loader|Q[6]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~22  ))
// \DP|ALUModule|Add1~26  = CARRY(( !\DP|FileShifter|Mux9~0_combout  ) + ( (\DP|A_loader|Q[6]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~22  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~25_sumout ),
	.cout(\DP|ALUModule|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~25 .extended_lut = "off";
defparam \DP|ALUModule|Add1~25 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \DP|ALUModule|Add1~29 (
// Equation(s):
// \DP|ALUModule|Add1~29_sumout  = SUM(( !\DP|FileShifter|Mux8~0_combout  ) + ( (\DP|A_loader|Q [7] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~26  ))
// \DP|ALUModule|Add1~30  = CARRY(( !\DP|FileShifter|Mux8~0_combout  ) + ( (\DP|A_loader|Q [7] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~26  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [7]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~29_sumout ),
	.cout(\DP|ALUModule|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~29 .extended_lut = "off";
defparam \DP|ALUModule|Add1~29 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \DP|ALUModule|Add1~33 (
// Equation(s):
// \DP|ALUModule|Add1~33_sumout  = SUM(( (\DP|A_loader|Q [8] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux7~0_combout  ) + ( \DP|ALUModule|Add1~30  ))
// \DP|ALUModule|Add1~34  = CARRY(( (\DP|A_loader|Q [8] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux7~0_combout  ) + ( \DP|ALUModule|Add1~30  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|A_loader|Q [8]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux7~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~33_sumout ),
	.cout(\DP|ALUModule|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~33 .extended_lut = "off";
defparam \DP|ALUModule|Add1~33 .lut_mask = 64'h000000FF000000EC;
defparam \DP|ALUModule|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \DP|ALUModule|Add1~37 (
// Equation(s):
// \DP|ALUModule|Add1~37_sumout  = SUM(( (\DP|A_loader|Q [9] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux6~0_combout  ) + ( \DP|ALUModule|Add1~34  ))
// \DP|ALUModule|Add1~38  = CARRY(( (\DP|A_loader|Q [9] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux6~0_combout  ) + ( \DP|ALUModule|Add1~34  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|A_loader|Q [9]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux6~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~37_sumout ),
	.cout(\DP|ALUModule|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~37 .extended_lut = "off";
defparam \DP|ALUModule|Add1~37 .lut_mask = 64'h000000FF000000EC;
defparam \DP|ALUModule|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \DP|ALUModule|Add1~41 (
// Equation(s):
// \DP|ALUModule|Add1~41_sumout  = SUM(( !\DP|FileShifter|Mux5~0_combout  ) + ( (\DP|A_loader|Q[10]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~38  ))
// \DP|ALUModule|Add1~42  = CARRY(( !\DP|FileShifter|Mux5~0_combout  ) + ( (\DP|A_loader|Q[10]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~38  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~41_sumout ),
	.cout(\DP|ALUModule|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~41 .extended_lut = "off";
defparam \DP|ALUModule|Add1~41 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \DP|ALUModule|Add1~45 (
// Equation(s):
// \DP|ALUModule|Add1~45_sumout  = SUM(( !\DP|FileShifter|Mux4~0_combout  ) + ( (\DP|A_loader|Q [11] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~42  ))
// \DP|ALUModule|Add1~46  = CARRY(( !\DP|FileShifter|Mux4~0_combout  ) + ( (\DP|A_loader|Q [11] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add1~42  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [11]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~45_sumout ),
	.cout(\DP|ALUModule|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~45 .extended_lut = "off";
defparam \DP|ALUModule|Add1~45 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \DP|ALUModule|Add1~49 (
// Equation(s):
// \DP|ALUModule|Add1~49_sumout  = SUM(( (\DP|A_loader|Q [12] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux3~0_combout  ) + ( \DP|ALUModule|Add1~46  ))
// \DP|ALUModule|Add1~50  = CARRY(( (\DP|A_loader|Q [12] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !\DP|FileShifter|Mux3~0_combout  ) + ( \DP|ALUModule|Add1~46  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|A_loader|Q [12]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux3~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~49_sumout ),
	.cout(\DP|ALUModule|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~49 .extended_lut = "off";
defparam \DP|ALUModule|Add1~49 .lut_mask = 64'h000000FF000000EC;
defparam \DP|ALUModule|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \DP|ALUModule|Add1~53 (
// Equation(s):
// \DP|ALUModule|Add1~53_sumout  = SUM(( !\DP|FileShifter|Mux2~0_combout  ) + ( (\DP|A_loader|Q [13] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~50  ))
// \DP|ALUModule|Add1~54  = CARRY(( !\DP|FileShifter|Mux2~0_combout  ) + ( (\DP|A_loader|Q [13] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~50  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [13]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~53_sumout ),
	.cout(\DP|ALUModule|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~53 .extended_lut = "off";
defparam \DP|ALUModule|Add1~53 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \DP|ALUModule|Add1~57 (
// Equation(s):
// \DP|ALUModule|Add1~57_sumout  = SUM(( !\DP|FileShifter|Mux1~0_combout  ) + ( (\DP|A_loader|Q [14] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~54  ))
// \DP|ALUModule|Add1~58  = CARRY(( !\DP|FileShifter|Mux1~0_combout  ) + ( (\DP|A_loader|Q [14] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add1~54  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [14]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~57_sumout ),
	.cout(\DP|ALUModule|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~57 .extended_lut = "off";
defparam \DP|ALUModule|Add1~57 .lut_mask = 64'h0000FF130000FF00;
defparam \DP|ALUModule|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \DP|ALUModule|Add1~61 (
// Equation(s):
// \DP|ALUModule|Add1~61_sumout  = SUM(( (\DP|A_loader|Q [15] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( !\DP|FileShifter|Mux0~0_combout  ) + ( \DP|ALUModule|Add1~58  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\DP|A_loader|Q [15]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add1~61 .extended_lut = "off";
defparam \DP|ALUModule|Add1~61 .lut_mask = 64'h000000FF000000F8;
defparam \DP|ALUModule|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \DP|A_loader|Q[1] (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[1] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \DP|ALUModule|Add0~1 (
// Equation(s):
// \DP|ALUModule|Add0~1_sumout  = SUM(( \DP|FileShifter|Mux15~0_combout  ) + ( (\DP|A_loader|Q [0] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !VCC ))
// \DP|ALUModule|Add0~2  = CARRY(( \DP|FileShifter|Mux15~0_combout  ) + ( (\DP|A_loader|Q [0] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( !VCC ))

	.dataa(!\FSM|currentState.0101~q ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~1_sumout ),
	.cout(\DP|ALUModule|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~1 .extended_lut = "off";
defparam \DP|ALUModule|Add0~1 .lut_mask = 64'h0000FF15000000FF;
defparam \DP|ALUModule|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N3
cyclonev_lcell_comb \DP|ALUModule|Add0~5 (
// Equation(s):
// \DP|ALUModule|Add0~5_sumout  = SUM(( \DP|FileShifter|Mux14~0_combout  ) + ( (\DP|A_loader|Q [1] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~2  ))
// \DP|ALUModule|Add0~6  = CARRY(( \DP|FileShifter|Mux14~0_combout  ) + ( (\DP|A_loader|Q [1] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~2  ))

	.dataa(!\FSM|currentState.0101~q ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [1]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~5_sumout ),
	.cout(\DP|ALUModule|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~5 .extended_lut = "off";
defparam \DP|ALUModule|Add0~5 .lut_mask = 64'h0000FF15000000FF;
defparam \DP|ALUModule|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \DP|ALUModule|Add0~9 (
// Equation(s):
// \DP|ALUModule|Add0~9_sumout  = SUM(( \DP|FileShifter|Mux13~0_combout  ) + ( (\DP|A_loader|Q [2] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~6  ))
// \DP|ALUModule|Add0~10  = CARRY(( \DP|FileShifter|Mux13~0_combout  ) + ( (\DP|A_loader|Q [2] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~6  ))

	.dataa(!\FSM|currentState.0101~q ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [2]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~9_sumout ),
	.cout(\DP|ALUModule|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~9 .extended_lut = "off";
defparam \DP|ALUModule|Add0~9 .lut_mask = 64'h0000FF15000000FF;
defparam \DP|ALUModule|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N9
cyclonev_lcell_comb \DP|ALUModule|Add0~13 (
// Equation(s):
// \DP|ALUModule|Add0~13_sumout  = SUM(( (\DP|A_loader|Q [3] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|FileShifter|Mux12~0_combout  ) + ( \DP|ALUModule|Add0~10  ))
// \DP|ALUModule|Add0~14  = CARRY(( (\DP|A_loader|Q [3] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|FileShifter|Mux12~0_combout  ) + ( \DP|ALUModule|Add0~10  ))

	.dataa(!\FSM|currentState.0101~q ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|A_loader|Q [3]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~13_sumout ),
	.cout(\DP|ALUModule|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~13 .extended_lut = "off";
defparam \DP|ALUModule|Add0~13 .lut_mask = 64'h0000FF00000000EA;
defparam \DP|ALUModule|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \DP|ALUModule|Add0~17 (
// Equation(s):
// \DP|ALUModule|Add0~17_sumout  = SUM(( (\DP|A_loader|Q [4] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|FileShifter|Mux11~0_combout  ) + ( \DP|ALUModule|Add0~14  ))
// \DP|ALUModule|Add0~18  = CARRY(( (\DP|A_loader|Q [4] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|FileShifter|Mux11~0_combout  ) + ( \DP|ALUModule|Add0~14  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|A_loader|Q [4]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux11~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~17_sumout ),
	.cout(\DP|ALUModule|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~17 .extended_lut = "off";
defparam \DP|ALUModule|Add0~17 .lut_mask = 64'h0000FF00000000EC;
defparam \DP|ALUModule|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N15
cyclonev_lcell_comb \DP|ALUModule|Add0~21 (
// Equation(s):
// \DP|ALUModule|Add0~21_sumout  = SUM(( \DP|FileShifter|Mux10~0_combout  ) + ( (\DP|A_loader|Q [5] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~18  ))
// \DP|ALUModule|Add0~22  = CARRY(( \DP|FileShifter|Mux10~0_combout  ) + ( (\DP|A_loader|Q [5] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~18  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [5]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~21_sumout ),
	.cout(\DP|ALUModule|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~21 .extended_lut = "off";
defparam \DP|ALUModule|Add0~21 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N18
cyclonev_lcell_comb \DP|ALUModule|Add0~25 (
// Equation(s):
// \DP|ALUModule|Add0~25_sumout  = SUM(( \DP|FileShifter|Mux9~0_combout  ) + ( (\DP|A_loader|Q [6] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~22  ))
// \DP|ALUModule|Add0~26  = CARRY(( \DP|FileShifter|Mux9~0_combout  ) + ( (\DP|A_loader|Q [6] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~22  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|FileShifter|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [6]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~25_sumout ),
	.cout(\DP|ALUModule|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~25 .extended_lut = "off";
defparam \DP|ALUModule|Add0~25 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N21
cyclonev_lcell_comb \DP|ALUModule|Add0~29 (
// Equation(s):
// \DP|ALUModule|Add0~29_sumout  = SUM(( (\DP|A_loader|Q [7] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|FileShifter|Mux8~0_combout  ) + ( \DP|ALUModule|Add0~26  ))
// \DP|ALUModule|Add0~30  = CARRY(( (\DP|A_loader|Q [7] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|FileShifter|Mux8~0_combout  ) + ( \DP|ALUModule|Add0~26  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\DP|A_loader|Q [7]),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux8~0_combout ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~29_sumout ),
	.cout(\DP|ALUModule|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~29 .extended_lut = "off";
defparam \DP|ALUModule|Add0~29 .lut_mask = 64'h0000FF00000000EC;
defparam \DP|ALUModule|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N24
cyclonev_lcell_comb \DP|ALUModule|Add0~33 (
// Equation(s):
// \DP|ALUModule|Add0~33_sumout  = SUM(( \DP|FileShifter|Mux7~0_combout  ) + ( (\DP|A_loader|Q [8] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~30  ))
// \DP|ALUModule|Add0~34  = CARRY(( \DP|FileShifter|Mux7~0_combout  ) + ( (\DP|A_loader|Q [8] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~30  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [8]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~33_sumout ),
	.cout(\DP|ALUModule|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~33 .extended_lut = "off";
defparam \DP|ALUModule|Add0~33 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N27
cyclonev_lcell_comb \DP|ALUModule|Add0~37 (
// Equation(s):
// \DP|ALUModule|Add0~37_sumout  = SUM(( \DP|FileShifter|Mux6~0_combout  ) + ( (\DP|A_loader|Q[9]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~34  ))
// \DP|ALUModule|Add0~38  = CARRY(( \DP|FileShifter|Mux6~0_combout  ) + ( (\DP|A_loader|Q[9]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~34  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~37_sumout ),
	.cout(\DP|ALUModule|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~37 .extended_lut = "off";
defparam \DP|ALUModule|Add0~37 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N30
cyclonev_lcell_comb \DP|ALUModule|Add0~41 (
// Equation(s):
// \DP|ALUModule|Add0~41_sumout  = SUM(( \DP|FileShifter|Mux5~0_combout  ) + ( (\DP|A_loader|Q[10]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~38  ))
// \DP|ALUModule|Add0~42  = CARRY(( \DP|FileShifter|Mux5~0_combout  ) + ( (\DP|A_loader|Q[10]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~38  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~41_sumout ),
	.cout(\DP|ALUModule|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~41 .extended_lut = "off";
defparam \DP|ALUModule|Add0~41 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N33
cyclonev_lcell_comb \DP|ALUModule|Add0~45 (
// Equation(s):
// \DP|ALUModule|Add0~45_sumout  = SUM(( \DP|FileShifter|Mux4~0_combout  ) + ( (\DP|A_loader|Q [11] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~42  ))
// \DP|ALUModule|Add0~46  = CARRY(( \DP|FileShifter|Mux4~0_combout  ) + ( (\DP|A_loader|Q [11] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~42  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\DP|FileShifter|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [11]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~45_sumout ),
	.cout(\DP|ALUModule|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~45 .extended_lut = "off";
defparam \DP|ALUModule|Add0~45 .lut_mask = 64'h0000FF13000000FF;
defparam \DP|ALUModule|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N36
cyclonev_lcell_comb \DP|ALUModule|Add0~49 (
// Equation(s):
// \DP|ALUModule|Add0~49_sumout  = SUM(( \DP|FileShifter|Mux3~0_combout  ) + ( (\DP|A_loader|Q [12] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~46  ))
// \DP|ALUModule|Add0~50  = CARRY(( \DP|FileShifter|Mux3~0_combout  ) + ( (\DP|A_loader|Q [12] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~46  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\DP|FileShifter|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [12]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~49_sumout ),
	.cout(\DP|ALUModule|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~49 .extended_lut = "off";
defparam \DP|ALUModule|Add0~49 .lut_mask = 64'h0000FF07000000FF;
defparam \DP|ALUModule|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N39
cyclonev_lcell_comb \DP|ALUModule|Add0~53 (
// Equation(s):
// \DP|ALUModule|Add0~53_sumout  = SUM(( \DP|FileShifter|Mux2~0_combout  ) + ( (\DP|A_loader|Q [13] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~50  ))
// \DP|ALUModule|Add0~54  = CARRY(( \DP|FileShifter|Mux2~0_combout  ) + ( (\DP|A_loader|Q [13] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) + ( \DP|ALUModule|Add0~50  ))

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\DP|FileShifter|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [13]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~53_sumout ),
	.cout(\DP|ALUModule|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~53 .extended_lut = "off";
defparam \DP|ALUModule|Add0~53 .lut_mask = 64'h0000FF07000000FF;
defparam \DP|ALUModule|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N42
cyclonev_lcell_comb \DP|ALUModule|Add0~57 (
// Equation(s):
// \DP|ALUModule|Add0~57_sumout  = SUM(( \DP|FileShifter|Mux1~0_combout  ) + ( (\DP|A_loader|Q [14] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~54  ))
// \DP|ALUModule|Add0~58  = CARRY(( \DP|FileShifter|Mux1~0_combout  ) + ( (\DP|A_loader|Q [14] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~54  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|Equal0~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\DP|FileShifter|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [14]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~57_sumout ),
	.cout(\DP|ALUModule|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~57 .extended_lut = "off";
defparam \DP|ALUModule|Add0~57 .lut_mask = 64'h0000FF07000000FF;
defparam \DP|ALUModule|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N45
cyclonev_lcell_comb \DP|ALUModule|Add0~61 (
// Equation(s):
// \DP|ALUModule|Add0~61_sumout  = SUM(( \DP|FileShifter|Mux0~0_combout  ) + ( (\DP|A_loader|Q [15] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) + ( \DP|ALUModule|Add0~58  ))

	.dataa(!\FSM|Equal4~0_combout ),
	.datab(!\FSM|Equal0~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\DP|FileShifter|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\DP|A_loader|Q [15]),
	.datag(gnd),
	.cin(\DP|ALUModule|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DP|ALUModule|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Add0~61 .extended_lut = "off";
defparam \DP|ALUModule|Add0~61 .lut_mask = 64'h0000FF07000000FF;
defparam \DP|ALUModule|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N6
cyclonev_lcell_comb \DP|ALUModule|Mux0~0 (
// Equation(s):
// \DP|ALUModule|Mux0~0_combout  = ( \DP|ALUModule|Add1~61_sumout  & ( \DP|ALUModule|Add0~61_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & (\DP|FileShifter|Mux0~0_combout  & \DP|A_in_ALU[15]~0_combout )) # (\InstructionReg|Q [11] & 
// (!\DP|FileShifter|Mux0~0_combout ))) ) ) ) # ( !\DP|ALUModule|Add1~61_sumout  & ( \DP|ALUModule|Add0~61_sumout  & ( (!\InstructionReg|Q [11] & ((!\InstructionReg|Q [12]) # ((\DP|FileShifter|Mux0~0_combout  & \DP|A_in_ALU[15]~0_combout )))) # 
// (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux0~0_combout  & (\InstructionReg|Q [12]))) ) ) ) # ( \DP|ALUModule|Add1~61_sumout  & ( !\DP|ALUModule|Add0~61_sumout  & ( (!\InstructionReg|Q [11] & (\DP|FileShifter|Mux0~0_combout  & (\InstructionReg|Q [12] & 
// \DP|A_in_ALU[15]~0_combout ))) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux0~0_combout ) # ((!\InstructionReg|Q [12])))) ) ) ) # ( !\DP|ALUModule|Add1~61_sumout  & ( !\DP|ALUModule|Add0~61_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q 
// [11] & (\DP|FileShifter|Mux0~0_combout  & \DP|A_in_ALU[15]~0_combout )) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux0~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [11]),
	.datab(!\DP|FileShifter|Mux0~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|A_in_ALU[15]~0_combout ),
	.datae(!\DP|ALUModule|Add1~61_sumout ),
	.dataf(!\DP|ALUModule|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux0~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux0~0 .lut_mask = 64'h04065456A4A6F4F6;
defparam \DP|ALUModule|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N11
dffeas \DP|C_loader|Q[15] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[15] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N45
cyclonev_lcell_comb \DP|Mux0~0 (
// Equation(s):
// \DP|Mux0~0_combout  = ( \DP|C_loader|Q [15] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [15] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux0~0 .extended_lut = "off";
defparam \DP|Mux0~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N58
dffeas \DP|REGFILE|reg2|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N46
dffeas \DP|REGFILE|reg0|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N22
dffeas \DP|REGFILE|reg1|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N57
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[15]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[15]~feeder_combout  = ( \DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[15]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N58
dffeas \DP|REGFILE|reg3|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N54
cyclonev_lcell_comb \DP|REGFILE|Mux0~1 (
// Equation(s):
// \DP|REGFILE|Mux0~1_combout  = ( \Mux2~0_combout  & ( \Mux1~0_combout  & ( \DP|REGFILE|reg3|Q [15] ) ) ) # ( \Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg1|Q [15] ) ) ) # ( !\Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg0|Q [15] ) 
// ) )

	.dataa(!\DP|REGFILE|reg0|Q [15]),
	.datab(gnd),
	.datac(!\DP|REGFILE|reg1|Q [15]),
	.datad(!\DP|REGFILE|reg3|Q [15]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux0~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux0~1 .lut_mask = 64'h55550F0F000000FF;
defparam \DP|REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N24
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[15]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[15]~feeder_combout  = ( \DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[15]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N25
dffeas \DP|REGFILE|reg7|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N49
dffeas \DP|REGFILE|reg4|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \DP|REGFILE|reg6|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N50
dffeas \DP|REGFILE|reg5|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[15] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \DP|REGFILE|Mux0~0 (
// Equation(s):
// \DP|REGFILE|Mux0~0_combout  = ( \DP|REGFILE|reg6|Q [15] & ( \DP|REGFILE|reg5|Q [15] & ( (!\Mux2~0_combout  & (((\DP|REGFILE|reg4|Q [15]) # (\Mux1~0_combout )))) # (\Mux2~0_combout  & (((!\Mux1~0_combout )) # (\DP|REGFILE|reg7|Q [15]))) ) ) ) # ( 
// !\DP|REGFILE|reg6|Q [15] & ( \DP|REGFILE|reg5|Q [15] & ( (!\Mux2~0_combout  & (((!\Mux1~0_combout  & \DP|REGFILE|reg4|Q [15])))) # (\Mux2~0_combout  & (((!\Mux1~0_combout )) # (\DP|REGFILE|reg7|Q [15]))) ) ) ) # ( \DP|REGFILE|reg6|Q [15] & ( 
// !\DP|REGFILE|reg5|Q [15] & ( (!\Mux2~0_combout  & (((\DP|REGFILE|reg4|Q [15]) # (\Mux1~0_combout )))) # (\Mux2~0_combout  & (\DP|REGFILE|reg7|Q [15] & (\Mux1~0_combout ))) ) ) ) # ( !\DP|REGFILE|reg6|Q [15] & ( !\DP|REGFILE|reg5|Q [15] & ( 
// (!\Mux2~0_combout  & (((!\Mux1~0_combout  & \DP|REGFILE|reg4|Q [15])))) # (\Mux2~0_combout  & (\DP|REGFILE|reg7|Q [15] & (\Mux1~0_combout ))) ) ) )

	.dataa(!\DP|REGFILE|reg7|Q [15]),
	.datab(!\Mux2~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg4|Q [15]),
	.datae(!\DP|REGFILE|reg6|Q [15]),
	.dataf(!\DP|REGFILE|reg5|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux0~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux0~0 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \DP|REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N9
cyclonev_lcell_comb \DP|REGFILE|Mux0~2 (
// Equation(s):
// \DP|REGFILE|Mux0~2_combout  = ( \DP|REGFILE|Mux0~1_combout  & ( \DP|REGFILE|Mux0~0_combout  ) ) # ( !\DP|REGFILE|Mux0~1_combout  & ( \DP|REGFILE|Mux0~0_combout  & ( ((\DP|REGFILE|reg2|Q [15] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout ) ) ) ) # ( 
// \DP|REGFILE|Mux0~1_combout  & ( !\DP|REGFILE|Mux0~0_combout  & ( !\Mux0~0_combout  ) ) ) # ( !\DP|REGFILE|Mux0~1_combout  & ( !\DP|REGFILE|Mux0~0_combout  & ( (!\Mux0~0_combout  & (\DP|REGFILE|reg2|Q [15] & \DP|REGFILE|Mux14~0_combout )) ) ) )

	.dataa(!\Mux0~0_combout ),
	.datab(!\DP|REGFILE|reg2|Q [15]),
	.datac(gnd),
	.datad(!\DP|REGFILE|Mux14~0_combout ),
	.datae(!\DP|REGFILE|Mux0~1_combout ),
	.dataf(!\DP|REGFILE|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux0~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux0~2 .lut_mask = 64'h0022AAAA5577FFFF;
defparam \DP|REGFILE|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N37
dffeas \DP|B_loader|Q[15] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[15] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \DP|B_loader|Q[13] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[13] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \DP|FileShifter|Mux1~0 (
// Equation(s):
// \DP|FileShifter|Mux1~0_combout  = ( \DP|B_loader|Q [13] & ( \DP|B_loader|Q [14] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [15]) ) ) ) # ( !\DP|B_loader|Q [13] & ( \DP|B_loader|Q [14] & ( (!\InstructionReg|Q [4] & (!\InstructionReg|Q [3])) # 
// (\InstructionReg|Q [4] & ((\DP|B_loader|Q [15]))) ) ) ) # ( \DP|B_loader|Q [13] & ( !\DP|B_loader|Q [14] & ( (!\InstructionReg|Q [4] & (\InstructionReg|Q [3])) # (\InstructionReg|Q [4] & ((\DP|B_loader|Q [15]))) ) ) ) # ( !\DP|B_loader|Q [13] & ( 
// !\DP|B_loader|Q [14] & ( (\DP|B_loader|Q [15] & \InstructionReg|Q [4]) ) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(gnd),
	.datac(!\DP|B_loader|Q [15]),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\DP|B_loader|Q [13]),
	.dataf(!\DP|B_loader|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux1~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux1~0 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \DP|FileShifter|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N54
cyclonev_lcell_comb \DP|ALUModule|out~14 (
// Equation(s):
// \DP|ALUModule|out~14_combout  = ( \FSM|currentState.0101~q  & ( \DP|FileShifter|Mux1~0_combout  & ( (!\FSM|Equal0~0_combout  & (\DP|A_loader|Q [14] & !\FSM|Equal4~0_combout )) ) ) ) # ( !\FSM|currentState.0101~q  & ( \DP|FileShifter|Mux1~0_combout  & ( 
// \DP|A_loader|Q [14] ) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\DP|A_loader|Q [14]),
	.datad(!\FSM|Equal4~0_combout ),
	.datae(!\FSM|currentState.0101~q ),
	.dataf(!\DP|FileShifter|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~14 .extended_lut = "off";
defparam \DP|ALUModule|out~14 .lut_mask = 64'h000000000F0F0A00;
defparam \DP|ALUModule|out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \DP|ALUModule|Mux1~0 (
// Equation(s):
// \DP|ALUModule|Mux1~0_combout  = ( \DP|ALUModule|Add1~57_sumout  & ( \DP|ALUModule|Add0~57_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~14_combout ))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux1~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|Add1~57_sumout  & ( \DP|ALUModule|Add0~57_sumout  & ( (!\InstructionReg|Q [12] & (((!\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~14_combout ))) # (\InstructionReg|Q 
// [11] & (!\DP|FileShifter|Mux1~0_combout )))) ) ) ) # ( \DP|ALUModule|Add1~57_sumout  & ( !\DP|ALUModule|Add0~57_sumout  & ( (!\InstructionReg|Q [12] & (((\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// ((\DP|ALUModule|out~14_combout ))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux1~0_combout )))) ) ) ) # ( !\DP|ALUModule|Add1~57_sumout  & ( !\DP|ALUModule|Add0~57_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// ((\DP|ALUModule|out~14_combout ))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux1~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\DP|FileShifter|Mux1~0_combout ),
	.datac(!\DP|ALUModule|out~14_combout ),
	.datad(!\InstructionReg|Q [11]),
	.datae(!\DP|ALUModule|Add1~57_sumout ),
	.dataf(!\DP|ALUModule|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux1~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux1~0 .lut_mask = 64'h054405EEAF44AFEE;
defparam \DP|ALUModule|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N34
dffeas \DP|C_loader|Q[14] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[14] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \DP|Mux1~0 (
// Equation(s):
// \DP|Mux1~0_combout  = ( \DP|C_loader|Q [14] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [14] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|currentState.0010~q ),
	.datad(!\InstructionReg|Q [7]),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux1~0 .extended_lut = "off";
defparam \DP|Mux1~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N47
dffeas \DP|REGFILE|reg2|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[14]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[14]~feeder_combout  = ( \DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[14]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N7
dffeas \DP|REGFILE|reg0|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[14]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[14]~feeder_combout  = ( \DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[14]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N16
dffeas \DP|REGFILE|reg3|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[14]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[14]~feeder_combout  = ( \DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[14]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N55
dffeas \DP|REGFILE|reg1|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N42
cyclonev_lcell_comb \DP|REGFILE|Mux1~1 (
// Equation(s):
// \DP|REGFILE|Mux1~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [14] & ( (!\Mux1~0_combout ) # (\DP|REGFILE|reg3|Q [14]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [14] & ( (!\Mux1~0_combout  & \DP|REGFILE|reg0|Q [14]) ) ) ) # ( 
// \Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [14] & ( (\Mux1~0_combout  & \DP|REGFILE|reg3|Q [14]) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [14] & ( (!\Mux1~0_combout  & \DP|REGFILE|reg0|Q [14]) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\DP|REGFILE|reg0|Q [14]),
	.datac(!\DP|REGFILE|reg3|Q [14]),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg1|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux1~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux1~1 .lut_mask = 64'h222205052222AFAF;
defparam \DP|REGFILE|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N39
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[14]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[14]~feeder_combout  = ( \DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[14]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N40
dffeas \DP|REGFILE|reg6|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N9
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[14]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[14]~feeder_combout  = ( \DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[14]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N11
dffeas \DP|REGFILE|reg7|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \DP|REGFILE|reg5|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N17
dffeas \DP|REGFILE|reg4|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[14] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N12
cyclonev_lcell_comb \DP|REGFILE|Mux1~0 (
// Equation(s):
// \DP|REGFILE|Mux1~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg4|Q [14] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [14]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [14])) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg4|Q [14] & ( 
// (!\Mux1~0_combout ) # (\DP|REGFILE|reg6|Q [14]) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg4|Q [14] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [14]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [14])) ) ) ) # ( !\Mux2~0_combout  & ( 
// !\DP|REGFILE|reg4|Q [14] & ( (\DP|REGFILE|reg6|Q [14] & \Mux1~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [14]),
	.datab(!\DP|REGFILE|reg7|Q [14]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg5|Q [14]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg4|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux1~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux1~0 .lut_mask = 64'h050503F3F5F503F3;
defparam \DP|REGFILE|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N57
cyclonev_lcell_comb \DP|REGFILE|Mux1~2 (
// Equation(s):
// \DP|REGFILE|Mux1~2_combout  = ( \DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux1~0_combout  & ( ((\Mux0~0_combout ) # (\DP|REGFILE|Mux1~1_combout )) # (\DP|REGFILE|reg2|Q [14]) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux1~0_combout  & ( 
// (\Mux0~0_combout ) # (\DP|REGFILE|Mux1~1_combout ) ) ) ) # ( \DP|REGFILE|Mux14~0_combout  & ( !\DP|REGFILE|Mux1~0_combout  & ( (!\Mux0~0_combout  & ((\DP|REGFILE|Mux1~1_combout ) # (\DP|REGFILE|reg2|Q [14]))) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & ( 
// !\DP|REGFILE|Mux1~0_combout  & ( (\DP|REGFILE|Mux1~1_combout  & !\Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\DP|REGFILE|reg2|Q [14]),
	.datac(!\DP|REGFILE|Mux1~1_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(!\DP|REGFILE|Mux14~0_combout ),
	.dataf(!\DP|REGFILE|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux1~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux1~2 .lut_mask = 64'h0F003F000FFF3FFF;
defparam \DP|REGFILE|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N47
dffeas \DP|B_loader|Q[14] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[14] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N52
dffeas \DP|B_loader|Q[12] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[12] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \DP|FileShifter|Mux2~0 (
// Equation(s):
// \DP|FileShifter|Mux2~0_combout  = ( \DP|B_loader|Q [12] & ( \DP|B_loader|Q[13]~DUPLICATE_q  & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [14]) ) ) ) # ( !\DP|B_loader|Q [12] & ( \DP|B_loader|Q[13]~DUPLICATE_q  & ( (!\InstructionReg|Q [4] & 
// ((!\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [14])) ) ) ) # ( \DP|B_loader|Q [12] & ( !\DP|B_loader|Q[13]~DUPLICATE_q  & ( (!\InstructionReg|Q [4] & ((\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [14])) ) ) 
// ) # ( !\DP|B_loader|Q [12] & ( !\DP|B_loader|Q[13]~DUPLICATE_q  & ( (\DP|B_loader|Q [14] & \InstructionReg|Q [4]) ) ) )

	.dataa(!\DP|B_loader|Q [14]),
	.datab(gnd),
	.datac(!\InstructionReg|Q [3]),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\DP|B_loader|Q [12]),
	.dataf(!\DP|B_loader|Q[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux2~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux2~0 .lut_mask = 64'h00550F55F055FF55;
defparam \DP|FileShifter|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \DP|ALUModule|out~13 (
// Equation(s):
// \DP|ALUModule|out~13_combout  = ( \FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux2~0_combout  & ( (\DP|A_loader|Q [13] & !\FSM|currentState.0101~q ) ) ) ) # ( !\FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux2~0_combout  & ( (\DP|A_loader|Q [13] & 
// ((!\FSM|currentState.0101~q ) # (!\FSM|Equal4~0_combout ))) ) ) )

	.dataa(!\DP|A_loader|Q [13]),
	.datab(!\FSM|currentState.0101~q ),
	.datac(gnd),
	.datad(!\FSM|Equal4~0_combout ),
	.datae(!\FSM|Equal0~0_combout ),
	.dataf(!\DP|FileShifter|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~13 .extended_lut = "off";
defparam \DP|ALUModule|out~13 .lut_mask = 64'h0000000055444444;
defparam \DP|ALUModule|out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \DP|ALUModule|Mux2~0 (
// Equation(s):
// \DP|ALUModule|Mux2~0_combout  = ( \DP|ALUModule|Add1~53_sumout  & ( \DP|ALUModule|Add0~53_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~13_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux2~0_combout 
// )))) ) ) ) # ( !\DP|ALUModule|Add1~53_sumout  & ( \DP|ALUModule|Add0~53_sumout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12])) # (\DP|ALUModule|out~13_combout ))) # (\InstructionReg|Q [11] & (((\InstructionReg|Q [12] & 
// !\DP|FileShifter|Mux2~0_combout )))) ) ) ) # ( \DP|ALUModule|Add1~53_sumout  & ( !\DP|ALUModule|Add0~53_sumout  & ( (!\InstructionReg|Q [11] & (\DP|ALUModule|out~13_combout  & (\InstructionReg|Q [12]))) # (\InstructionReg|Q [11] & (((!\InstructionReg|Q 
// [12]) # (!\DP|FileShifter|Mux2~0_combout )))) ) ) ) # ( !\DP|ALUModule|Add1~53_sumout  & ( !\DP|ALUModule|Add0~53_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~13_combout )) # (\InstructionReg|Q [11] & 
// ((!\DP|FileShifter|Mux2~0_combout ))))) ) ) )

	.dataa(!\DP|ALUModule|out~13_combout ),
	.datab(!\InstructionReg|Q [11]),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|FileShifter|Mux2~0_combout ),
	.datae(!\DP|ALUModule|Add1~53_sumout ),
	.dataf(!\DP|ALUModule|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux2~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux2~0 .lut_mask = 64'h07043734C7C4F7F4;
defparam \DP|ALUModule|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \DP|C_loader|Q[13]~feeder (
// Equation(s):
// \DP|C_loader|Q[13]~feeder_combout  = \DP|ALUModule|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|ALUModule|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|C_loader|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|C_loader|Q[13]~feeder .extended_lut = "off";
defparam \DP|C_loader|Q[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|C_loader|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \DP|C_loader|Q[13] (
	.clk(\DP|comb~1_combout ),
	.d(\DP|C_loader|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[13] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \DP|Mux2~0 (
// Equation(s):
// \DP|Mux2~0_combout  = ( \DP|C_loader|Q [13] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [13] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux2~0 .extended_lut = "off";
defparam \DP|Mux2~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N56
dffeas \DP|REGFILE|reg2|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N30
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[13]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[13]~feeder_combout  = ( \DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[13]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N31
dffeas \DP|REGFILE|reg0|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N44
dffeas \DP|REGFILE|reg3|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[13]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[13]~feeder_combout  = ( \DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[13]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N13
dffeas \DP|REGFILE|reg1|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \DP|REGFILE|Mux2~1 (
// Equation(s):
// \DP|REGFILE|Mux2~1_combout  = ( \Mux1~0_combout  & ( \Mux2~0_combout  & ( \DP|REGFILE|reg3|Q [13] ) ) ) # ( !\Mux1~0_combout  & ( \Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [13] ) ) ) # ( !\Mux1~0_combout  & ( !\Mux2~0_combout  & ( \DP|REGFILE|reg0|Q [13] ) 
// ) )

	.dataa(!\DP|REGFILE|reg0|Q [13]),
	.datab(!\DP|REGFILE|reg3|Q [13]),
	.datac(!\DP|REGFILE|reg1|Q [13]),
	.datad(gnd),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux2~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux2~1 .lut_mask = 64'h555500000F0F3333;
defparam \DP|REGFILE|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N13
dffeas \DP|REGFILE|reg7|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N23
dffeas \DP|REGFILE|reg6|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[13]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[13]~feeder_combout  = ( \DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[13]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N55
dffeas \DP|REGFILE|reg5|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \DP|REGFILE|reg4|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[13] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \DP|REGFILE|Mux2~0 (
// Equation(s):
// \DP|REGFILE|Mux2~0_combout  = ( \Mux1~0_combout  & ( \DP|REGFILE|reg4|Q [13] & ( (!\Mux2~0_combout  & ((\DP|REGFILE|reg6|Q [13]))) # (\Mux2~0_combout  & (\DP|REGFILE|reg7|Q [13])) ) ) ) # ( !\Mux1~0_combout  & ( \DP|REGFILE|reg4|Q [13] & ( 
// (!\Mux2~0_combout ) # (\DP|REGFILE|reg5|Q [13]) ) ) ) # ( \Mux1~0_combout  & ( !\DP|REGFILE|reg4|Q [13] & ( (!\Mux2~0_combout  & ((\DP|REGFILE|reg6|Q [13]))) # (\Mux2~0_combout  & (\DP|REGFILE|reg7|Q [13])) ) ) ) # ( !\Mux1~0_combout  & ( 
// !\DP|REGFILE|reg4|Q [13] & ( (\Mux2~0_combout  & \DP|REGFILE|reg5|Q [13]) ) ) )

	.dataa(!\DP|REGFILE|reg7|Q [13]),
	.datab(!\DP|REGFILE|reg6|Q [13]),
	.datac(!\Mux2~0_combout ),
	.datad(!\DP|REGFILE|reg5|Q [13]),
	.datae(!\Mux1~0_combout ),
	.dataf(!\DP|REGFILE|reg4|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux2~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux2~0 .lut_mask = 64'h000F3535F0FF3535;
defparam \DP|REGFILE|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \DP|REGFILE|Mux2~2 (
// Equation(s):
// \DP|REGFILE|Mux2~2_combout  = ( \Mux0~0_combout  & ( \DP|REGFILE|Mux2~0_combout  ) ) # ( !\Mux0~0_combout  & ( \DP|REGFILE|Mux2~0_combout  & ( ((\DP|REGFILE|reg2|Q [13] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux2~1_combout ) ) ) ) # ( 
// !\Mux0~0_combout  & ( !\DP|REGFILE|Mux2~0_combout  & ( ((\DP|REGFILE|reg2|Q [13] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux2~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\DP|REGFILE|reg2|Q [13]),
	.datac(!\DP|REGFILE|Mux14~0_combout ),
	.datad(!\DP|REGFILE|Mux2~1_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\DP|REGFILE|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux2~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux2~2 .lut_mask = 64'h03FF000003FFFFFF;
defparam \DP|REGFILE|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N28
dffeas \DP|B_loader|Q[13]~DUPLICATE (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[13]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|B_loader|Q[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N35
dffeas \DP|B_loader|Q[11] (
	.clk(\DP|comb~2_combout ),
	.d(\DP|B_loader|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[11] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N45
cyclonev_lcell_comb \DP|FileShifter|Mux3~0 (
// Equation(s):
// \DP|FileShifter|Mux3~0_combout  = ( \DP|B_loader|Q [11] & ( (!\InstructionReg|Q [4] & (((\DP|B_loader|Q [12])) # (\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (((\DP|B_loader|Q[13]~DUPLICATE_q )))) ) ) # ( !\DP|B_loader|Q [11] & ( 
// (!\InstructionReg|Q [4] & (!\InstructionReg|Q [3] & ((\DP|B_loader|Q [12])))) # (\InstructionReg|Q [4] & (((\DP|B_loader|Q[13]~DUPLICATE_q )))) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\DP|B_loader|Q[13]~DUPLICATE_q ),
	.datad(!\DP|B_loader|Q [12]),
	.datae(gnd),
	.dataf(!\DP|B_loader|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux3~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux3~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \DP|FileShifter|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \DP|ALUModule|out~12 (
// Equation(s):
// \DP|ALUModule|out~12_combout  = ( \FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux3~0_combout  & ( (\DP|A_loader|Q [12] & !\FSM|currentState.0101~q ) ) ) ) # ( !\FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux3~0_combout  & ( (\DP|A_loader|Q [12] & 
// ((!\FSM|currentState.0101~q ) # (!\FSM|Equal4~0_combout ))) ) ) )

	.dataa(!\DP|A_loader|Q [12]),
	.datab(!\FSM|currentState.0101~q ),
	.datac(gnd),
	.datad(!\FSM|Equal4~0_combout ),
	.datae(!\FSM|Equal0~0_combout ),
	.dataf(!\DP|FileShifter|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~12 .extended_lut = "off";
defparam \DP|ALUModule|out~12 .lut_mask = 64'h0000000055444444;
defparam \DP|ALUModule|out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \DP|ALUModule|Mux3~0 (
// Equation(s):
// \DP|ALUModule|Mux3~0_combout  = ( \DP|ALUModule|out~12_combout  & ( \DP|ALUModule|Add0~49_sumout  & ( (!\InstructionReg|Q [11]) # ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~49_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux3~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|out~12_combout  & ( \DP|ALUModule|Add0~49_sumout  & ( (!\InstructionReg|Q [12] & (((!\InstructionReg|Q [11]) # (\DP|ALUModule|Add1~49_sumout )))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux3~0_combout  & 
// ((\InstructionReg|Q [11])))) ) ) ) # ( \DP|ALUModule|out~12_combout  & ( !\DP|ALUModule|Add0~49_sumout  & ( (!\InstructionReg|Q [12] & (((\DP|ALUModule|Add1~49_sumout  & \InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & 
// ((!\DP|FileShifter|Mux3~0_combout ) # ((!\InstructionReg|Q [11])))) ) ) ) # ( !\DP|ALUModule|out~12_combout  & ( !\DP|ALUModule|Add0~49_sumout  & ( (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~49_sumout ))) # 
// (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux3~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\DP|FileShifter|Mux3~0_combout ),
	.datac(!\DP|ALUModule|Add1~49_sumout ),
	.datad(!\InstructionReg|Q [11]),
	.datae(!\DP|ALUModule|out~12_combout ),
	.dataf(!\DP|ALUModule|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux3~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux3~0 .lut_mask = 64'h004E554EAA4EFF4E;
defparam \DP|ALUModule|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \DP|C_loader|Q[12]~feeder (
// Equation(s):
// \DP|C_loader|Q[12]~feeder_combout  = \DP|ALUModule|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|ALUModule|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|C_loader|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|C_loader|Q[12]~feeder .extended_lut = "off";
defparam \DP|C_loader|Q[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|C_loader|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \DP|C_loader|Q[12] (
	.clk(\DP|comb~1_combout ),
	.d(\DP|C_loader|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[12] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \DP|Mux3~0 (
// Equation(s):
// \DP|Mux3~0_combout  = ( \DP|C_loader|Q [12] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [12] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\InstructionReg|Q [7]),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux3~0 .extended_lut = "off";
defparam \DP|Mux3~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N28
dffeas \DP|REGFILE|reg2|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N40
dffeas \DP|REGFILE|reg0|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N58
dffeas \DP|REGFILE|reg3|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[12]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[12]~feeder_combout  = ( \DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[12]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \DP|REGFILE|reg1|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N45
cyclonev_lcell_comb \DP|REGFILE|Mux3~1 (
// Equation(s):
// \DP|REGFILE|Mux3~1_combout  = ( \Mux2~0_combout  & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg1|Q [12]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg3|Q [12])) ) ) # ( !\Mux2~0_combout  & ( (\DP|REGFILE|reg0|Q [12] & !\Mux1~0_combout ) ) )

	.dataa(!\DP|REGFILE|reg0|Q [12]),
	.datab(!\DP|REGFILE|reg3|Q [12]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg1|Q [12]),
	.datae(!\Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux3~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux3~1 .lut_mask = 64'h505003F3505003F3;
defparam \DP|REGFILE|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[12]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[12]~feeder_combout  = ( \DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[12]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N56
dffeas \DP|REGFILE|reg6|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \DP|REGFILE|reg7|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[12]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[12]~feeder_combout  = ( \DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[12]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N13
dffeas \DP|REGFILE|reg5|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \DP|REGFILE|reg4|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[12] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \DP|REGFILE|Mux3~0 (
// Equation(s):
// \DP|REGFILE|Mux3~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg4|Q [12] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [12]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [12])) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg4|Q [12] & ( 
// (!\Mux1~0_combout ) # (\DP|REGFILE|reg6|Q [12]) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg4|Q [12] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [12]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [12])) ) ) ) # ( !\Mux2~0_combout  & ( 
// !\DP|REGFILE|reg4|Q [12] & ( (\DP|REGFILE|reg6|Q [12] & \Mux1~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [12]),
	.datab(!\DP|REGFILE|reg7|Q [12]),
	.datac(!\DP|REGFILE|reg5|Q [12]),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg4|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux3~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux3~0 .lut_mask = 64'h00550F33FF550F33;
defparam \DP|REGFILE|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \DP|REGFILE|Mux3~2 (
// Equation(s):
// \DP|REGFILE|Mux3~2_combout  = ( \DP|REGFILE|Mux3~1_combout  & ( \DP|REGFILE|Mux3~0_combout  ) ) # ( !\DP|REGFILE|Mux3~1_combout  & ( \DP|REGFILE|Mux3~0_combout  & ( ((\DP|REGFILE|reg2|Q [12] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout ) ) ) ) # ( 
// \DP|REGFILE|Mux3~1_combout  & ( !\DP|REGFILE|Mux3~0_combout  & ( !\Mux0~0_combout  ) ) ) # ( !\DP|REGFILE|Mux3~1_combout  & ( !\DP|REGFILE|Mux3~0_combout  & ( (\DP|REGFILE|reg2|Q [12] & (\DP|REGFILE|Mux14~0_combout  & !\Mux0~0_combout )) ) ) )

	.dataa(!\DP|REGFILE|reg2|Q [12]),
	.datab(gnd),
	.datac(!\DP|REGFILE|Mux14~0_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(!\DP|REGFILE|Mux3~1_combout ),
	.dataf(!\DP|REGFILE|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux3~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux3~2 .lut_mask = 64'h0500FF0005FFFFFF;
defparam \DP|REGFILE|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N53
dffeas \DP|B_loader|Q[12]~DUPLICATE (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|B_loader|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \DP|FileShifter|Mux4~0 (
// Equation(s):
// \DP|FileShifter|Mux4~0_combout  = ( \DP|B_loader|Q[12]~DUPLICATE_q  & ( ((!\InstructionReg|Q [3] & (\DP|B_loader|Q[11]~DUPLICATE_q )) # (\InstructionReg|Q [3] & ((\DP|B_loader|Q [10])))) # (\InstructionReg|Q [4]) ) ) # ( !\DP|B_loader|Q[12]~DUPLICATE_q  & 
// ( (!\InstructionReg|Q [4] & ((!\InstructionReg|Q [3] & (\DP|B_loader|Q[11]~DUPLICATE_q )) # (\InstructionReg|Q [3] & ((\DP|B_loader|Q [10]))))) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\DP|B_loader|Q[11]~DUPLICATE_q ),
	.datad(!\DP|B_loader|Q [10]),
	.datae(gnd),
	.dataf(!\DP|B_loader|Q[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux4~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux4~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \DP|FileShifter|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N51
cyclonev_lcell_comb \DP|ALUModule|out~11 (
// Equation(s):
// \DP|ALUModule|out~11_combout  = ( \DP|FileShifter|Mux4~0_combout  & ( \FSM|Equal4~0_combout  & ( (!\FSM|currentState.0101~q  & \DP|A_loader|Q [11]) ) ) ) # ( \DP|FileShifter|Mux4~0_combout  & ( !\FSM|Equal4~0_combout  & ( (\DP|A_loader|Q [11] & 
// ((!\FSM|currentState.0101~q ) # (!\FSM|Equal0~0_combout ))) ) ) )

	.dataa(!\FSM|currentState.0101~q ),
	.datab(gnd),
	.datac(!\DP|A_loader|Q [11]),
	.datad(!\FSM|Equal0~0_combout ),
	.datae(!\DP|FileShifter|Mux4~0_combout ),
	.dataf(!\FSM|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~11 .extended_lut = "off";
defparam \DP|ALUModule|out~11 .lut_mask = 64'h00000F0A00000A0A;
defparam \DP|ALUModule|out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \DP|ALUModule|Mux4~0 (
// Equation(s):
// \DP|ALUModule|Mux4~0_combout  = ( \DP|ALUModule|Add1~45_sumout  & ( \DP|ALUModule|Add0~45_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~11_combout ))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux4~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|Add1~45_sumout  & ( \DP|ALUModule|Add0~45_sumout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12]) # (\DP|ALUModule|out~11_combout )))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux4~0_combout  & 
// (\InstructionReg|Q [12]))) ) ) ) # ( \DP|ALUModule|Add1~45_sumout  & ( !\DP|ALUModule|Add0~45_sumout  & ( (!\InstructionReg|Q [11] & (((\InstructionReg|Q [12] & \DP|ALUModule|out~11_combout )))) # (\InstructionReg|Q [11] & 
// ((!\DP|FileShifter|Mux4~0_combout ) # ((!\InstructionReg|Q [12])))) ) ) ) # ( !\DP|ALUModule|Add1~45_sumout  & ( !\DP|ALUModule|Add0~45_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~11_combout ))) # 
// (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux4~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [11]),
	.datab(!\DP|FileShifter|Mux4~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|ALUModule|out~11_combout ),
	.datae(!\DP|ALUModule|Add1~45_sumout ),
	.dataf(!\DP|ALUModule|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux4~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux4~0 .lut_mask = 64'h040E545EA4AEF4FE;
defparam \DP|ALUModule|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas \DP|C_loader|Q[11] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[11] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \DP|Mux4~0 (
// Equation(s):
// \DP|Mux4~0_combout  = ( \DP|C_loader|Q [11] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [11] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux4~0 .extended_lut = "off";
defparam \DP|Mux4~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \DP|REGFILE|reg2|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \DP|REGFILE|reg1|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N4
dffeas \DP|REGFILE|reg0|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N19
dffeas \DP|REGFILE|reg3|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \DP|REGFILE|Mux4~1 (
// Equation(s):
// \DP|REGFILE|Mux4~1_combout  = ( \Mux2~0_combout  & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg1|Q [11])) # (\Mux1~0_combout  & ((\DP|REGFILE|reg3|Q [11]))) ) ) # ( !\Mux2~0_combout  & ( (\DP|REGFILE|reg0|Q [11] & !\Mux1~0_combout ) ) )

	.dataa(!\DP|REGFILE|reg1|Q [11]),
	.datab(!\DP|REGFILE|reg0|Q [11]),
	.datac(!\DP|REGFILE|reg3|Q [11]),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux4~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux4~1 .lut_mask = 64'h3300550F3300550F;
defparam \DP|REGFILE|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[11]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[11]~feeder_combout  = ( \DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[11]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \DP|REGFILE|reg6|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[11]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[11]~feeder_combout  = ( \DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[11]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N50
dffeas \DP|REGFILE|reg5|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \DP|REGFILE|reg4|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \DP|REGFILE|reg7|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[11] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N24
cyclonev_lcell_comb \DP|REGFILE|Mux4~0 (
// Equation(s):
// \DP|REGFILE|Mux4~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [11] & ( (\Mux1~0_combout ) # (\DP|REGFILE|reg5|Q [11]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [11] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [11]))) # 
// (\Mux1~0_combout  & (\DP|REGFILE|reg6|Q [11])) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [11] & ( (\DP|REGFILE|reg5|Q [11] & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [11] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q 
// [11]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg6|Q [11])) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [11]),
	.datab(!\DP|REGFILE|reg5|Q [11]),
	.datac(!\DP|REGFILE|reg4|Q [11]),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg7|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux4~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux4~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \DP|REGFILE|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \DP|REGFILE|Mux4~2 (
// Equation(s):
// \DP|REGFILE|Mux4~2_combout  = ( \Mux0~0_combout  & ( \DP|REGFILE|Mux4~0_combout  ) ) # ( !\Mux0~0_combout  & ( \DP|REGFILE|Mux4~0_combout  & ( ((\DP|REGFILE|reg2|Q [11] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux4~1_combout ) ) ) ) # ( 
// !\Mux0~0_combout  & ( !\DP|REGFILE|Mux4~0_combout  & ( ((\DP|REGFILE|reg2|Q [11] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux4~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\DP|REGFILE|reg2|Q [11]),
	.datac(!\DP|REGFILE|Mux4~1_combout ),
	.datad(!\DP|REGFILE|Mux14~0_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\DP|REGFILE|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux4~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux4~2 .lut_mask = 64'h0F3F00000F3FFFFF;
defparam \DP|REGFILE|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N33
cyclonev_lcell_comb \DP|B_loader|Q[11]~feeder (
// Equation(s):
// \DP|B_loader|Q[11]~feeder_combout  = \DP|REGFILE|Mux4~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|REGFILE|Mux4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|B_loader|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|B_loader|Q[11]~feeder .extended_lut = "off";
defparam \DP|B_loader|Q[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DP|B_loader|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N34
dffeas \DP|B_loader|Q[11]~DUPLICATE (
	.clk(\DP|comb~2_combout ),
	.d(\DP|B_loader|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|B_loader|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \DP|FileShifter|Mux5~0 (
// Equation(s):
// \DP|FileShifter|Mux5~0_combout  = ( \DP|B_loader|Q [9] & ( \DP|B_loader|Q [10] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q[11]~DUPLICATE_q ) ) ) ) # ( !\DP|B_loader|Q [9] & ( \DP|B_loader|Q [10] & ( (!\InstructionReg|Q [4] & (!\InstructionReg|Q [3])) # 
// (\InstructionReg|Q [4] & ((\DP|B_loader|Q[11]~DUPLICATE_q ))) ) ) ) # ( \DP|B_loader|Q [9] & ( !\DP|B_loader|Q [10] & ( (!\InstructionReg|Q [4] & (\InstructionReg|Q [3])) # (\InstructionReg|Q [4] & ((\DP|B_loader|Q[11]~DUPLICATE_q ))) ) ) ) # ( 
// !\DP|B_loader|Q [9] & ( !\DP|B_loader|Q [10] & ( (\DP|B_loader|Q[11]~DUPLICATE_q  & \InstructionReg|Q [4]) ) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(gnd),
	.datac(!\DP|B_loader|Q[11]~DUPLICATE_q ),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\DP|B_loader|Q [9]),
	.dataf(!\DP|B_loader|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux5~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux5~0 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \DP|FileShifter|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N40
dffeas \DP|A_loader|Q[10] (
	.clk(\DP|comb~3_combout ),
	.d(\DP|A_loader|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[10] .is_wysiwyg = "true";
defparam \DP|A_loader|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \DP|ALUModule|out~10 (
// Equation(s):
// \DP|ALUModule|out~10_combout  = ( \FSM|currentState.0101~q  & ( (!\FSM|Equal0~0_combout  & (!\FSM|Equal4~0_combout  & (\DP|A_loader|Q [10] & \DP|FileShifter|Mux5~0_combout ))) ) ) # ( !\FSM|currentState.0101~q  & ( (\DP|A_loader|Q [10] & 
// \DP|FileShifter|Mux5~0_combout ) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\DP|A_loader|Q [10]),
	.datad(!\DP|FileShifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|currentState.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~10 .extended_lut = "off";
defparam \DP|ALUModule|out~10 .lut_mask = 64'h000F000F00080008;
defparam \DP|ALUModule|out~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \DP|ALUModule|Mux5~0 (
// Equation(s):
// \DP|ALUModule|Mux5~0_combout  = ( \DP|ALUModule|Add1~41_sumout  & ( \DP|ALUModule|Add0~41_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~10_combout ))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux5~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|Add1~41_sumout  & ( \DP|ALUModule|Add0~41_sumout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12]) # (\DP|ALUModule|out~10_combout )))) # (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux5~0_combout  & 
// (\InstructionReg|Q [12]))) ) ) ) # ( \DP|ALUModule|Add1~41_sumout  & ( !\DP|ALUModule|Add0~41_sumout  & ( (!\InstructionReg|Q [11] & (((\InstructionReg|Q [12] & \DP|ALUModule|out~10_combout )))) # (\InstructionReg|Q [11] & 
// ((!\DP|FileShifter|Mux5~0_combout ) # ((!\InstructionReg|Q [12])))) ) ) ) # ( !\DP|ALUModule|Add1~41_sumout  & ( !\DP|ALUModule|Add0~41_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|out~10_combout ))) # 
// (\InstructionReg|Q [11] & (!\DP|FileShifter|Mux5~0_combout )))) ) ) )

	.dataa(!\DP|FileShifter|Mux5~0_combout ),
	.datab(!\InstructionReg|Q [11]),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|ALUModule|out~10_combout ),
	.datae(!\DP|ALUModule|Add1~41_sumout ),
	.dataf(!\DP|ALUModule|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux5~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux5~0 .lut_mask = 64'h020E323EC2CEF2FE;
defparam \DP|ALUModule|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \DP|C_loader|Q[10] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[10] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \DP|Mux5~0 (
// Equation(s):
// \DP|Mux5~0_combout  = ( \DP|C_loader|Q [10] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [10] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\InstructionReg|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux5~0 .extended_lut = "off";
defparam \DP|Mux5~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \DP|REGFILE|reg2|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N28
dffeas \DP|REGFILE|reg0|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N46
dffeas \DP|REGFILE|reg3|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N37
dffeas \DP|REGFILE|reg1|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N45
cyclonev_lcell_comb \DP|REGFILE|Mux5~1 (
// Equation(s):
// \DP|REGFILE|Mux5~1_combout  = ( \DP|REGFILE|reg3|Q [10] & ( \DP|REGFILE|reg1|Q [10] & ( ((\DP|REGFILE|reg0|Q [10] & !\Mux1~0_combout )) # (\Mux2~0_combout ) ) ) ) # ( !\DP|REGFILE|reg3|Q [10] & ( \DP|REGFILE|reg1|Q [10] & ( (!\Mux1~0_combout  & 
// ((\DP|REGFILE|reg0|Q [10]) # (\Mux2~0_combout ))) ) ) ) # ( \DP|REGFILE|reg3|Q [10] & ( !\DP|REGFILE|reg1|Q [10] & ( (!\Mux2~0_combout  & (\DP|REGFILE|reg0|Q [10] & !\Mux1~0_combout )) # (\Mux2~0_combout  & ((\Mux1~0_combout ))) ) ) ) # ( 
// !\DP|REGFILE|reg3|Q [10] & ( !\DP|REGFILE|reg1|Q [10] & ( (!\Mux2~0_combout  & (\DP|REGFILE|reg0|Q [10] & !\Mux1~0_combout )) ) ) )

	.dataa(!\Mux2~0_combout ),
	.datab(!\DP|REGFILE|reg0|Q [10]),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(!\DP|REGFILE|reg3|Q [10]),
	.dataf(!\DP|REGFILE|reg1|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux5~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux5~1 .lut_mask = 64'h2200225577007755;
defparam \DP|REGFILE|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N45
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[10]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[10]~feeder_combout  = ( \DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[10]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N46
dffeas \DP|REGFILE|reg7|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N2
dffeas \DP|REGFILE|reg5|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \DP|REGFILE|reg4|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N3
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[10]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[10]~feeder_combout  = ( \DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[10]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N4
dffeas \DP|REGFILE|reg6|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[10] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N39
cyclonev_lcell_comb \DP|REGFILE|Mux5~0 (
// Equation(s):
// \DP|REGFILE|Mux5~0_combout  = ( \Mux1~0_combout  & ( \DP|REGFILE|reg6|Q [10] & ( (!\Mux2~0_combout ) # (\DP|REGFILE|reg7|Q [10]) ) ) ) # ( !\Mux1~0_combout  & ( \DP|REGFILE|reg6|Q [10] & ( (!\Mux2~0_combout  & ((\DP|REGFILE|reg4|Q [10]))) # 
// (\Mux2~0_combout  & (\DP|REGFILE|reg5|Q [10])) ) ) ) # ( \Mux1~0_combout  & ( !\DP|REGFILE|reg6|Q [10] & ( (\DP|REGFILE|reg7|Q [10] & \Mux2~0_combout ) ) ) ) # ( !\Mux1~0_combout  & ( !\DP|REGFILE|reg6|Q [10] & ( (!\Mux2~0_combout  & ((\DP|REGFILE|reg4|Q 
// [10]))) # (\Mux2~0_combout  & (\DP|REGFILE|reg5|Q [10])) ) ) )

	.dataa(!\DP|REGFILE|reg7|Q [10]),
	.datab(!\DP|REGFILE|reg5|Q [10]),
	.datac(!\DP|REGFILE|reg4|Q [10]),
	.datad(!\Mux2~0_combout ),
	.datae(!\Mux1~0_combout ),
	.dataf(!\DP|REGFILE|reg6|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux5~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux5~0 .lut_mask = 64'h0F3300550F33FF55;
defparam \DP|REGFILE|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N3
cyclonev_lcell_comb \DP|REGFILE|Mux5~2 (
// Equation(s):
// \DP|REGFILE|Mux5~2_combout  = ( \DP|REGFILE|Mux5~0_combout  & ( (((\DP|REGFILE|reg2|Q [10] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout )) # (\DP|REGFILE|Mux5~1_combout ) ) ) # ( !\DP|REGFILE|Mux5~0_combout  & ( (!\Mux0~0_combout  & 
// (((\DP|REGFILE|reg2|Q [10] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux5~1_combout ))) ) )

	.dataa(!\DP|REGFILE|reg2|Q [10]),
	.datab(!\DP|REGFILE|Mux5~1_combout ),
	.datac(!\Mux0~0_combout ),
	.datad(!\DP|REGFILE|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\DP|REGFILE|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux5~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux5~2 .lut_mask = 64'h307030703F7F3F7F;
defparam \DP|REGFILE|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N9
cyclonev_lcell_comb \DP|B_loader|Q[10]~feeder (
// Equation(s):
// \DP|B_loader|Q[10]~feeder_combout  = \DP|REGFILE|Mux5~2_combout 

	.dataa(!\DP|REGFILE|Mux5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|B_loader|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|B_loader|Q[10]~feeder .extended_lut = "off";
defparam \DP|B_loader|Q[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \DP|B_loader|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N11
dffeas \DP|B_loader|Q[10] (
	.clk(\DP|comb~2_combout ),
	.d(\DP|B_loader|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[10] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \DP|FileShifter|Mux6~0 (
// Equation(s):
// \DP|FileShifter|Mux6~0_combout  = ( \DP|B_loader|Q [10] & ( ((!\InstructionReg|Q [3] & ((\DP|B_loader|Q [9]))) # (\InstructionReg|Q [3] & (\DP|B_loader|Q [8]))) # (\InstructionReg|Q [4]) ) ) # ( !\DP|B_loader|Q [10] & ( (!\InstructionReg|Q [4] & 
// ((!\InstructionReg|Q [3] & ((\DP|B_loader|Q [9]))) # (\InstructionReg|Q [3] & (\DP|B_loader|Q [8])))) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\DP|B_loader|Q [8]),
	.datad(!\DP|B_loader|Q [9]),
	.datae(gnd),
	.dataf(!\DP|B_loader|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux6~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux6~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \DP|FileShifter|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \DP|ALUModule|out~9 (
// Equation(s):
// \DP|ALUModule|out~9_combout  = ( \FSM|Equal0~0_combout  & ( (\DP|A_loader|Q[9]~DUPLICATE_q  & (\DP|FileShifter|Mux6~0_combout  & !\FSM|currentState.0101~q )) ) ) # ( !\FSM|Equal0~0_combout  & ( (\DP|A_loader|Q[9]~DUPLICATE_q  & 
// (\DP|FileShifter|Mux6~0_combout  & ((!\FSM|currentState.0101~q ) # (!\FSM|Equal4~0_combout )))) ) )

	.dataa(!\DP|A_loader|Q[9]~DUPLICATE_q ),
	.datab(!\DP|FileShifter|Mux6~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\FSM|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\FSM|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~9 .extended_lut = "off";
defparam \DP|ALUModule|out~9 .lut_mask = 64'h1110111010101010;
defparam \DP|ALUModule|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \DP|ALUModule|Mux6~0 (
// Equation(s):
// \DP|ALUModule|Mux6~0_combout  = ( \DP|ALUModule|Add0~37_sumout  & ( \DP|FileShifter|Mux6~0_combout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12])) # (\DP|ALUModule|out~9_combout ))) # (\InstructionReg|Q [11] & (((\DP|ALUModule|Add1~37_sumout  
// & !\InstructionReg|Q [12])))) ) ) ) # ( !\DP|ALUModule|Add0~37_sumout  & ( \DP|FileShifter|Mux6~0_combout  & ( (!\InstructionReg|Q [11] & (\DP|ALUModule|out~9_combout  & ((\InstructionReg|Q [12])))) # (\InstructionReg|Q [11] & 
// (((\DP|ALUModule|Add1~37_sumout  & !\InstructionReg|Q [12])))) ) ) ) # ( \DP|ALUModule|Add0~37_sumout  & ( !\DP|FileShifter|Mux6~0_combout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12])) # (\DP|ALUModule|out~9_combout ))) # (\InstructionReg|Q 
// [11] & (((\InstructionReg|Q [12]) # (\DP|ALUModule|Add1~37_sumout )))) ) ) ) # ( !\DP|ALUModule|Add0~37_sumout  & ( !\DP|FileShifter|Mux6~0_combout  & ( (!\InstructionReg|Q [11] & (\DP|ALUModule|out~9_combout  & ((\InstructionReg|Q [12])))) # 
// (\InstructionReg|Q [11] & (((\InstructionReg|Q [12]) # (\DP|ALUModule|Add1~37_sumout )))) ) ) )

	.dataa(!\DP|ALUModule|out~9_combout ),
	.datab(!\InstructionReg|Q [11]),
	.datac(!\DP|ALUModule|Add1~37_sumout ),
	.datad(!\InstructionReg|Q [12]),
	.datae(!\DP|ALUModule|Add0~37_sumout ),
	.dataf(!\DP|FileShifter|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux6~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux6~0 .lut_mask = 64'h0377CF770344CF44;
defparam \DP|ALUModule|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \DP|C_loader|Q[9] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[9] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \DP|Mux6~0 (
// Equation(s):
// \DP|Mux6~0_combout  = ( \DP|C_loader|Q [9] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [9] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\InstructionReg|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux6~0 .extended_lut = "off";
defparam \DP|Mux6~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N53
dffeas \DP|REGFILE|reg2|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[9]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[9]~feeder_combout  = ( \DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[9]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N49
dffeas \DP|REGFILE|reg3|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N31
dffeas \DP|REGFILE|reg1|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[9]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[9]~feeder_combout  = ( \DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[9]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N19
dffeas \DP|REGFILE|reg0|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N45
cyclonev_lcell_comb \DP|REGFILE|Mux6~1 (
// Equation(s):
// \DP|REGFILE|Mux6~1_combout  = ( \Mux2~0_combout  & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg1|Q [9]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg3|Q [9])) ) ) # ( !\Mux2~0_combout  & ( (\DP|REGFILE|reg0|Q [9] & !\Mux1~0_combout ) ) )

	.dataa(!\DP|REGFILE|reg3|Q [9]),
	.datab(!\DP|REGFILE|reg1|Q [9]),
	.datac(!\DP|REGFILE|reg0|Q [9]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux6~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux6~1 .lut_mask = 64'h0F000F0033553355;
defparam \DP|REGFILE|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N51
cyclonev_lcell_comb \DP|REGFILE|reg4|Q[9]~feeder (
// Equation(s):
// \DP|REGFILE|reg4|Q[9]~feeder_combout  = ( \DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg4|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[9]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg4|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg4|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N53
dffeas \DP|REGFILE|reg4|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg4|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N46
dffeas \DP|REGFILE|reg6|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[9]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[9]~feeder_combout  = ( \DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[9]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N37
dffeas \DP|REGFILE|reg7|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[9]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[9]~feeder_combout  = ( \DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[9]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N43
dffeas \DP|REGFILE|reg5|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[9] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N30
cyclonev_lcell_comb \DP|REGFILE|Mux6~0 (
// Equation(s):
// \DP|REGFILE|Mux6~0_combout  = ( \DP|REGFILE|reg5|Q [9] & ( \Mux2~0_combout  & ( (!\Mux1~0_combout ) # (\DP|REGFILE|reg7|Q [9]) ) ) ) # ( !\DP|REGFILE|reg5|Q [9] & ( \Mux2~0_combout  & ( (\Mux1~0_combout  & \DP|REGFILE|reg7|Q [9]) ) ) ) # ( 
// \DP|REGFILE|reg5|Q [9] & ( !\Mux2~0_combout  & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [9])) # (\Mux1~0_combout  & ((\DP|REGFILE|reg6|Q [9]))) ) ) ) # ( !\DP|REGFILE|reg5|Q [9] & ( !\Mux2~0_combout  & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [9])) # 
// (\Mux1~0_combout  & ((\DP|REGFILE|reg6|Q [9]))) ) ) )

	.dataa(!\DP|REGFILE|reg4|Q [9]),
	.datab(!\DP|REGFILE|reg6|Q [9]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg7|Q [9]),
	.datae(!\DP|REGFILE|reg5|Q [9]),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux6~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux6~0 .lut_mask = 64'h53535353000FF0FF;
defparam \DP|REGFILE|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \DP|REGFILE|Mux6~2 (
// Equation(s):
// \DP|REGFILE|Mux6~2_combout  = ( \DP|REGFILE|Mux6~1_combout  & ( \DP|REGFILE|Mux6~0_combout  ) ) # ( !\DP|REGFILE|Mux6~1_combout  & ( \DP|REGFILE|Mux6~0_combout  & ( ((\DP|REGFILE|reg2|Q [9] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout ) ) ) ) # ( 
// \DP|REGFILE|Mux6~1_combout  & ( !\DP|REGFILE|Mux6~0_combout  & ( !\Mux0~0_combout  ) ) ) # ( !\DP|REGFILE|Mux6~1_combout  & ( !\DP|REGFILE|Mux6~0_combout  & ( (\DP|REGFILE|reg2|Q [9] & (\DP|REGFILE|Mux14~0_combout  & !\Mux0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\DP|REGFILE|reg2|Q [9]),
	.datac(!\DP|REGFILE|Mux14~0_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(!\DP|REGFILE|Mux6~1_combout ),
	.dataf(!\DP|REGFILE|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux6~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux6~2 .lut_mask = 64'h0300FF0003FFFFFF;
defparam \DP|REGFILE|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \DP|B_loader|Q[9] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[9] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \DP|FileShifter|Mux7~0 (
// Equation(s):
// \DP|FileShifter|Mux7~0_combout  = ( \DP|B_loader|Q [8] & ( \DP|B_loader|Q [7] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [9]) ) ) ) # ( !\DP|B_loader|Q [8] & ( \DP|B_loader|Q [7] & ( (!\InstructionReg|Q [4] & (\InstructionReg|Q [3])) # 
// (\InstructionReg|Q [4] & ((\DP|B_loader|Q [9]))) ) ) ) # ( \DP|B_loader|Q [8] & ( !\DP|B_loader|Q [7] & ( (!\InstructionReg|Q [4] & (!\InstructionReg|Q [3])) # (\InstructionReg|Q [4] & ((\DP|B_loader|Q [9]))) ) ) ) # ( !\DP|B_loader|Q [8] & ( 
// !\DP|B_loader|Q [7] & ( (\InstructionReg|Q [4] & \DP|B_loader|Q [9]) ) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(gnd),
	.datac(!\InstructionReg|Q [4]),
	.datad(!\DP|B_loader|Q [9]),
	.datae(!\DP|B_loader|Q [8]),
	.dataf(!\DP|B_loader|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux7~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux7~0 .lut_mask = 64'h000FA0AF505FF0FF;
defparam \DP|FileShifter|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N48
cyclonev_lcell_comb \DP|ALUModule|out~8 (
// Equation(s):
// \DP|ALUModule|out~8_combout  = ( \FSM|Equal4~0_combout  & ( \DP|FileShifter|Mux7~0_combout  & ( (!\FSM|currentState.0101~q  & \DP|A_loader|Q [8]) ) ) ) # ( !\FSM|Equal4~0_combout  & ( \DP|FileShifter|Mux7~0_combout  & ( (\DP|A_loader|Q [8] & 
// ((!\FSM|Equal0~0_combout ) # (!\FSM|currentState.0101~q ))) ) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|currentState.0101~q ),
	.datac(!\DP|A_loader|Q [8]),
	.datad(gnd),
	.datae(!\FSM|Equal4~0_combout ),
	.dataf(!\DP|FileShifter|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~8 .extended_lut = "off";
defparam \DP|ALUModule|out~8 .lut_mask = 64'h000000000E0E0C0C;
defparam \DP|ALUModule|out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \DP|ALUModule|Mux7~0 (
// Equation(s):
// \DP|ALUModule|Mux7~0_combout  = ( \DP|ALUModule|Add0~33_sumout  & ( \DP|ALUModule|Add1~33_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~8_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux7~0_combout 
// )))) ) ) ) # ( !\DP|ALUModule|Add0~33_sumout  & ( \DP|ALUModule|Add1~33_sumout  & ( (!\InstructionReg|Q [12] & (((\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~8_combout )) # (\InstructionReg|Q [11] 
// & ((!\DP|FileShifter|Mux7~0_combout ))))) ) ) ) # ( \DP|ALUModule|Add0~33_sumout  & ( !\DP|ALUModule|Add1~33_sumout  & ( (!\InstructionReg|Q [12] & (((!\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// (\DP|ALUModule|out~8_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux7~0_combout ))))) ) ) ) # ( !\DP|ALUModule|Add0~33_sumout  & ( !\DP|ALUModule|Add1~33_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// (\DP|ALUModule|out~8_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux7~0_combout ))))) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\DP|ALUModule|out~8_combout ),
	.datac(!\InstructionReg|Q [11]),
	.datad(!\DP|FileShifter|Mux7~0_combout ),
	.datae(!\DP|ALUModule|Add0~33_sumout ),
	.dataf(!\DP|ALUModule|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux7~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux7~0 .lut_mask = 64'h1510B5B01F1ABFBA;
defparam \DP|ALUModule|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N22
dffeas \DP|C_loader|Q[8] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[8] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \DP|Mux7~0 (
// Equation(s):
// \DP|Mux7~0_combout  = ( \DP|C_loader|Q [8] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [7]) ) ) # ( !\DP|C_loader|Q [8] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [7]) ) )

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux7~0 .extended_lut = "off";
defparam \DP|Mux7~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N10
dffeas \DP|REGFILE|reg0|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N40
dffeas \DP|REGFILE|reg1|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N39
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[8]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[8]~feeder_combout  = ( \DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[8]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N40
dffeas \DP|REGFILE|reg3|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N24
cyclonev_lcell_comb \DP|REGFILE|Mux7~1 (
// Equation(s):
// \DP|REGFILE|Mux7~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg3|Q [8] & ( (\Mux1~0_combout ) # (\DP|REGFILE|reg1|Q [8]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg3|Q [8] & ( (\DP|REGFILE|reg0|Q [8] & !\Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout 
//  & ( !\DP|REGFILE|reg3|Q [8] & ( (\DP|REGFILE|reg1|Q [8] & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg3|Q [8] & ( (\DP|REGFILE|reg0|Q [8] & !\Mux1~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg0|Q [8]),
	.datab(!\DP|REGFILE|reg1|Q [8]),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg3|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux7~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux7~1 .lut_mask = 64'h55003300550033FF;
defparam \DP|REGFILE|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N5
dffeas \DP|REGFILE|reg2|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N21
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[8]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[8]~feeder_combout  = ( \DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[8]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N22
dffeas \DP|REGFILE|reg7|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N4
dffeas \DP|REGFILE|reg4|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N28
dffeas \DP|REGFILE|reg6|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N51
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[8]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[8]~feeder_combout  = ( \DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[8]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N52
dffeas \DP|REGFILE|reg5|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[8] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \DP|REGFILE|Mux7~0 (
// Equation(s):
// \DP|REGFILE|Mux7~0_combout  = ( \DP|REGFILE|reg6|Q [8] & ( \DP|REGFILE|reg5|Q [8] & ( (!\Mux1~0_combout  & (((\Mux2~0_combout ) # (\DP|REGFILE|reg4|Q [8])))) # (\Mux1~0_combout  & (((!\Mux2~0_combout )) # (\DP|REGFILE|reg7|Q [8]))) ) ) ) # ( 
// !\DP|REGFILE|reg6|Q [8] & ( \DP|REGFILE|reg5|Q [8] & ( (!\Mux1~0_combout  & (((\Mux2~0_combout ) # (\DP|REGFILE|reg4|Q [8])))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [8] & ((\Mux2~0_combout )))) ) ) ) # ( \DP|REGFILE|reg6|Q [8] & ( !\DP|REGFILE|reg5|Q 
// [8] & ( (!\Mux1~0_combout  & (((\DP|REGFILE|reg4|Q [8] & !\Mux2~0_combout )))) # (\Mux1~0_combout  & (((!\Mux2~0_combout )) # (\DP|REGFILE|reg7|Q [8]))) ) ) ) # ( !\DP|REGFILE|reg6|Q [8] & ( !\DP|REGFILE|reg5|Q [8] & ( (!\Mux1~0_combout  & 
// (((\DP|REGFILE|reg4|Q [8] & !\Mux2~0_combout )))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [8] & ((\Mux2~0_combout )))) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\DP|REGFILE|reg7|Q [8]),
	.datac(!\DP|REGFILE|reg4|Q [8]),
	.datad(!\Mux2~0_combout ),
	.datae(!\DP|REGFILE|reg6|Q [8]),
	.dataf(!\DP|REGFILE|reg5|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux7~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux7~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \DP|REGFILE|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N0
cyclonev_lcell_comb \DP|REGFILE|Mux7~2 (
// Equation(s):
// \DP|REGFILE|Mux7~2_combout  = ( \DP|REGFILE|reg2|Q [8] & ( \DP|REGFILE|Mux7~0_combout  & ( ((\Mux0~0_combout ) # (\DP|REGFILE|Mux7~1_combout )) # (\DP|REGFILE|Mux14~0_combout ) ) ) ) # ( !\DP|REGFILE|reg2|Q [8] & ( \DP|REGFILE|Mux7~0_combout  & ( 
// (\Mux0~0_combout ) # (\DP|REGFILE|Mux7~1_combout ) ) ) ) # ( \DP|REGFILE|reg2|Q [8] & ( !\DP|REGFILE|Mux7~0_combout  & ( (!\Mux0~0_combout  & ((\DP|REGFILE|Mux7~1_combout ) # (\DP|REGFILE|Mux14~0_combout ))) ) ) ) # ( !\DP|REGFILE|reg2|Q [8] & ( 
// !\DP|REGFILE|Mux7~0_combout  & ( (\DP|REGFILE|Mux7~1_combout  & !\Mux0~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\DP|REGFILE|Mux7~1_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(!\DP|REGFILE|reg2|Q [8]),
	.dataf(!\DP|REGFILE|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux7~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux7~2 .lut_mask = 64'h0F005F000FFF5FFF;
defparam \DP|REGFILE|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N29
dffeas \DP|B_loader|Q[8] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[8] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \DP|FileShifter|Mux8~0 (
// Equation(s):
// \DP|FileShifter|Mux8~0_combout  = ( \DP|B_loader|Q [6] & ( (!\InstructionReg|Q [4] & (((\DP|B_loader|Q [7])) # (\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (((\DP|B_loader|Q [8])))) ) ) # ( !\DP|B_loader|Q [6] & ( (!\InstructionReg|Q [4] & 
// (!\InstructionReg|Q [3] & (\DP|B_loader|Q [7]))) # (\InstructionReg|Q [4] & (((\DP|B_loader|Q [8])))) ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\DP|B_loader|Q [7]),
	.datad(!\DP|B_loader|Q [8]),
	.datae(gnd),
	.dataf(!\DP|B_loader|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux8~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux8~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \DP|FileShifter|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \DP|ALUModule|out~7 (
// Equation(s):
// \DP|ALUModule|out~7_combout  = ( \DP|FileShifter|Mux8~0_combout  & ( (\DP|A_loader|Q [7] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\DP|A_loader|Q [7]),
	.datad(!\FSM|currentState.0101~q ),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~7 .extended_lut = "off";
defparam \DP|ALUModule|out~7 .lut_mask = 64'h000000000F080F08;
defparam \DP|ALUModule|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \DP|ALUModule|Mux8~0 (
// Equation(s):
// \DP|ALUModule|Mux8~0_combout  = ( \DP|ALUModule|Add0~29_sumout  & ( \DP|ALUModule|out~7_combout  & ( (!\InstructionReg|Q [11]) # ((!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~29_sumout )) # (\InstructionReg|Q [12] & ((!\DP|FileShifter|Mux8~0_combout 
// )))) ) ) ) # ( !\DP|ALUModule|Add0~29_sumout  & ( \DP|ALUModule|out~7_combout  & ( (!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~29_sumout  & (\InstructionReg|Q [11]))) # (\InstructionReg|Q [12] & (((!\InstructionReg|Q [11]) # 
// (!\DP|FileShifter|Mux8~0_combout )))) ) ) ) # ( \DP|ALUModule|Add0~29_sumout  & ( !\DP|ALUModule|out~7_combout  & ( (!\InstructionReg|Q [12] & (((!\InstructionReg|Q [11])) # (\DP|ALUModule|Add1~29_sumout ))) # (\InstructionReg|Q [12] & 
// (((\InstructionReg|Q [11] & !\DP|FileShifter|Mux8~0_combout )))) ) ) ) # ( !\DP|ALUModule|Add0~29_sumout  & ( !\DP|ALUModule|out~7_combout  & ( (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~29_sumout )) # (\InstructionReg|Q 
// [12] & ((!\DP|FileShifter|Mux8~0_combout ))))) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\DP|ALUModule|Add1~29_sumout ),
	.datac(!\InstructionReg|Q [11]),
	.datad(!\DP|FileShifter|Mux8~0_combout ),
	.datae(!\DP|ALUModule|Add0~29_sumout ),
	.dataf(!\DP|ALUModule|out~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux8~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux8~0 .lut_mask = 64'h0702A7A25752F7F2;
defparam \DP|ALUModule|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \DP|C_loader|Q[7] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[7] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \DP|Mux8~0 (
// Equation(s):
// \DP|Mux8~0_combout  = (!\FSM|currentState.0010~q  & ((\DP|C_loader|Q [7]))) # (\FSM|currentState.0010~q  & (\InstructionReg|Q [7]))

	.dataa(!\FSM|currentState.0010~q ),
	.datab(!\InstructionReg|Q [7]),
	.datac(!\DP|C_loader|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux8~0 .extended_lut = "off";
defparam \DP|Mux8~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N1
dffeas \DP|REGFILE|reg2|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[7]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[7]~feeder_combout  = ( \DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[7]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \DP|REGFILE|reg1|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N10
dffeas \DP|REGFILE|reg3|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[7]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[7]~feeder_combout  = ( \DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[7]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N34
dffeas \DP|REGFILE|reg0|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \DP|REGFILE|Mux8~1 (
// Equation(s):
// \DP|REGFILE|Mux8~1_combout  = ( \Mux2~0_combout  & ( \Mux1~0_combout  & ( \DP|REGFILE|reg3|Q [7] ) ) ) # ( \Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg1|Q [7] ) ) ) # ( !\Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg0|Q [7] ) ) )

	.dataa(!\DP|REGFILE|reg1|Q [7]),
	.datab(!\DP|REGFILE|reg3|Q [7]),
	.datac(gnd),
	.datad(!\DP|REGFILE|reg0|Q [7]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux8~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux8~1 .lut_mask = 64'h00FF555500003333;
defparam \DP|REGFILE|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \DP|REGFILE|reg7|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N25
dffeas \DP|REGFILE|reg5|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \DP|REGFILE|reg4|Q[7]~feeder (
// Equation(s):
// \DP|REGFILE|reg4|Q[7]~feeder_combout  = ( \DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg4|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[7]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg4|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg4|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \DP|REGFILE|reg4|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg4|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N10
dffeas \DP|REGFILE|reg6|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[7] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N57
cyclonev_lcell_comb \DP|REGFILE|Mux8~0 (
// Equation(s):
// \DP|REGFILE|Mux8~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg6|Q [7] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [7]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [7])) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg6|Q [7] & ( (\DP|REGFILE|reg4|Q 
// [7]) # (\Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg6|Q [7] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [7]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [7])) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg6|Q [7] & ( 
// (!\Mux1~0_combout  & \DP|REGFILE|reg4|Q [7]) ) ) )

	.dataa(!\DP|REGFILE|reg7|Q [7]),
	.datab(!\DP|REGFILE|reg5|Q [7]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg4|Q [7]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg6|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux8~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux8~0 .lut_mask = 64'h00F035350FFF3535;
defparam \DP|REGFILE|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \DP|REGFILE|Mux8~2 (
// Equation(s):
// \DP|REGFILE|Mux8~2_combout  = ( \DP|REGFILE|Mux8~0_combout  & ( (((\DP|REGFILE|reg2|Q [7] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout )) # (\DP|REGFILE|Mux8~1_combout ) ) ) # ( !\DP|REGFILE|Mux8~0_combout  & ( (!\Mux0~0_combout  & 
// (((\DP|REGFILE|reg2|Q [7] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux8~1_combout ))) ) )

	.dataa(!\DP|REGFILE|reg2|Q [7]),
	.datab(!\DP|REGFILE|Mux8~1_combout ),
	.datac(!\Mux0~0_combout ),
	.datad(!\DP|REGFILE|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\DP|REGFILE|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux8~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux8~2 .lut_mask = 64'h307030703F7F3F7F;
defparam \DP|REGFILE|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \DP|B_loader|Q[7] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[7] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \DP|FileShifter|Mux9~0 (
// Equation(s):
// \DP|FileShifter|Mux9~0_combout  = ( \InstructionReg|Q [3] & ( \DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [7]) ) ) ) # ( !\InstructionReg|Q [3] & ( \DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q [6]))) # 
// (\InstructionReg|Q [4] & (\DP|B_loader|Q [7])) ) ) ) # ( \InstructionReg|Q [3] & ( !\DP|B_loader|Q [5] & ( (\DP|B_loader|Q [7] & \InstructionReg|Q [4]) ) ) ) # ( !\InstructionReg|Q [3] & ( !\DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q 
// [6]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [7])) ) ) )

	.dataa(gnd),
	.datab(!\DP|B_loader|Q [7]),
	.datac(!\InstructionReg|Q [4]),
	.datad(!\DP|B_loader|Q [6]),
	.datae(!\InstructionReg|Q [3]),
	.dataf(!\DP|B_loader|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux9~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux9~0 .lut_mask = 64'h03F3030303F3F3F3;
defparam \DP|FileShifter|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N9
cyclonev_lcell_comb \DP|ALUModule|out~6 (
// Equation(s):
// \DP|ALUModule|out~6_combout  = ( \DP|FileShifter|Mux9~0_combout  & ( (\DP|A_loader|Q [6] & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\DP|A_loader|Q [6]),
	.datac(!\FSM|Equal4~0_combout ),
	.datad(!\FSM|currentState.0101~q ),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~6 .extended_lut = "off";
defparam \DP|ALUModule|out~6 .lut_mask = 64'h0000000033203320;
defparam \DP|ALUModule|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \DP|ALUModule|Mux9~0 (
// Equation(s):
// \DP|ALUModule|Mux9~0_combout  = ( \DP|ALUModule|Add1~25_sumout  & ( \DP|ALUModule|Add0~25_sumout  & ( (!\InstructionReg|Q [12]) # ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~6_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux9~0_combout 
// )))) ) ) ) # ( !\DP|ALUModule|Add1~25_sumout  & ( \DP|ALUModule|Add0~25_sumout  & ( (!\InstructionReg|Q [12] & (((!\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|out~6_combout )) # (\InstructionReg|Q [11] 
// & ((!\DP|FileShifter|Mux9~0_combout ))))) ) ) ) # ( \DP|ALUModule|Add1~25_sumout  & ( !\DP|ALUModule|Add0~25_sumout  & ( (!\InstructionReg|Q [12] & (((\InstructionReg|Q [11])))) # (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// (\DP|ALUModule|out~6_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux9~0_combout ))))) ) ) ) # ( !\DP|ALUModule|Add1~25_sumout  & ( !\DP|ALUModule|Add0~25_sumout  & ( (\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & 
// (\DP|ALUModule|out~6_combout )) # (\InstructionReg|Q [11] & ((!\DP|FileShifter|Mux9~0_combout ))))) ) ) )

	.dataa(!\DP|ALUModule|out~6_combout ),
	.datab(!\DP|FileShifter|Mux9~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\InstructionReg|Q [11]),
	.datae(!\DP|ALUModule|Add1~25_sumout ),
	.dataf(!\DP|ALUModule|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux9~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux9~0 .lut_mask = 64'h050C05FCF50CF5FC;
defparam \DP|ALUModule|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N16
dffeas \DP|C_loader|Q[6] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[6] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \DP|Mux9~0 (
// Equation(s):
// \DP|Mux9~0_combout  = (!\FSM|currentState.0010~q  & ((\DP|C_loader|Q [6]))) # (\FSM|currentState.0010~q  & (\InstructionReg|Q [6]))

	.dataa(gnd),
	.datab(!\InstructionReg|Q [6]),
	.datac(!\FSM|currentState.0010~q ),
	.datad(!\DP|C_loader|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux9~0 .extended_lut = "off";
defparam \DP|Mux9~0 .lut_mask = 64'h03F303F303F303F3;
defparam \DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N35
dffeas \DP|REGFILE|reg3|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N5
dffeas \DP|REGFILE|reg1|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N28
dffeas \DP|REGFILE|reg0|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N36
cyclonev_lcell_comb \DP|REGFILE|Mux9~1 (
// Equation(s):
// \DP|REGFILE|Mux9~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg0|Q [6] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg1|Q [6]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg3|Q [6])) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg0|Q [6] & ( !\Mux1~0_combout  ) 
// ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg0|Q [6] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg1|Q [6]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg3|Q [6])) ) ) )

	.dataa(!\DP|REGFILE|reg3|Q [6]),
	.datab(!\DP|REGFILE|reg1|Q [6]),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg0|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux9~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux9~1 .lut_mask = 64'h00003535F0F03535;
defparam \DP|REGFILE|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N10
dffeas \DP|REGFILE|reg2|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N12
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[6]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[6]~feeder_combout  = ( \DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[6]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N13
dffeas \DP|REGFILE|reg6|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N41
dffeas \DP|REGFILE|reg4|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N43
dffeas \DP|REGFILE|reg5|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N30
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[6]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[6]~feeder_combout  = ( \DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[6]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N31
dffeas \DP|REGFILE|reg7|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[6] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N18
cyclonev_lcell_comb \DP|REGFILE|Mux9~0 (
// Equation(s):
// \DP|REGFILE|Mux9~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [6] & ( (\DP|REGFILE|reg5|Q [6]) # (\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [6] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [6]))) # (\Mux1~0_combout  & 
// (\DP|REGFILE|reg6|Q [6])) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [6] & ( (!\Mux1~0_combout  & \DP|REGFILE|reg5|Q [6]) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [6] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [6]))) # 
// (\Mux1~0_combout  & (\DP|REGFILE|reg6|Q [6])) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [6]),
	.datab(!\DP|REGFILE|reg4|Q [6]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg5|Q [6]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg7|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux9~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux9~0 .lut_mask = 64'h353500F035350FFF;
defparam \DP|REGFILE|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N6
cyclonev_lcell_comb \DP|REGFILE|Mux9~2 (
// Equation(s):
// \DP|REGFILE|Mux9~2_combout  = ( \DP|REGFILE|reg2|Q [6] & ( \DP|REGFILE|Mux9~0_combout  & ( ((\DP|REGFILE|Mux9~1_combout ) # (\Mux0~0_combout )) # (\DP|REGFILE|Mux14~0_combout ) ) ) ) # ( !\DP|REGFILE|reg2|Q [6] & ( \DP|REGFILE|Mux9~0_combout  & ( 
// (\DP|REGFILE|Mux9~1_combout ) # (\Mux0~0_combout ) ) ) ) # ( \DP|REGFILE|reg2|Q [6] & ( !\DP|REGFILE|Mux9~0_combout  & ( (!\Mux0~0_combout  & ((\DP|REGFILE|Mux9~1_combout ) # (\DP|REGFILE|Mux14~0_combout ))) ) ) ) # ( !\DP|REGFILE|reg2|Q [6] & ( 
// !\DP|REGFILE|Mux9~0_combout  & ( (!\Mux0~0_combout  & \DP|REGFILE|Mux9~1_combout ) ) ) )

	.dataa(!\DP|REGFILE|Mux14~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\DP|REGFILE|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\DP|REGFILE|reg2|Q [6]),
	.dataf(!\DP|REGFILE|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux9~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux9~2 .lut_mask = 64'h0C0C4C4C3F3F7F7F;
defparam \DP|REGFILE|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N20
dffeas \DP|B_loader|Q[6] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[6] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N40
dffeas \DP|B_loader|Q[4]~DUPLICATE (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|B_loader|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \DP|FileShifter|Mux10~0 (
// Equation(s):
// \DP|FileShifter|Mux10~0_combout  = ( \DP|B_loader|Q[4]~DUPLICATE_q  & ( \DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [6]) ) ) ) # ( !\DP|B_loader|Q[4]~DUPLICATE_q  & ( \DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4] & 
// ((!\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [6])) ) ) ) # ( \DP|B_loader|Q[4]~DUPLICATE_q  & ( !\DP|B_loader|Q [5] & ( (!\InstructionReg|Q [4] & ((\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [6])) ) ) ) # 
// ( !\DP|B_loader|Q[4]~DUPLICATE_q  & ( !\DP|B_loader|Q [5] & ( (\DP|B_loader|Q [6] & \InstructionReg|Q [4]) ) ) )

	.dataa(!\DP|B_loader|Q [6]),
	.datab(gnd),
	.datac(!\InstructionReg|Q [3]),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\DP|B_loader|Q[4]~DUPLICATE_q ),
	.dataf(!\DP|B_loader|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux10~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux10~0 .lut_mask = 64'h00550F55F055FF55;
defparam \DP|FileShifter|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \DP|ALUModule|out~5 (
// Equation(s):
// \DP|ALUModule|out~5_combout  = ( \FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux10~0_combout  & ( (\DP|A_loader|Q [5] & !\FSM|currentState.0101~q ) ) ) ) # ( !\FSM|Equal0~0_combout  & ( \DP|FileShifter|Mux10~0_combout  & ( (\DP|A_loader|Q [5] & 
// ((!\FSM|Equal4~0_combout ) # (!\FSM|currentState.0101~q ))) ) ) )

	.dataa(!\DP|A_loader|Q [5]),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(gnd),
	.datae(!\FSM|Equal0~0_combout ),
	.dataf(!\DP|FileShifter|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~5 .extended_lut = "off";
defparam \DP|ALUModule|out~5 .lut_mask = 64'h0000000054545050;
defparam \DP|ALUModule|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \DP|ALUModule|Mux10~0 (
// Equation(s):
// \DP|ALUModule|Mux10~0_combout  = ( \DP|ALUModule|out~5_combout  & ( \DP|FileShifter|Mux10~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|Add0~21_sumout ))) # (\InstructionReg|Q [11] & (\DP|ALUModule|Add1~21_sumout 
// )))) # (\InstructionReg|Q [12] & (!\InstructionReg|Q [11])) ) ) ) # ( !\DP|ALUModule|out~5_combout  & ( \DP|FileShifter|Mux10~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|Add0~21_sumout ))) # (\InstructionReg|Q 
// [11] & (\DP|ALUModule|Add1~21_sumout )))) ) ) ) # ( \DP|ALUModule|out~5_combout  & ( !\DP|FileShifter|Mux10~0_combout  & ( ((!\InstructionReg|Q [11] & ((\DP|ALUModule|Add0~21_sumout ))) # (\InstructionReg|Q [11] & (\DP|ALUModule|Add1~21_sumout ))) # 
// (\InstructionReg|Q [12]) ) ) ) # ( !\DP|ALUModule|out~5_combout  & ( !\DP|FileShifter|Mux10~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & ((\DP|ALUModule|Add0~21_sumout ))) # (\InstructionReg|Q [11] & (\DP|ALUModule|Add1~21_sumout 
// )))) # (\InstructionReg|Q [12] & (\InstructionReg|Q [11])) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\InstructionReg|Q [11]),
	.datac(!\DP|ALUModule|Add1~21_sumout ),
	.datad(!\DP|ALUModule|Add0~21_sumout ),
	.datae(!\DP|ALUModule|out~5_combout ),
	.dataf(!\DP|FileShifter|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux10~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux10~0 .lut_mask = 64'h139B57DF028A46CE;
defparam \DP|ALUModule|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N4
dffeas \DP|C_loader|Q[5] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[5] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \DP|Mux10~0 (
// Equation(s):
// \DP|Mux10~0_combout  = (!\FSM|currentState.0010~q  & ((\DP|C_loader|Q [5]))) # (\FSM|currentState.0010~q  & (\InstructionReg|Q [5]))

	.dataa(!\FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\InstructionReg|Q [5]),
	.datad(!\DP|C_loader|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux10~0 .extended_lut = "off";
defparam \DP|Mux10~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N34
dffeas \DP|REGFILE|reg2|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N16
dffeas \DP|REGFILE|reg0|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N35
dffeas \DP|REGFILE|reg1|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N46
dffeas \DP|REGFILE|reg3|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \DP|REGFILE|Mux10~1 (
// Equation(s):
// \DP|REGFILE|Mux10~1_combout  = ( \Mux2~0_combout  & ( \Mux1~0_combout  & ( \DP|REGFILE|reg3|Q [5] ) ) ) # ( \Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg1|Q [5] ) ) ) # ( !\Mux2~0_combout  & ( !\Mux1~0_combout  & ( \DP|REGFILE|reg0|Q [5] ) ) 
// )

	.dataa(!\DP|REGFILE|reg0|Q [5]),
	.datab(!\DP|REGFILE|reg1|Q [5]),
	.datac(!\DP|REGFILE|reg3|Q [5]),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux10~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux10~1 .lut_mask = 64'h5555333300000F0F;
defparam \DP|REGFILE|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[5]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[5]~feeder_combout  = ( \DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[5]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N46
dffeas \DP|REGFILE|reg6|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \DP|REGFILE|reg5|Q[5]~feeder (
// Equation(s):
// \DP|REGFILE|reg5|Q[5]~feeder_combout  = ( \DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg5|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[5]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg5|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg5|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N2
dffeas \DP|REGFILE|reg5|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N52
dffeas \DP|REGFILE|reg4|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \DP|REGFILE|reg7|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[5] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \DP|REGFILE|Mux10~0 (
// Equation(s):
// \DP|REGFILE|Mux10~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [5] & ( (\Mux1~0_combout ) # (\DP|REGFILE|reg5|Q [5]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [5] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [5]))) # (\Mux1~0_combout  
// & (\DP|REGFILE|reg6|Q [5])) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [5] & ( (\DP|REGFILE|reg5|Q [5] & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [5] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [5]))) # 
// (\Mux1~0_combout  & (\DP|REGFILE|reg6|Q [5])) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [5]),
	.datab(!\DP|REGFILE|reg5|Q [5]),
	.datac(!\DP|REGFILE|reg4|Q [5]),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg7|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux10~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux10~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \DP|REGFILE|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \DP|REGFILE|Mux10~2 (
// Equation(s):
// \DP|REGFILE|Mux10~2_combout  = ( \DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux10~0_combout  & ( ((\DP|REGFILE|Mux10~1_combout ) # (\DP|REGFILE|reg2|Q [5])) # (\Mux0~0_combout ) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux10~0_combout  & 
// ( (\DP|REGFILE|Mux10~1_combout ) # (\Mux0~0_combout ) ) ) ) # ( \DP|REGFILE|Mux14~0_combout  & ( !\DP|REGFILE|Mux10~0_combout  & ( (!\Mux0~0_combout  & ((\DP|REGFILE|Mux10~1_combout ) # (\DP|REGFILE|reg2|Q [5]))) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & 
// ( !\DP|REGFILE|Mux10~0_combout  & ( (!\Mux0~0_combout  & \DP|REGFILE|Mux10~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux0~0_combout ),
	.datac(!\DP|REGFILE|reg2|Q [5]),
	.datad(!\DP|REGFILE|Mux10~1_combout ),
	.datae(!\DP|REGFILE|Mux14~0_combout ),
	.dataf(!\DP|REGFILE|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux10~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux10~2 .lut_mask = 64'h00CC0CCC33FF3FFF;
defparam \DP|REGFILE|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N53
dffeas \DP|B_loader|Q[5] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[5] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \DP|FileShifter|Mux11~0 (
// Equation(s):
// \DP|FileShifter|Mux11~0_combout  = ( \DP|B_loader|Q[4]~DUPLICATE_q  & ( \DP|B_loader|Q [3] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [5]) ) ) ) # ( !\DP|B_loader|Q[4]~DUPLICATE_q  & ( \DP|B_loader|Q [3] & ( (!\InstructionReg|Q [4] & 
// ((\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [5])) ) ) ) # ( \DP|B_loader|Q[4]~DUPLICATE_q  & ( !\DP|B_loader|Q [3] & ( (!\InstructionReg|Q [4] & ((!\InstructionReg|Q [3]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [5])) ) ) ) # 
// ( !\DP|B_loader|Q[4]~DUPLICATE_q  & ( !\DP|B_loader|Q [3] & ( (\DP|B_loader|Q [5] & \InstructionReg|Q [4]) ) ) )

	.dataa(!\DP|B_loader|Q [5]),
	.datab(gnd),
	.datac(!\InstructionReg|Q [3]),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\DP|B_loader|Q[4]~DUPLICATE_q ),
	.dataf(!\DP|B_loader|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux11~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux11~0 .lut_mask = 64'h0055F0550F55FF55;
defparam \DP|FileShifter|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \DP|ALUModule|out~4 (
// Equation(s):
// \DP|ALUModule|out~4_combout  = ( \FSM|currentState.0101~q  & ( (!\FSM|Equal0~0_combout  & (!\FSM|Equal4~0_combout  & (\DP|FileShifter|Mux11~0_combout  & \DP|A_loader|Q [4]))) ) ) # ( !\FSM|currentState.0101~q  & ( (\DP|FileShifter|Mux11~0_combout  & 
// \DP|A_loader|Q [4]) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\DP|FileShifter|Mux11~0_combout ),
	.datad(!\DP|A_loader|Q [4]),
	.datae(gnd),
	.dataf(!\FSM|currentState.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~4 .extended_lut = "off";
defparam \DP|ALUModule|out~4 .lut_mask = 64'h000F000F00080008;
defparam \DP|ALUModule|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N12
cyclonev_lcell_comb \DP|ALUModule|Mux11~0 (
// Equation(s):
// \DP|ALUModule|Mux11~0_combout  = ( \DP|ALUModule|Add0~17_sumout  & ( \DP|ALUModule|out~4_combout  & ( (!\InstructionReg|Q [11]) # ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~17_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux11~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|Add0~17_sumout  & ( \DP|ALUModule|out~4_combout  & ( (!\InstructionReg|Q [11] & (((\InstructionReg|Q [12])))) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~17_sumout ))) # (\InstructionReg|Q [12] 
// & (!\DP|FileShifter|Mux11~0_combout )))) ) ) ) # ( \DP|ALUModule|Add0~17_sumout  & ( !\DP|ALUModule|out~4_combout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12])))) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// ((\DP|ALUModule|Add1~17_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux11~0_combout )))) ) ) ) # ( !\DP|ALUModule|Add0~17_sumout  & ( !\DP|ALUModule|out~4_combout  & ( (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// ((\DP|ALUModule|Add1~17_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux11~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [11]),
	.datab(!\DP|FileShifter|Mux11~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|ALUModule|Add1~17_sumout ),
	.datae(!\DP|ALUModule|Add0~17_sumout ),
	.dataf(!\DP|ALUModule|out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux11~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux11~0 .lut_mask = 64'h0454A4F40E5EAEFE;
defparam \DP|ALUModule|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N52
dffeas \DP|C_loader|Q[4] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[4] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \DP|Mux11~0 (
// Equation(s):
// \DP|Mux11~0_combout  = ( \FSM|currentState.0010~q  & ( \InstructionReg|Q [4] ) ) # ( !\FSM|currentState.0010~q  & ( \DP|C_loader|Q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\InstructionReg|Q [4]),
	.datad(!\DP|C_loader|Q [4]),
	.datae(gnd),
	.dataf(!\FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux11~0 .extended_lut = "off";
defparam \DP|Mux11~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N4
dffeas \DP|REGFILE|reg2|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[4]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[4]~feeder_combout  = ( \DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[4]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N37
dffeas \DP|REGFILE|reg3|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[4]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[4]~feeder_combout  = ( \DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[4]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N26
dffeas \DP|REGFILE|reg0|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[4]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[4]~feeder_combout  = ( \DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[4]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N55
dffeas \DP|REGFILE|reg1|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N0
cyclonev_lcell_comb \DP|REGFILE|Mux11~1 (
// Equation(s):
// \DP|REGFILE|Mux11~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [4] & ( (!\Mux1~0_combout ) # (\DP|REGFILE|reg3|Q [4]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [4] & ( (!\Mux1~0_combout  & \DP|REGFILE|reg0|Q [4]) ) ) ) # ( 
// \Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [4] & ( (\Mux1~0_combout  & \DP|REGFILE|reg3|Q [4]) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg1|Q [4] & ( (!\Mux1~0_combout  & \DP|REGFILE|reg0|Q [4]) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\DP|REGFILE|reg3|Q [4]),
	.datac(!\DP|REGFILE|reg0|Q [4]),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg1|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux11~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux11~1 .lut_mask = 64'h0A0A11110A0ABBBB;
defparam \DP|REGFILE|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N18
cyclonev_lcell_comb \DP|REGFILE|reg7|Q[4]~feeder (
// Equation(s):
// \DP|REGFILE|reg7|Q[4]~feeder_combout  = ( \DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg7|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[4]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg7|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg7|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N20
dffeas \DP|REGFILE|reg7|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg7|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N56
dffeas \DP|REGFILE|reg4|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N28
dffeas \DP|REGFILE|reg5|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N51
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[4]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[4]~feeder_combout  = ( \DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[4]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N53
dffeas \DP|REGFILE|reg6|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[4] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N24
cyclonev_lcell_comb \DP|REGFILE|Mux11~0 (
// Equation(s):
// \DP|REGFILE|Mux11~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg6|Q [4] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [4]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [4])) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg6|Q [4] & ( (\Mux1~0_combout ) 
// # (\DP|REGFILE|reg4|Q [4]) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg6|Q [4] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg5|Q [4]))) # (\Mux1~0_combout  & (\DP|REGFILE|reg7|Q [4])) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg6|Q [4] & ( 
// (\DP|REGFILE|reg4|Q [4] & !\Mux1~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg7|Q [4]),
	.datab(!\DP|REGFILE|reg4|Q [4]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg5|Q [4]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg6|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux11~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux11~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \DP|REGFILE|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N30
cyclonev_lcell_comb \DP|REGFILE|Mux11~2 (
// Equation(s):
// \DP|REGFILE|Mux11~2_combout  = ( \DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux11~0_combout  & ( ((\DP|REGFILE|Mux11~1_combout ) # (\DP|REGFILE|reg2|Q [4])) # (\Mux0~0_combout ) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & ( \DP|REGFILE|Mux11~0_combout  & 
// ( (\DP|REGFILE|Mux11~1_combout ) # (\Mux0~0_combout ) ) ) ) # ( \DP|REGFILE|Mux14~0_combout  & ( !\DP|REGFILE|Mux11~0_combout  & ( (!\Mux0~0_combout  & ((\DP|REGFILE|Mux11~1_combout ) # (\DP|REGFILE|reg2|Q [4]))) ) ) ) # ( !\DP|REGFILE|Mux14~0_combout  & 
// ( !\DP|REGFILE|Mux11~0_combout  & ( (!\Mux0~0_combout  & \DP|REGFILE|Mux11~1_combout ) ) ) )

	.dataa(!\Mux0~0_combout ),
	.datab(!\DP|REGFILE|reg2|Q [4]),
	.datac(!\DP|REGFILE|Mux11~1_combout ),
	.datad(gnd),
	.datae(!\DP|REGFILE|Mux14~0_combout ),
	.dataf(!\DP|REGFILE|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux11~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux11~2 .lut_mask = 64'h0A0A2A2A5F5F7F7F;
defparam \DP|REGFILE|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N41
dffeas \DP|B_loader|Q[4] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[4] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \DP|FileShifter|Mux12~0 (
// Equation(s):
// \DP|FileShifter|Mux12~0_combout  = ( \InstructionReg|Q [3] & ( \DP|B_loader|Q [3] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q [2]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [4])) ) ) ) # ( !\InstructionReg|Q [3] & ( \DP|B_loader|Q [3] & ( 
// (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [4]) ) ) ) # ( \InstructionReg|Q [3] & ( !\DP|B_loader|Q [3] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q [2]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [4])) ) ) ) # ( !\InstructionReg|Q [3] & ( 
// !\DP|B_loader|Q [3] & ( (\DP|B_loader|Q [4] & \InstructionReg|Q [4]) ) ) )

	.dataa(gnd),
	.datab(!\DP|B_loader|Q [4]),
	.datac(!\DP|B_loader|Q [2]),
	.datad(!\InstructionReg|Q [4]),
	.datae(!\InstructionReg|Q [3]),
	.dataf(!\DP|B_loader|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux12~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux12~0 .lut_mask = 64'h00330F33FF330F33;
defparam \DP|FileShifter|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N46
dffeas \DP|A_loader|Q[3]~DUPLICATE (
	.clk(\DP|comb~3_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|A_loader|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|A_loader|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|A_loader|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N45
cyclonev_lcell_comb \DP|ALUModule|out~3 (
// Equation(s):
// \DP|ALUModule|out~3_combout  = ( \DP|FileShifter|Mux12~0_combout  & ( (\DP|A_loader|Q[3]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal0~0_combout  & !\FSM|Equal4~0_combout )))) ) )

	.dataa(!\FSM|Equal0~0_combout ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\DP|A_loader|Q[3]~DUPLICATE_q ),
	.datad(!\FSM|currentState.0101~q ),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~3 .extended_lut = "off";
defparam \DP|ALUModule|out~3 .lut_mask = 64'h000000000F080F08;
defparam \DP|ALUModule|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \DP|ALUModule|Mux12~0 (
// Equation(s):
// \DP|ALUModule|Mux12~0_combout  = ( \DP|ALUModule|out~3_combout  & ( \DP|FileShifter|Mux12~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|Add0~13_sumout )) # (\InstructionReg|Q [11] & ((\DP|ALUModule|Add1~13_sumout 
// ))))) # (\InstructionReg|Q [12] & (((!\InstructionReg|Q [11])))) ) ) ) # ( !\DP|ALUModule|out~3_combout  & ( \DP|FileShifter|Mux12~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|Add0~13_sumout )) # (\InstructionReg|Q 
// [11] & ((\DP|ALUModule|Add1~13_sumout ))))) ) ) ) # ( \DP|ALUModule|out~3_combout  & ( !\DP|FileShifter|Mux12~0_combout  & ( ((!\InstructionReg|Q [11] & (\DP|ALUModule|Add0~13_sumout )) # (\InstructionReg|Q [11] & ((\DP|ALUModule|Add1~13_sumout )))) # 
// (\InstructionReg|Q [12]) ) ) ) # ( !\DP|ALUModule|out~3_combout  & ( !\DP|FileShifter|Mux12~0_combout  & ( (!\InstructionReg|Q [12] & ((!\InstructionReg|Q [11] & (\DP|ALUModule|Add0~13_sumout )) # (\InstructionReg|Q [11] & ((\DP|ALUModule|Add1~13_sumout 
// ))))) # (\InstructionReg|Q [12] & (((\InstructionReg|Q [11])))) ) ) )

	.dataa(!\DP|ALUModule|Add0~13_sumout ),
	.datab(!\DP|ALUModule|Add1~13_sumout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\InstructionReg|Q [11]),
	.datae(!\DP|ALUModule|out~3_combout ),
	.dataf(!\DP|FileShifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux12~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux12~0 .lut_mask = 64'h503F5F3F50305F30;
defparam \DP|ALUModule|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \DP|C_loader|Q[3] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[3] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N42
cyclonev_lcell_comb \DP|Mux12~0 (
// Equation(s):
// \DP|Mux12~0_combout  = ( \FSM|currentState.0010~q  & ( \InstructionReg|Q [3] ) ) # ( !\FSM|currentState.0010~q  & ( \DP|C_loader|Q [3] ) )

	.dataa(!\InstructionReg|Q [3]),
	.datab(gnd),
	.datac(!\DP|C_loader|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux12~0 .extended_lut = "off";
defparam \DP|Mux12~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N32
dffeas \DP|REGFILE|reg2|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N28
dffeas \DP|REGFILE|reg1|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \DP|REGFILE|reg3|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N19
dffeas \DP|REGFILE|reg0|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N21
cyclonev_lcell_comb \DP|REGFILE|Mux12~1 (
// Equation(s):
// \DP|REGFILE|Mux12~1_combout  = ( \Mux1~0_combout  & ( \Mux2~0_combout  & ( \DP|REGFILE|reg3|Q [3] ) ) ) # ( !\Mux1~0_combout  & ( \Mux2~0_combout  & ( \DP|REGFILE|reg1|Q [3] ) ) ) # ( !\Mux1~0_combout  & ( !\Mux2~0_combout  & ( \DP|REGFILE|reg0|Q [3] ) ) 
// )

	.dataa(!\DP|REGFILE|reg1|Q [3]),
	.datab(!\DP|REGFILE|reg3|Q [3]),
	.datac(!\DP|REGFILE|reg0|Q [3]),
	.datad(gnd),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux12~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux12~1 .lut_mask = 64'h0F0F000055553333;
defparam \DP|REGFILE|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N19
dffeas \DP|REGFILE|reg6|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N37
dffeas \DP|REGFILE|reg5|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N58
dffeas \DP|REGFILE|reg7|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N53
dffeas \DP|REGFILE|reg4|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[3] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N27
cyclonev_lcell_comb \DP|REGFILE|Mux12~0 (
// Equation(s):
// \DP|REGFILE|Mux12~0_combout  = ( \Mux1~0_combout  & ( \DP|REGFILE|reg4|Q [3] & ( (!\Mux2~0_combout  & (\DP|REGFILE|reg6|Q [3])) # (\Mux2~0_combout  & ((\DP|REGFILE|reg7|Q [3]))) ) ) ) # ( !\Mux1~0_combout  & ( \DP|REGFILE|reg4|Q [3] & ( (!\Mux2~0_combout 
// ) # (\DP|REGFILE|reg5|Q [3]) ) ) ) # ( \Mux1~0_combout  & ( !\DP|REGFILE|reg4|Q [3] & ( (!\Mux2~0_combout  & (\DP|REGFILE|reg6|Q [3])) # (\Mux2~0_combout  & ((\DP|REGFILE|reg7|Q [3]))) ) ) ) # ( !\Mux1~0_combout  & ( !\DP|REGFILE|reg4|Q [3] & ( 
// (\DP|REGFILE|reg5|Q [3] & \Mux2~0_combout ) ) ) )

	.dataa(!\DP|REGFILE|reg6|Q [3]),
	.datab(!\DP|REGFILE|reg5|Q [3]),
	.datac(!\DP|REGFILE|reg7|Q [3]),
	.datad(!\Mux2~0_combout ),
	.datae(!\Mux1~0_combout ),
	.dataf(!\DP|REGFILE|reg4|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux12~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux12~0 .lut_mask = 64'h0033550FFF33550F;
defparam \DP|REGFILE|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N54
cyclonev_lcell_comb \DP|REGFILE|Mux12~2 (
// Equation(s):
// \DP|REGFILE|Mux12~2_combout  = ( \Mux0~0_combout  & ( \DP|REGFILE|Mux12~0_combout  ) ) # ( !\Mux0~0_combout  & ( ((\DP|REGFILE|reg2|Q [3] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux12~1_combout ) ) )

	.dataa(!\DP|REGFILE|reg2|Q [3]),
	.datab(!\DP|REGFILE|Mux14~0_combout ),
	.datac(!\DP|REGFILE|Mux12~1_combout ),
	.datad(!\DP|REGFILE|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux12~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux12~2 .lut_mask = 64'h1F1F1F1F00FF00FF;
defparam \DP|REGFILE|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N17
dffeas \DP|B_loader|Q[3] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[3] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N58
dffeas \DP|B_loader|Q[1] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[1] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \DP|FileShifter|Mux13~0 (
// Equation(s):
// \DP|FileShifter|Mux13~0_combout  = ( \InstructionReg|Q [3] & ( \DP|B_loader|Q [1] & ( (!\InstructionReg|Q [4]) # (\DP|B_loader|Q [3]) ) ) ) # ( !\InstructionReg|Q [3] & ( \DP|B_loader|Q [1] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q [2]))) # 
// (\InstructionReg|Q [4] & (\DP|B_loader|Q [3])) ) ) ) # ( \InstructionReg|Q [3] & ( !\DP|B_loader|Q [1] & ( (\DP|B_loader|Q [3] & \InstructionReg|Q [4]) ) ) ) # ( !\InstructionReg|Q [3] & ( !\DP|B_loader|Q [1] & ( (!\InstructionReg|Q [4] & ((\DP|B_loader|Q 
// [2]))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [3])) ) ) )

	.dataa(gnd),
	.datab(!\DP|B_loader|Q [3]),
	.datac(!\InstructionReg|Q [4]),
	.datad(!\DP|B_loader|Q [2]),
	.datae(!\InstructionReg|Q [3]),
	.dataf(!\DP|B_loader|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux13~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux13~0 .lut_mask = 64'h03F3030303F3F3F3;
defparam \DP|FileShifter|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \DP|ALUModule|out~2 (
// Equation(s):
// \DP|ALUModule|out~2_combout  = ( \FSM|Equal4~0_combout  & ( \DP|FileShifter|Mux13~0_combout  & ( (\DP|A_loader|Q [2] & !\FSM|currentState.0101~q ) ) ) ) # ( !\FSM|Equal4~0_combout  & ( \DP|FileShifter|Mux13~0_combout  & ( (\DP|A_loader|Q [2] & 
// ((!\FSM|Equal0~0_combout ) # (!\FSM|currentState.0101~q ))) ) ) )

	.dataa(gnd),
	.datab(!\DP|A_loader|Q [2]),
	.datac(!\FSM|Equal0~0_combout ),
	.datad(!\FSM|currentState.0101~q ),
	.datae(!\FSM|Equal4~0_combout ),
	.dataf(!\DP|FileShifter|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~2 .extended_lut = "off";
defparam \DP|ALUModule|out~2 .lut_mask = 64'h0000000033303300;
defparam \DP|ALUModule|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \DP|ALUModule|Mux13~0 (
// Equation(s):
// \DP|ALUModule|Mux13~0_combout  = ( \DP|ALUModule|Add0~9_sumout  & ( \DP|ALUModule|out~2_combout  & ( (!\InstructionReg|Q [11]) # ((!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~9_sumout )) # (\InstructionReg|Q [12] & ((!\DP|FileShifter|Mux13~0_combout 
// )))) ) ) ) # ( !\DP|ALUModule|Add0~9_sumout  & ( \DP|ALUModule|out~2_combout  & ( (!\InstructionReg|Q [11] & (\InstructionReg|Q [12])) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~9_sumout )) # (\InstructionReg|Q [12] & 
// ((!\DP|FileShifter|Mux13~0_combout ))))) ) ) ) # ( \DP|ALUModule|Add0~9_sumout  & ( !\DP|ALUModule|out~2_combout  & ( (!\InstructionReg|Q [11] & (!\InstructionReg|Q [12])) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// (\DP|ALUModule|Add1~9_sumout )) # (\InstructionReg|Q [12] & ((!\DP|FileShifter|Mux13~0_combout ))))) ) ) ) # ( !\DP|ALUModule|Add0~9_sumout  & ( !\DP|ALUModule|out~2_combout  & ( (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// (\DP|ALUModule|Add1~9_sumout )) # (\InstructionReg|Q [12] & ((!\DP|FileShifter|Mux13~0_combout ))))) ) ) )

	.dataa(!\InstructionReg|Q [11]),
	.datab(!\InstructionReg|Q [12]),
	.datac(!\DP|ALUModule|Add1~9_sumout ),
	.datad(!\DP|FileShifter|Mux13~0_combout ),
	.datae(!\DP|ALUModule|Add0~9_sumout ),
	.dataf(!\DP|ALUModule|out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux13~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux13~0 .lut_mask = 64'h15049D8C3726BFAE;
defparam \DP|ALUModule|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \DP|C_loader|Q[2] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[2] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N3
cyclonev_lcell_comb \DP|Mux13~0 (
// Equation(s):
// \DP|Mux13~0_combout  = ( \DP|C_loader|Q [2] & ( (!\FSM|currentState.0010~q ) # (\InstructionReg|Q [2]) ) ) # ( !\DP|C_loader|Q [2] & ( (\FSM|currentState.0010~q  & \InstructionReg|Q [2]) ) )

	.dataa(gnd),
	.datab(!\FSM|currentState.0010~q ),
	.datac(!\InstructionReg|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|C_loader|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux13~0 .extended_lut = "off";
defparam \DP|Mux13~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N59
dffeas \DP|REGFILE|reg2|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[2]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[2]~feeder_combout  = ( \DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[2]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N4
dffeas \DP|REGFILE|reg1|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N48
cyclonev_lcell_comb \DP|REGFILE|reg0|Q[2]~feeder (
// Equation(s):
// \DP|REGFILE|reg0|Q[2]~feeder_combout  = ( \DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg0|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[2]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg0|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg0|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N49
dffeas \DP|REGFILE|reg0|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N20
dffeas \DP|REGFILE|reg3|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N15
cyclonev_lcell_comb \DP|REGFILE|Mux13~1 (
// Equation(s):
// \DP|REGFILE|Mux13~1_combout  = ( \Mux2~0_combout  & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg1|Q [2])) # (\Mux1~0_combout  & ((\DP|REGFILE|reg3|Q [2]))) ) ) # ( !\Mux2~0_combout  & ( (\DP|REGFILE|reg0|Q [2] & !\Mux1~0_combout ) ) )

	.dataa(!\DP|REGFILE|reg1|Q [2]),
	.datab(!\DP|REGFILE|reg0|Q [2]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg3|Q [2]),
	.datae(!\Mux2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux13~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux13~1 .lut_mask = 64'h3030505F3030505F;
defparam \DP|REGFILE|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N49
dffeas \DP|REGFILE|reg5|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \DP|REGFILE|reg6|Q[2]~feeder (
// Equation(s):
// \DP|REGFILE|reg6|Q[2]~feeder_combout  = ( \DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg6|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[2]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg6|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg6|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N19
dffeas \DP|REGFILE|reg6|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg6|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \DP|REGFILE|reg4|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N40
dffeas \DP|REGFILE|reg7|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[2] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \DP|REGFILE|Mux13~0 (
// Equation(s):
// \DP|REGFILE|Mux13~0_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [2] & ( (\Mux1~0_combout ) # (\DP|REGFILE|reg5|Q [2]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [2] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [2]))) # (\Mux1~0_combout  
// & (\DP|REGFILE|reg6|Q [2])) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [2] & ( (\DP|REGFILE|reg5|Q [2] & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [2] & ( (!\Mux1~0_combout  & ((\DP|REGFILE|reg4|Q [2]))) # 
// (\Mux1~0_combout  & (\DP|REGFILE|reg6|Q [2])) ) ) )

	.dataa(!\DP|REGFILE|reg5|Q [2]),
	.datab(!\DP|REGFILE|reg6|Q [2]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg4|Q [2]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg7|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux13~0 .extended_lut = "off";
defparam \DP|REGFILE|Mux13~0 .lut_mask = 64'h03F3505003F35F5F;
defparam \DP|REGFILE|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \DP|REGFILE|Mux13~2 (
// Equation(s):
// \DP|REGFILE|Mux13~2_combout  = ( \DP|REGFILE|Mux13~0_combout  & ( (((\DP|REGFILE|reg2|Q [2] & \DP|REGFILE|Mux14~0_combout )) # (\Mux0~0_combout )) # (\DP|REGFILE|Mux13~1_combout ) ) ) # ( !\DP|REGFILE|Mux13~0_combout  & ( (!\Mux0~0_combout  & 
// (((\DP|REGFILE|reg2|Q [2] & \DP|REGFILE|Mux14~0_combout )) # (\DP|REGFILE|Mux13~1_combout ))) ) )

	.dataa(!\DP|REGFILE|reg2|Q [2]),
	.datab(!\DP|REGFILE|Mux13~1_combout ),
	.datac(!\DP|REGFILE|Mux14~0_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\DP|REGFILE|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux13~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux13~2 .lut_mask = 64'h3700370037FF37FF;
defparam \DP|REGFILE|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N26
dffeas \DP|B_loader|Q[2] (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[2] .is_wysiwyg = "true";
defparam \DP|B_loader|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \DP|FileShifter|Mux14~0 (
// Equation(s):
// \DP|FileShifter|Mux14~0_combout  = ( \DP|B_loader|Q [0] & ( (!\InstructionReg|Q [4] & (((\DP|B_loader|Q[1]~DUPLICATE_q ) # (\InstructionReg|Q [3])))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [2])) ) ) # ( !\DP|B_loader|Q [0] & ( (!\InstructionReg|Q [4] 
// & (((!\InstructionReg|Q [3] & \DP|B_loader|Q[1]~DUPLICATE_q )))) # (\InstructionReg|Q [4] & (\DP|B_loader|Q [2])) ) )

	.dataa(!\DP|B_loader|Q [2]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\InstructionReg|Q [3]),
	.datad(!\DP|B_loader|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DP|B_loader|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux14~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux14~0 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \DP|FileShifter|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N57
cyclonev_lcell_comb \DP|ALUModule|out~1 (
// Equation(s):
// \DP|ALUModule|out~1_combout  = ( \DP|FileShifter|Mux14~0_combout  & ( (\DP|A_loader|Q[1]~DUPLICATE_q  & ((!\FSM|currentState.0101~q ) # ((!\FSM|Equal4~0_combout  & !\FSM|Equal0~0_combout )))) ) )

	.dataa(!\DP|A_loader|Q[1]~DUPLICATE_q ),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(!\FSM|currentState.0101~q ),
	.datad(!\FSM|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\DP|FileShifter|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~1 .extended_lut = "off";
defparam \DP|ALUModule|out~1 .lut_mask = 64'h0000000054505450;
defparam \DP|ALUModule|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \DP|ALUModule|Mux14~0 (
// Equation(s):
// \DP|ALUModule|Mux14~0_combout  = ( \InstructionReg|Q [11] & ( \DP|ALUModule|Add0~5_sumout  & ( (!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~5_sumout )) # (\InstructionReg|Q [12] & ((!\DP|FileShifter|Mux14~0_combout ))) ) ) ) # ( !\InstructionReg|Q [11] 
// & ( \DP|ALUModule|Add0~5_sumout  & ( (!\InstructionReg|Q [12]) # (\DP|ALUModule|out~1_combout ) ) ) ) # ( \InstructionReg|Q [11] & ( !\DP|ALUModule|Add0~5_sumout  & ( (!\InstructionReg|Q [12] & (\DP|ALUModule|Add1~5_sumout )) # (\InstructionReg|Q [12] & 
// ((!\DP|FileShifter|Mux14~0_combout ))) ) ) ) # ( !\InstructionReg|Q [11] & ( !\DP|ALUModule|Add0~5_sumout  & ( (\InstructionReg|Q [12] & \DP|ALUModule|out~1_combout ) ) ) )

	.dataa(!\InstructionReg|Q [12]),
	.datab(!\DP|ALUModule|Add1~5_sumout ),
	.datac(!\DP|FileShifter|Mux14~0_combout ),
	.datad(!\DP|ALUModule|out~1_combout ),
	.datae(!\InstructionReg|Q [11]),
	.dataf(!\DP|ALUModule|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux14~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux14~0 .lut_mask = 64'h00557272AAFF7272;
defparam \DP|ALUModule|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N59
dffeas \DP|C_loader|Q[1] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[1] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \DP|Mux14~0 (
// Equation(s):
// \DP|Mux14~0_combout  = ( \FSM|currentState.0010~q  & ( \InstructionReg|Q [1] ) ) # ( !\FSM|currentState.0010~q  & ( \DP|C_loader|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DP|C_loader|Q [1]),
	.datad(!\InstructionReg|Q [1]),
	.datae(gnd),
	.dataf(!\FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|Mux14~0 .extended_lut = "off";
defparam \DP|Mux14~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \DP|REGFILE|reg1|Q[1]~feeder (
// Equation(s):
// \DP|REGFILE|reg1|Q[1]~feeder_combout  = ( \DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg1|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[1]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg1|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg1|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N20
dffeas \DP|REGFILE|reg1|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg1|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg1|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \DP|REGFILE|reg3|Q[1]~feeder (
// Equation(s):
// \DP|REGFILE|reg3|Q[1]~feeder_combout  = ( \DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|reg3|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[1]~feeder .extended_lut = "off";
defparam \DP|REGFILE|reg3|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DP|REGFILE|reg3|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \DP|REGFILE|reg3|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DP|REGFILE|reg3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg3|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \DP|REGFILE|reg0|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg0|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \DP|REGFILE|Mux14~2 (
// Equation(s):
// \DP|REGFILE|Mux14~2_combout  = ( \Mux1~0_combout  & ( (\DP|REGFILE|reg3|Q [1] & \Mux2~0_combout ) ) ) # ( !\Mux1~0_combout  & ( (!\Mux2~0_combout  & ((\DP|REGFILE|reg0|Q [1]))) # (\Mux2~0_combout  & (\DP|REGFILE|reg1|Q [1])) ) )

	.dataa(!\DP|REGFILE|reg1|Q [1]),
	.datab(!\DP|REGFILE|reg3|Q [1]),
	.datac(!\DP|REGFILE|reg0|Q [1]),
	.datad(!\Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux14~2 .extended_lut = "off";
defparam \DP|REGFILE|Mux14~2 .lut_mask = 64'h0F550F5500330033;
defparam \DP|REGFILE|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \DP|REGFILE|reg2|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg2|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \DP|REGFILE|reg5|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg5|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \DP|REGFILE|reg4|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg4|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N55
dffeas \DP|REGFILE|reg6|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg6|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N22
dffeas \DP|REGFILE|reg7|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|REGFILE|reg7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|REGFILE|reg7|Q[1] .is_wysiwyg = "true";
defparam \DP|REGFILE|reg7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \DP|REGFILE|Mux14~1 (
// Equation(s):
// \DP|REGFILE|Mux14~1_combout  = ( \Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [1] & ( (\Mux1~0_combout ) # (\DP|REGFILE|reg5|Q [1]) ) ) ) # ( !\Mux2~0_combout  & ( \DP|REGFILE|reg7|Q [1] & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [1])) # (\Mux1~0_combout  & 
// ((\DP|REGFILE|reg6|Q [1]))) ) ) ) # ( \Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [1] & ( (\DP|REGFILE|reg5|Q [1] & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\DP|REGFILE|reg7|Q [1] & ( (!\Mux1~0_combout  & (\DP|REGFILE|reg4|Q [1])) # 
// (\Mux1~0_combout  & ((\DP|REGFILE|reg6|Q [1]))) ) ) )

	.dataa(!\DP|REGFILE|reg5|Q [1]),
	.datab(!\DP|REGFILE|reg4|Q [1]),
	.datac(!\Mux1~0_combout ),
	.datad(!\DP|REGFILE|reg6|Q [1]),
	.datae(!\Mux2~0_combout ),
	.dataf(!\DP|REGFILE|reg7|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux14~1 .extended_lut = "off";
defparam \DP|REGFILE|Mux14~1 .lut_mask = 64'h303F5050303F5F5F;
defparam \DP|REGFILE|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \DP|REGFILE|Mux14~3 (
// Equation(s):
// \DP|REGFILE|Mux14~3_combout  = ( \DP|REGFILE|Mux14~1_combout  & ( (((\DP|REGFILE|Mux14~0_combout  & \DP|REGFILE|reg2|Q [1])) # (\DP|REGFILE|Mux14~2_combout )) # (\Mux0~0_combout ) ) ) # ( !\DP|REGFILE|Mux14~1_combout  & ( (!\Mux0~0_combout  & 
// (((\DP|REGFILE|Mux14~0_combout  & \DP|REGFILE|reg2|Q [1])) # (\DP|REGFILE|Mux14~2_combout ))) ) )

	.dataa(!\DP|REGFILE|Mux14~0_combout ),
	.datab(!\Mux0~0_combout ),
	.datac(!\DP|REGFILE|Mux14~2_combout ),
	.datad(!\DP|REGFILE|reg2|Q [1]),
	.datae(gnd),
	.dataf(!\DP|REGFILE|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|REGFILE|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|REGFILE|Mux14~3 .extended_lut = "off";
defparam \DP|REGFILE|Mux14~3 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \DP|REGFILE|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N59
dffeas \DP|B_loader|Q[1]~DUPLICATE (
	.clk(\DP|comb~2_combout ),
	.d(gnd),
	.asdata(\DP|REGFILE|Mux14~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|B_loader|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DP|B_loader|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \DP|B_loader|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \DP|FileShifter|Mux15~0 (
// Equation(s):
// \DP|FileShifter|Mux15~0_combout  = (!\InstructionReg|Q [4] & (!\InstructionReg|Q [3] & (\DP|B_loader|Q [0]))) # (\InstructionReg|Q [4] & (((\DP|B_loader|Q[1]~DUPLICATE_q ))))

	.dataa(!\InstructionReg|Q [3]),
	.datab(!\InstructionReg|Q [4]),
	.datac(!\DP|B_loader|Q [0]),
	.datad(!\DP|B_loader|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|FileShifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|FileShifter|Mux15~0 .extended_lut = "off";
defparam \DP|FileShifter|Mux15~0 .lut_mask = 64'h083B083B083B083B;
defparam \DP|FileShifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N15
cyclonev_lcell_comb \DP|ALUModule|out~0 (
// Equation(s):
// \DP|ALUModule|out~0_combout  = ( \DP|FileShifter|Mux15~0_combout  & ( \FSM|Equal0~0_combout  & ( (\DP|A_loader|Q [0] & !\FSM|currentState.0101~q ) ) ) ) # ( \DP|FileShifter|Mux15~0_combout  & ( !\FSM|Equal0~0_combout  & ( (\DP|A_loader|Q [0] & 
// ((!\FSM|Equal4~0_combout ) # (!\FSM|currentState.0101~q ))) ) ) )

	.dataa(!\DP|A_loader|Q [0]),
	.datab(!\FSM|Equal4~0_combout ),
	.datac(gnd),
	.datad(!\FSM|currentState.0101~q ),
	.datae(!\DP|FileShifter|Mux15~0_combout ),
	.dataf(!\FSM|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|out~0 .extended_lut = "off";
defparam \DP|ALUModule|out~0 .lut_mask = 64'h0000554400005500;
defparam \DP|ALUModule|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N21
cyclonev_lcell_comb \DP|ALUModule|Mux15~0 (
// Equation(s):
// \DP|ALUModule|Mux15~0_combout  = ( \DP|ALUModule|Add0~1_sumout  & ( \DP|ALUModule|out~0_combout  & ( (!\InstructionReg|Q [11]) # ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~1_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux15~0_combout 
// ))) ) ) ) # ( !\DP|ALUModule|Add0~1_sumout  & ( \DP|ALUModule|out~0_combout  & ( (!\InstructionReg|Q [11] & (((\InstructionReg|Q [12])))) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & ((\DP|ALUModule|Add1~1_sumout ))) # (\InstructionReg|Q [12] & 
// (!\DP|FileShifter|Mux15~0_combout )))) ) ) ) # ( \DP|ALUModule|Add0~1_sumout  & ( !\DP|ALUModule|out~0_combout  & ( (!\InstructionReg|Q [11] & (((!\InstructionReg|Q [12])))) # (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// ((\DP|ALUModule|Add1~1_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux15~0_combout )))) ) ) ) # ( !\DP|ALUModule|Add0~1_sumout  & ( !\DP|ALUModule|out~0_combout  & ( (\InstructionReg|Q [11] & ((!\InstructionReg|Q [12] & 
// ((\DP|ALUModule|Add1~1_sumout ))) # (\InstructionReg|Q [12] & (!\DP|FileShifter|Mux15~0_combout )))) ) ) )

	.dataa(!\InstructionReg|Q [11]),
	.datab(!\DP|FileShifter|Mux15~0_combout ),
	.datac(!\DP|ALUModule|Add1~1_sumout ),
	.datad(!\InstructionReg|Q [12]),
	.datae(!\DP|ALUModule|Add0~1_sumout ),
	.dataf(!\DP|ALUModule|out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux15~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux15~0 .lut_mask = 64'h0544AF4405EEAFEE;
defparam \DP|ALUModule|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N46
dffeas \DP|C_loader|Q[0] (
	.clk(\DP|comb~1_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|C_loader|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|C_loader|Q[0] .is_wysiwyg = "true";
defparam \DP|C_loader|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \DP|comb~0 (
// Equation(s):
// \DP|comb~0_combout  = LCELL((\clk~input_o  & \FSM|currentState.0111~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk~input_o ),
	.datad(!\FSM|currentState.0111~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|comb~0 .extended_lut = "off";
defparam \DP|comb~0 .lut_mask = 64'h000F000F000F000F;
defparam \DP|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N22
dffeas \DP|status_loader|Q[0] (
	.clk(\DP|comb~0_combout ),
	.d(gnd),
	.asdata(\DP|ALUModule|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|status_loader|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|status_loader|Q[0] .is_wysiwyg = "true";
defparam \DP|status_loader|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \DP|ALUModule|Mux16~0 (
// Equation(s):
// \DP|ALUModule|Mux16~0_combout  = ( \DP|FileShifter|Mux0~0_combout  & ( \InstructionReg|Q [11] & ( (\DP|ALUModule|Add1~61_sumout  & (!\DP|A_in_ALU[15]~0_combout  & !\InstructionReg|Q [12])) ) ) ) # ( !\DP|FileShifter|Mux0~0_combout  & ( \InstructionReg|Q 
// [11] & ( (!\DP|ALUModule|Add1~61_sumout  & (\DP|A_in_ALU[15]~0_combout  & !\InstructionReg|Q [12])) ) ) ) # ( \DP|FileShifter|Mux0~0_combout  & ( !\InstructionReg|Q [11] & ( (\DP|A_in_ALU[15]~0_combout  & (!\InstructionReg|Q [12] & 
// !\DP|ALUModule|Add0~61_sumout )) ) ) ) # ( !\DP|FileShifter|Mux0~0_combout  & ( !\InstructionReg|Q [11] & ( (!\DP|A_in_ALU[15]~0_combout  & (!\InstructionReg|Q [12] & \DP|ALUModule|Add0~61_sumout )) ) ) )

	.dataa(!\DP|ALUModule|Add1~61_sumout ),
	.datab(!\DP|A_in_ALU[15]~0_combout ),
	.datac(!\InstructionReg|Q [12]),
	.datad(!\DP|ALUModule|Add0~61_sumout ),
	.datae(!\DP|FileShifter|Mux0~0_combout ),
	.dataf(!\InstructionReg|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|Mux16~0 .extended_lut = "off";
defparam \DP|ALUModule|Mux16~0 .lut_mask = 64'h00C0300020204040;
defparam \DP|ALUModule|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \DP|status_loader|Q[1] (
	.clk(\DP|comb~0_combout ),
	.d(\DP|ALUModule|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|status_loader|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|status_loader|Q[1] .is_wysiwyg = "true";
defparam \DP|status_loader|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \DP|ALUModule|WideNor0~1 (
// Equation(s):
// \DP|ALUModule|WideNor0~1_combout  = ( !\DP|ALUModule|Mux11~0_combout  & ( !\DP|ALUModule|Mux9~0_combout  & ( (!\DP|ALUModule|Mux12~0_combout  & (!\DP|ALUModule|Mux8~0_combout  & (!\DP|ALUModule|Mux7~0_combout  & !\DP|ALUModule|Mux10~0_combout ))) ) ) )

	.dataa(!\DP|ALUModule|Mux12~0_combout ),
	.datab(!\DP|ALUModule|Mux8~0_combout ),
	.datac(!\DP|ALUModule|Mux7~0_combout ),
	.datad(!\DP|ALUModule|Mux10~0_combout ),
	.datae(!\DP|ALUModule|Mux11~0_combout ),
	.dataf(!\DP|ALUModule|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|WideNor0~1 .extended_lut = "off";
defparam \DP|ALUModule|WideNor0~1 .lut_mask = 64'h8000000000000000;
defparam \DP|ALUModule|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \DP|ALUModule|WideNor0~0 (
// Equation(s):
// \DP|ALUModule|WideNor0~0_combout  = ( !\DP|ALUModule|Mux14~0_combout  & ( !\DP|ALUModule|Mux15~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DP|ALUModule|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\DP|ALUModule|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|WideNor0~0 .extended_lut = "off";
defparam \DP|ALUModule|WideNor0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \DP|ALUModule|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \DP|ALUModule|WideNor0~2 (
// Equation(s):
// \DP|ALUModule|WideNor0~2_combout  = ( !\DP|ALUModule|Mux4~0_combout  & ( (!\DP|ALUModule|Mux1~0_combout  & (!\DP|ALUModule|Mux6~0_combout  & (!\DP|ALUModule|Mux13~0_combout  & !\DP|ALUModule|Mux5~0_combout ))) ) )

	.dataa(!\DP|ALUModule|Mux1~0_combout ),
	.datab(!\DP|ALUModule|Mux6~0_combout ),
	.datac(!\DP|ALUModule|Mux13~0_combout ),
	.datad(!\DP|ALUModule|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\DP|ALUModule|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|WideNor0~2 .extended_lut = "off";
defparam \DP|ALUModule|WideNor0~2 .lut_mask = 64'h8000800000000000;
defparam \DP|ALUModule|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \DP|ALUModule|WideNor0 (
// Equation(s):
// \DP|ALUModule|WideNor0~combout  = ( !\DP|ALUModule|Mux3~0_combout  & ( \DP|ALUModule|WideNor0~2_combout  & ( (\DP|ALUModule|WideNor0~1_combout  & (!\DP|ALUModule|Mux0~0_combout  & (\DP|ALUModule|WideNor0~0_combout  & !\DP|ALUModule|Mux2~0_combout ))) ) ) 
// )

	.dataa(!\DP|ALUModule|WideNor0~1_combout ),
	.datab(!\DP|ALUModule|Mux0~0_combout ),
	.datac(!\DP|ALUModule|WideNor0~0_combout ),
	.datad(!\DP|ALUModule|Mux2~0_combout ),
	.datae(!\DP|ALUModule|Mux3~0_combout ),
	.dataf(!\DP|ALUModule|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DP|ALUModule|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DP|ALUModule|WideNor0 .extended_lut = "off";
defparam \DP|ALUModule|WideNor0 .lut_mask = 64'h0000000004000000;
defparam \DP|ALUModule|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N19
dffeas \DP|status_loader|Q[2] (
	.clk(\DP|comb~0_combout ),
	.d(\DP|ALUModule|WideNor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|status_loader|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|status_loader|Q[2] .is_wysiwyg = "true";
defparam \DP|status_loader|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y33_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
