=====
SETUP
-4.122
16.805
12.683
u_z80/u_cz80/ff_a_6_s0
6.928
7.160
u_uart/n96_s4
8.780
9.329
u_uart/n96_s3
9.502
9.955
u_uart/ff_hold_s4
10.757
11.210
u_z80/d_Z_5_s3
11.733
12.186
u_z80/d_Z_7_s0
12.731
13.286
u_z80/d_Z_7_s
14.444
14.815
u_z80/ff_dinst_7_s0
16.805
=====
SETUP
-4.026
16.710
12.683
u_z80/u_cz80/ff_a_6_s0
6.928
7.160
u_uart/n96_s4
8.780
9.329
u_uart/n96_s3
9.502
9.955
u_uart/ff_hold_s4
10.757
11.210
u_z80/d_Z_5_s3
11.733
12.186
u_z80/d_Z_7_s0
12.731
13.286
u_z80/d_Z_7_s
14.444
14.815
u_z80/ff_di_reg_7_s0
16.710
=====
SETUP
-3.481
21.949
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/vdp_r16_pal_num_3_s5
19.961
20.510
u_v9958/u_v9958_core/u_vdp_register/vdp_p2_is_1st_byte_s5
20.512
21.082
u_v9958/u_v9958_core/u_vdp_register/vdp_p2_is_1st_byte_s0
21.949
=====
SETUP
-3.465
21.932
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_2_s0
21.932
=====
SETUP
-3.465
21.932
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_3_s0
21.932
=====
SETUP
-3.465
21.932
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_5_s0
21.932
=====
SETUP
-3.288
21.755
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_4_s0
21.755
=====
SETUP
-3.288
21.755
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_7_s0
21.755
=====
SETUP
-3.241
21.708
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_0_s0
21.708
=====
SETUP
-3.241
21.708
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_1_s0
21.708
=====
SETUP
-3.228
21.695
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_4_s0
21.695
=====
SETUP
-3.185
21.652
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1290_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1294_s1
20.303
20.765
u_v9958/u_v9958_core/u_vdp_register/reg_r13_blink_period_3_s0
21.652
=====
SETUP
-3.153
21.621
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1351_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r4_pattern_generator_3_s0
21.621
=====
SETUP
-3.121
21.589
18.468
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_uart/ff_hold_s4
15.475
15.928
u_z80/d_Z_5_s3
16.450
16.903
u_z80/d_Z_7_s0
17.449
18.004
u_z80/d_Z_7_s
19.162
19.533
u_ram/ff_ram_ff_ram_0_7_s
21.589
=====
SETUP
-3.109
21.576
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1351_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r4_pattern_generator_2_s0
21.576
=====
SETUP
-3.109
21.576
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1351_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r4_pattern_generator_4_s0
21.576
=====
SETUP
-3.104
21.571
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1312_s1
20.304
20.874
u_v9958/u_v9958_core/u_vdp_register/reg_r11r5_sp_atr_addr_6_s0
21.571
=====
SETUP
-3.100
21.568
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1312_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1345_s1
20.298
20.625
u_v9958/u_v9958_core/u_vdp_register/reg_r6_sp_gen_addr_4_s0
21.568
=====
SETUP
-3.063
21.530
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_2_s0
21.530
=====
SETUP
-3.063
21.530
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s0
21.530
=====
SETUP
-3.058
21.526
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1290_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1294_s1
20.303
20.765
u_v9958/u_v9958_core/u_vdp_register/reg_r13_blink_period_1_s0
21.526
=====
SETUP
-3.058
21.526
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1290_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1294_s1
20.303
20.765
u_v9958/u_v9958_core/u_vdp_register/reg_r13_blink_period_4_s0
21.526
=====
SETUP
-3.058
21.526
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1290_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1294_s1
20.303
20.765
u_v9958/u_v9958_core/u_vdp_register/reg_r13_blink_period_5_s0
21.526
=====
SETUP
-3.058
21.526
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1290_s2
19.256
19.627
u_v9958/u_v9958_core/u_vdp_register/n1294_s1
20.303
20.765
u_v9958/u_v9958_core/u_vdp_register/reg_r13_blink_period_6_s0
21.526
=====
SETUP
-3.057
21.524
18.467
u_z80/ff_iorq_n_i_s1
12.718
12.950
u_uart/n96_s4
13.477
14.047
u_uart/n96_s3
14.220
14.673
u_v9958/u_v9958_core/u_vdp_register/n69_s2
15.989
16.544
u_v9958/u_v9958_core/u_vdp_register/n2577_s2
17.075
17.630
u_v9958/u_v9958_core/u_vdp_register/n1251_s3
18.462
18.833
u_v9958/u_v9958_core/u_vdp_register/n1265_s2
19.017
19.534
u_v9958/u_v9958_core/u_vdp_register/n1289_s2
19.786
20.239
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_5_s4
20.643
21.192
u_v9958/u_v9958_core/u_vdp_register/vdp_r17_reg_num_3_s0
21.524
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.198
6.615
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.615
=====
HOLD
0.198
6.615
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.615
=====
HOLD
0.198
6.615
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.615
=====
HOLD
0.205
6.491
6.286
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_address_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.644
=====
HOLD
0.228
6.645
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.645
=====
HOLD
0.228
6.645
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.645
=====
HOLD
0.228
6.645
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.645
=====
HOLD
0.228
6.645
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.645
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_3_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.493
=====
HOLD
0.318
6.497
6.179
ff_delay_s1
6.168
6.370
ff_reset_n_s4
6.497
=====
HOLD
0.320
6.737
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.737
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.741
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.753
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.754
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_address_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.631
