{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:34:14 2017 " "Info: Processing started: Wed Oct 11 18:34:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXP1 -c EXP1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EXP1 -c EXP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXP1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXP1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXP1 " "Info: Found entity 1: EXP1" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "E:/EXP1/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "EXP " "Warning: Entity \"EXP\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "EXP.bdf" "" { Schematic "E:/EXP1/EXP.bdf" { } } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXP.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXP.bdf" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Info: Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "E:/EXP1/uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uIR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uIR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uIR " "Info: Found entity 1: uIR" {  } { { "uIR.bdf" "" { Schematic "E:/EXP1/uIR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "EXP1 " "Info: Elaborating entity \"EXP1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:inst7 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:inst7\"" {  } { { "EXP1.bdf" "inst7" { Schematic "E:/EXP1/EXP1.bdf" { { 152 1384 1480 376 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst35 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst35\"" {  } { { "EXP1.bdf" "inst35" { Schematic "E:/EXP1/EXP1.bdf" { { 184 1048 1144 600 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst35\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst35\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "E:/EXP1/ALU.bdf" { { 160 944 1064 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst35\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst35\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "E:/EXP1/ALU.bdf" { { 160 944 1064 416 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst30 " "Info: Elaborating entity \"uPC\" for hierarchy \"uPC:inst30\"" {  } { { "EXP1.bdf" "inst30" { Schematic "E:/EXP1/EXP1.bdf" { { 768 1232 1328 1024 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:inst30\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"uPC:inst30\|74161:inst1\"" {  } { { "uPC.bdf" "inst1" { Schematic "E:/EXP1/uPC.bdf" { { 240 296 416 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst30\|74161:inst1 " "Info: Elaborated megafunction instantiation \"uPC:inst30\|74161:inst1\"" {  } { { "uPC.bdf" "" { Schematic "E:/EXP1/uPC.bdf" { { 240 296 416 424 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 uPC:inst30\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"uPC:inst30\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uPC:inst30\|74161:inst1\|f74161:sub uPC:inst30\|74161:inst1 " "Info: Elaborated megafunction instantiation \"uPC:inst30\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"uPC:inst30\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "uPC.bdf" "" { Schematic "E:/EXP1/uPC.bdf" { { 240 296 416 424 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:inst30\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"uPC:inst30\|74161:inst\"" {  } { { "uPC.bdf" "inst" { Schematic "E:/EXP1/uPC.bdf" { { 24 296 416 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst30\|74161:inst " "Info: Elaborated megafunction instantiation \"uPC:inst30\|74161:inst\"" {  } { { "uPC.bdf" "" { Schematic "E:/EXP1/uPC.bdf" { { 24 296 416 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "38 " "Info: Ignored 38 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "uRD GND " "Warning (13410): Pin \"uRD\" is stuck at GND" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 1080 1048 1224 1096 "uRD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:34:15 2017 " "Info: Processing ended: Wed Oct 11 18:34:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:34:15 2017 " "Info: Processing started: Wed Oct 11 18:34:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EXP1 -c EXP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "EXP1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"EXP1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst1 " "Info: Destination node inst1" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Info: Destination node inst4" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 1040 464 640 1056 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst1  " "Info: Automatically promoted node inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Info: Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Info: Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.577 ns register register " "Info: Estimated most critical path is register to register delay of 6.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst6\|inst8 1 REG LAB_X32_Y8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y8; Fanout = 3; REG Node = 'Reg:inst6\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst6|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 1.608 ns ALU:inst35\|74181:inst1\|46~51 2 COMB LAB_X32_Y6 2 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 1.608 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|46~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { Reg:inst6|inst8 ALU:inst35|74181:inst1|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.202 ns) 2.415 ns ALU:inst35\|74181:inst1\|78~269 3 COMB LAB_X32_Y6 2 " "Info: 3: + IC(0.605 ns) + CELL(0.202 ns) = 2.415 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|78~269'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { ALU:inst35|74181:inst1|46~51 ALU:inst35|74181:inst1|78~269 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.226 ns ALU:inst35\|74181:inst1\|78~270 4 COMB LAB_X32_Y6 3 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 3.226 ns; Loc. = LAB_X32_Y6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst35|74181:inst1|78~269 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.037 ns ALU:inst35\|74181:inst1\|78~271 5 COMB LAB_X32_Y6 3 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 4.037 ns; Loc. = LAB_X32_Y6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.848 ns ALU:inst35\|74181:inst\|74~100 6 COMB LAB_X32_Y6 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 4.848 ns; Loc. = LAB_X32_Y6; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|74~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.659 ns ALU:inst35\|74181:inst\|77~157 7 COMB LAB_X32_Y6 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 5.659 ns; Loc. = LAB_X32_Y6; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 6.469 ns ALU:inst35\|74181:inst\|77~160 8 COMB LAB_X32_Y6 1 " "Info: 8: + IC(0.187 ns) + CELL(0.623 ns) = 6.469 ns; Loc. = LAB_X32_Y6; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.577 ns Reg:inst7\|inst 9 REG LAB_X32_Y6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.577 ns; Loc. = LAB_X32_Y6; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.662 ns ( 55.68 % ) " "Info: Total cell delay = 3.662 ns ( 55.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.915 ns ( 44.32 % ) " "Info: Total interconnect delay = 2.915 ns ( 44.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { Reg:inst6|inst8 ALU:inst35|74181:inst1|46~51 ALU:inst35|74181:inst1|78~269 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO1 0 " "Info: Pin \"AO1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO2 0 " "Info: Pin \"AO2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO3 0 " "Info: Pin \"AO3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO4 0 " "Info: Pin \"AO4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO5 0 " "Info: Pin \"AO5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO6 0 " "Info: Pin \"AO6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO7 0 " "Info: Pin \"AO7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AO0 0 " "Info: Pin \"AO0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO1 0 " "Info: Pin \"BO1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO2 0 " "Info: Pin \"BO2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO3 0 " "Info: Pin \"BO3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO4 0 " "Info: Pin \"BO4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO5 0 " "Info: Pin \"BO5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO7 0 " "Info: Pin \"BO7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO0 0 " "Info: Pin \"BO0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO6 0 " "Info: Pin \"BO6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 1080 1048 1224 1096 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:34:17 2017 " "Info: Processing ended: Wed Oct 11 18:34:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:34:17 2017 " "Info: Processing started: Wed Oct 11 18:34:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off EXP1 -c EXP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:34:18 2017 " "Info: Processing ended: Wed Oct 11 18:34:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:34:18 2017 " "Info: Processing started: Wed Oct 11 18:34:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP1 -c EXP1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SelO " "Info: Assuming node \"SelO\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelA " "Info: Assuming node \"SelA\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 128 176 344 144 "SelA" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SelB " "Info: Assuming node \"SelB\" is an undefined clock" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 392 32 200 408 "SelB" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "SelB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1 " "Info: Detected gated clock \"inst1\" as buffer" {  } { { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelO " "Info: No valid register-to-register data paths exist for clock \"SelO\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Reg:inst6\|inst8 register Reg:inst7\|inst 158.6 MHz 6.305 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 158.6 MHz between source register \"Reg:inst6\|inst8\" and destination register \"Reg:inst7\|inst\" (period= 6.305 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.616 ns + Longest register register " "Info: + Longest register to register delay is 5.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst6\|inst8 1 REG LCFF_X32_Y8_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N15; Fanout = 3; REG Node = 'Reg:inst6\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst6|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.206 ns) 1.440 ns ALU:inst35\|74181:inst1\|46~51 2 COMB LCCOMB_X32_Y6_N24 2 " "Info: 2: + IC(1.234 ns) + CELL(0.206 ns) = 1.440 ns; Loc. = LCCOMB_X32_Y6_N24; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|46~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Reg:inst6|inst8 ALU:inst35|74181:inst1|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.181 ns ALU:inst35\|74181:inst1\|78~269 3 COMB LCCOMB_X32_Y6_N26 2 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.181 ns; Loc. = LCCOMB_X32_Y6_N26; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|78~269'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU:inst35|74181:inst1|46~51 ALU:inst35|74181:inst1|78~269 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.623 ns) 3.182 ns ALU:inst35\|74181:inst1\|78~270 4 COMB LCCOMB_X32_Y6_N28 3 " "Info: 4: + IC(0.378 ns) + CELL(0.623 ns) = 3.182 ns; Loc. = LCCOMB_X32_Y6_N28; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { ALU:inst35|74181:inst1|78~269 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.766 ns ALU:inst35\|74181:inst1\|78~271 5 COMB LCCOMB_X32_Y6_N6 3 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.766 ns; Loc. = LCCOMB_X32_Y6_N6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.358 ns ALU:inst35\|74181:inst\|74~100 6 COMB LCCOMB_X32_Y6_N0 2 " "Info: 6: + IC(0.386 ns) + CELL(0.206 ns) = 4.358 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|74~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 4.951 ns ALU:inst35\|74181:inst\|77~157 7 COMB LCCOMB_X32_Y6_N18 1 " "Info: 7: + IC(0.387 ns) + CELL(0.206 ns) = 4.951 ns; Loc. = LCCOMB_X32_Y6_N18; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 5.508 ns ALU:inst35\|74181:inst\|77~160 8 COMB LCCOMB_X32_Y6_N16 1 " "Info: 8: + IC(0.351 ns) + CELL(0.206 ns) = 5.508 ns; Loc. = LCCOMB_X32_Y6_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.616 ns Reg:inst7\|inst 9 REG LCFF_X32_Y6_N17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.616 ns; Loc. = LCFF_X32_Y6_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 37.95 % ) " "Info: Total cell delay = 2.131 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.485 ns ( 62.05 % ) " "Info: Total interconnect delay = 3.485 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { Reg:inst6|inst8 ALU:inst35|74181:inst1|46~51 ALU:inst35|74181:inst1|78~269 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.616 ns" { Reg:inst6|inst8 {} ALU:inst35|74181:inst1|46~51 {} ALU:inst35|74181:inst1|78~269 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 1.234ns 0.371ns 0.378ns 0.378ns 0.386ns 0.387ns 0.351ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.623ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.425 ns - Smallest " "Info: - Smallest clock skew is -0.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.324 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.189 ns) + CELL(0.505 ns) 3.844 ns inst1 2 COMB LCCOMB_X30_Y1_N0 1 " "Info: 2: + IC(2.189 ns) + CELL(0.505 ns) = 3.844 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.000 ns) 5.741 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.897 ns) + CELL(0.000 ns) = 5.741 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 7.324 ns Reg:inst7\|inst 4 REG LCFF_X32_Y6_N17 1 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 7.324 ns; Loc. = LCFF_X32_Y6_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 31.69 % ) " "Info: Total cell delay = 2.321 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.003 ns ( 68.31 % ) " "Info: Total interconnect delay = 5.003 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.189ns 1.897ns 0.917ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.749 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.505 ns) 3.843 ns inst4 2 COMB LCCOMB_X30_Y1_N4 1 " "Info: 2: + IC(2.188 ns) + CELL(0.505 ns) = 3.843 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK inst4 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 6.183 ns inst4~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(2.340 ns) + CELL(0.000 ns) = 6.183 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.749 ns Reg:inst6\|inst8 4 REG LCFF_X32_Y8_N15 3 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.749 ns; Loc. = LCFF_X32_Y8_N15; Fanout = 3; REG Node = 'Reg:inst6\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst4~clkctrl Reg:inst6|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.95 % ) " "Info: Total cell delay = 2.321 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 70.05 % ) " "Info: Total interconnect delay = 5.428 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { CLK inst4 inst4~clkctrl Reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst8 {} } { 0.000ns 0.000ns 2.188ns 2.340ns 0.900ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.189ns 1.897ns 0.917ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { CLK inst4 inst4~clkctrl Reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst8 {} } { 0.000ns 0.000ns 2.188ns 2.340ns 0.900ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { Reg:inst6|inst8 ALU:inst35|74181:inst1|46~51 ALU:inst35|74181:inst1|78~269 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.616 ns" { Reg:inst6|inst8 {} ALU:inst35|74181:inst1|46~51 {} ALU:inst35|74181:inst1|78~269 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 1.234ns 0.371ns 0.378ns 0.378ns 0.386ns 0.387ns 0.351ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.623ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { CLK inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { CLK {} CLK~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 2.189ns 1.897ns 0.917ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { CLK inst4 inst4~clkctrl Reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst8 {} } { 0.000ns 0.000ns 2.188ns 2.340ns 0.900ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelA " "Info: No valid register-to-register data paths exist for clock \"SelA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SelB " "Info: No valid register-to-register data paths exist for clock \"SelB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:inst7\|inst S2 SelO 6.824 ns register " "Info: tsu for register \"Reg:inst7\|inst\" (data pin = \"S2\", clock pin = \"SelO\") is 6.824 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.882 ns + Longest pin register " "Info: + Longest pin to register delay is 12.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S2 1 PIN PIN_92 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 880 1048 400 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.485 ns) + CELL(0.651 ns) 9.100 ns ALU:inst35\|74181:inst1\|47~51 2 COMB LCCOMB_X32_Y6_N8 2 " "Info: 2: + IC(7.485 ns) + CELL(0.651 ns) = 9.100 ns; Loc. = LCCOMB_X32_Y6_N8; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst1\|47~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { S2 ALU:inst35|74181:inst1|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.647 ns) 10.448 ns ALU:inst35\|74181:inst1\|78~270 3 COMB LCCOMB_X32_Y6_N28 3 " "Info: 3: + IC(0.701 ns) + CELL(0.647 ns) = 10.448 ns; Loc. = LCCOMB_X32_Y6_N28; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~270'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 11.032 ns ALU:inst35\|74181:inst1\|78~271 4 COMB LCCOMB_X32_Y6_N6 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 11.032 ns; Loc. = LCCOMB_X32_Y6_N6; Fanout = 3; COMB Node = 'ALU:inst35\|74181:inst1\|78~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 11.624 ns ALU:inst35\|74181:inst\|74~100 5 COMB LCCOMB_X32_Y6_N0 2 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 11.624 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 2; COMB Node = 'ALU:inst35\|74181:inst\|74~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 12.217 ns ALU:inst35\|74181:inst\|77~157 6 COMB LCCOMB_X32_Y6_N18 1 " "Info: 6: + IC(0.387 ns) + CELL(0.206 ns) = 12.217 ns; Loc. = LCCOMB_X32_Y6_N18; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 12.774 ns ALU:inst35\|74181:inst\|77~160 7 COMB LCCOMB_X32_Y6_N16 1 " "Info: 7: + IC(0.351 ns) + CELL(0.206 ns) = 12.774 ns; Loc. = LCCOMB_X32_Y6_N16; Fanout = 1; COMB Node = 'ALU:inst35\|74181:inst\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.882 ns Reg:inst7\|inst 8 REG LCFF_X32_Y6_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 12.882 ns; Loc. = LCFF_X32_Y6_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.194 ns ( 24.79 % ) " "Info: Total cell delay = 3.194 ns ( 24.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.688 ns ( 75.21 % ) " "Info: Total interconnect delay = 9.688 ns ( 75.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.882 ns" { S2 ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.882 ns" { S2 {} S2~combout {} ALU:inst35|74181:inst1|47~51 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.000ns 7.485ns 0.701ns 0.378ns 0.386ns 0.387ns 0.351ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.647ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SelO destination 6.018 ns - Shortest register " "Info: - Shortest clock path from clock \"SelO\" to destination register is 6.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SelO 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'SelO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelO } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 104 1064 1232 120 "SelO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.206 ns) 2.538 ns inst1 2 COMB LCCOMB_X30_Y1_N0 1 " "Info: 2: + IC(1.358 ns) + CELL(0.206 ns) = 2.538 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 1; COMB Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SelO inst1 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.000 ns) 4.435 ns inst1~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.897 ns) + CELL(0.000 ns) = 4.435 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst1~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { inst1 inst1~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 168 1240 1304 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 6.018 ns Reg:inst7\|inst 4 REG LCFF_X32_Y6_N17 1 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 6.018 ns; Loc. = LCFF_X32_Y6_N17; Fanout = 1; REG Node = 'Reg:inst7\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.846 ns ( 30.67 % ) " "Info: Total cell delay = 1.846 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 69.33 % ) " "Info: Total interconnect delay = 4.172 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 1.358ns 1.897ns 0.917ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.882 ns" { S2 ALU:inst35|74181:inst1|47~51 ALU:inst35|74181:inst1|78~270 ALU:inst35|74181:inst1|78~271 ALU:inst35|74181:inst|74~100 ALU:inst35|74181:inst|77~157 ALU:inst35|74181:inst|77~160 Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.882 ns" { S2 {} S2~combout {} ALU:inst35|74181:inst1|47~51 {} ALU:inst35|74181:inst1|78~270 {} ALU:inst35|74181:inst1|78~271 {} ALU:inst35|74181:inst|74~100 {} ALU:inst35|74181:inst|77~157 {} ALU:inst35|74181:inst|77~160 {} Reg:inst7|inst {} } { 0.000ns 0.000ns 7.485ns 0.701ns 0.378ns 0.386ns 0.387ns 0.351ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.647ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.018 ns" { SelO inst1 inst1~clkctrl Reg:inst7|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.018 ns" { SelO {} SelO~combout {} inst1 {} inst1~clkctrl {} Reg:inst7|inst {} } { 0.000ns 0.000ns 1.358ns 1.897ns 0.917ns } { 0.000ns 0.974ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK AO0 Reg:inst\|inst8 15.758 ns register " "Info: tco from clock \"CLK\" to destination pin \"AO0\" through register \"Reg:inst\|inst8\" is 15.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.448 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.202 ns) 3.531 ns inst3 2 COMB LCCOMB_X30_Y1_N18 1 " "Info: 2: + IC(2.179 ns) + CELL(0.202 ns) = 3.531 ns; Loc. = LCCOMB_X30_Y1_N18; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { CLK inst3 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.334 ns) + CELL(0.000 ns) 5.865 ns inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.334 ns) + CELL(0.000 ns) = 5.865 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 120 344 408 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 7.448 ns Reg:inst\|inst8 4 REG LCFF_X32_Y6_N13 3 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 7.448 ns; Loc. = LCFF_X32_Y6_N13; Fanout = 3; REG Node = 'Reg:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { inst3~clkctrl Reg:inst|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 27.09 % ) " "Info: Total cell delay = 2.018 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.430 ns ( 72.91 % ) " "Info: Total interconnect delay = 5.430 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst8 {} } { 0.000ns 0.000ns 2.179ns 2.334ns 0.917ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.006 ns + Longest register pin " "Info: + Longest register to pin delay is 8.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:inst\|inst8 1 REG LCFF_X32_Y6_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y6_N13; Fanout = 3; REG Node = 'Reg:inst\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:inst|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.910 ns) + CELL(3.096 ns) 8.006 ns AO0 2 PIN PIN_11 0 " "Info: 2: + IC(4.910 ns) + CELL(3.096 ns) = 8.006 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'AO0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { Reg:inst|inst8 AO0 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { -24 800 976 -8 "AO0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 38.67 % ) " "Info: Total cell delay = 3.096 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 61.33 % ) " "Info: Total interconnect delay = 4.910 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { Reg:inst|inst8 AO0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { Reg:inst|inst8 {} AO0 {} } { 0.000ns 4.910ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { CLK inst3 inst3~clkctrl Reg:inst|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { CLK {} CLK~combout {} inst3 {} inst3~clkctrl {} Reg:inst|inst8 {} } { 0.000ns 0.000ns 2.179ns 2.334ns 0.917ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { Reg:inst|inst8 AO0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { Reg:inst|inst8 {} AO0 {} } { 0.000ns 4.910ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK CPuIR 6.940 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"CPuIR\" is 6.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(3.296 ns) 6.940 ns CPuIR 2 PIN PIN_61 0 " "Info: 2: + IC(2.494 ns) + CELL(3.296 ns) = 6.940 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'CPuIR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.790 ns" { CLK CPuIR } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 1040 464 640 1056 "CPuIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.06 % ) " "Info: Total cell delay = 4.446 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 35.94 % ) " "Info: Total interconnect delay = 2.494 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { CLK CPuIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.940 ns" { CLK {} CLK~combout {} CPuIR {} } { 0.000ns 0.000ns 2.494ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:inst6\|inst A7 CLK 0.580 ns register " "Info: th for register \"Reg:inst6\|inst\" (data pin = \"A7\", clock pin = \"CLK\") is 0.580 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.749 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 984 248 416 1000 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.505 ns) 3.843 ns inst4 2 COMB LCCOMB_X30_Y1_N4 1 " "Info: 2: + IC(2.188 ns) + CELL(0.505 ns) = 3.843 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK inst4 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.000 ns) 6.183 ns inst4~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(2.340 ns) + CELL(0.000 ns) = 6.183 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 384 200 264 432 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.749 ns Reg:inst6\|inst 4 REG LCFF_X32_Y8_N23 1 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 7.749 ns; Loc. = LCFF_X32_Y8_N23; Fanout = 1; REG Node = 'Reg:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { inst4~clkctrl Reg:inst6|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.95 % ) " "Info: Total cell delay = 2.321 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 70.05 % ) " "Info: Total interconnect delay = 5.428 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { CLK inst4 inst4~clkctrl Reg:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst {} } { 0.000ns 0.000ns 2.188ns 2.340ns 0.900ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.475 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns A7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } { "EXP1.bdf" "" { Schematic "E:/EXP1/EXP1.bdf" { { 200 64 232 216 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.040 ns) + CELL(0.460 ns) 7.475 ns Reg:inst6\|inst 2 REG LCFF_X32_Y8_N23 1 " "Info: 2: + IC(6.040 ns) + CELL(0.460 ns) = 7.475 ns; Loc. = LCFF_X32_Y8_N23; Fanout = 1; REG Node = 'Reg:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { A7 Reg:inst6|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "E:/EXP1/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 19.20 % ) " "Info: Total cell delay = 1.435 ns ( 19.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.040 ns ( 80.80 % ) " "Info: Total interconnect delay = 6.040 ns ( 80.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.475 ns" { A7 Reg:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.475 ns" { A7 {} A7~combout {} Reg:inst6|inst {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { CLK inst4 inst4~clkctrl Reg:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.749 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} Reg:inst6|inst {} } { 0.000ns 0.000ns 2.188ns 2.340ns 0.900ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.475 ns" { A7 Reg:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.475 ns" { A7 {} A7~combout {} Reg:inst6|inst {} } { 0.000ns 0.000ns 6.040ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:34:19 2017 " "Info: Processing ended: Wed Oct 11 18:34:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
