// Seed: 2355033337
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri id_6
);
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input wand id_2,
    input logic id_3,
    input supply1 id_4,
    input tri0 id_5,
    output uwire id_6
    , id_8
);
  assign id_6 = id_5;
  and (id_1, id_8, id_0, id_3, id_4, id_2);
  always_ff @(posedge 1'b0 == id_4) begin
    id_8 <= id_0;
    id_1 = #id_9 id_3;
  end
  module_0(
      id_2, id_5, id_5, id_5, id_4, id_6, id_5
  );
endmodule
