Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,4290
design__instance__area,49580.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.004798470064997673
power__switching__total,0.005940024275332689
power__leakage__total,0.0000010613075573928654
power__total,0.010739555582404137
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2726894898180888
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27594585730813764
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09782208653322748
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.340453341821359
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097822
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,11.340453
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3056287254228534
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.31316802815170397
timing__hold__ws__corner:nom_slow_1p08V_125C,0.58336381820808
timing__setup__ws__corner:nom_slow_1p08V_125C,-0.39768012231105365
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-0.9509104883771303
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-0.39768012231105365
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.583364
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,5
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-0.397680
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,5
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2853415084978138
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29029859893181
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27740932558501263
timing__setup__ws__corner:nom_typ_1p20V_25C,6.990081600284395
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277409
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,6.990082
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2726894898180888
clock__skew__worst_setup,0.27594585730813764
timing__hold__ws,0.09782208653322748
timing__setup__ws,-0.39768012231105365
timing__hold__tns,0.0
timing__setup__tns,-0.9509104883771303
timing__hold__wns,0
timing__setup__wns,-0.39768012231105365
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097822
timing__hold_r2r_vio__count,0
timing__setup_vio__count,5
timing__setup_r2r__ws,-0.397680
timing__setup_r2r_vio__count,5
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4290
design__instance__area__stdcell,49580.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.824836
design__instance__utilization__stdcell,0.824836
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,174
design__instance__area__class:inverter,1003.36
design__instance__count__class:sequential_cell,137
design__instance__area__class:sequential_cell,6462.89
design__instance__count__class:multi_input_combinational_cell,3541
design__instance__area__class:multi_input_combinational_cell,36690.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,373
design__instance__area__class:timing_repair_buffer,4878.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,95097.8
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,13
design__instance__count__hold_buffer,133
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4437
route__net__special,2
route__drc_errors__iter:0,2534
route__wirelength__iter:0,106313
route__drc_errors__iter:1,1254
route__wirelength__iter:1,105470
route__drc_errors__iter:2,1211
route__wirelength__iter:2,105421
route__drc_errors__iter:3,200
route__wirelength__iter:3,104688
route__drc_errors__iter:4,9
route__wirelength__iter:4,104636
route__drc_errors__iter:5,0
route__wirelength__iter:5,104643
route__drc_errors,0
route__wirelength,104643
route__vias,28289
route__vias__singlecut,28289
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,533.185
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,113
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,113
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,113
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,113
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19902
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000980792
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000743815
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000684806
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000743815
design_powergrid__voltage__worst,0.000743815
design_powergrid__voltage__worst__net:VPWR,1.19902
design_powergrid__drop__worst,0.000980792
design_powergrid__drop__worst__net:VPWR,0.000980792
design_powergrid__voltage__worst__net:VGND,0.000743815
design_powergrid__drop__worst__net:VGND,0.000743815
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000069900000000000004989585133952090245657018385827541351318359375
ir__drop__worst,0.000981000000000000101085806392120503005571663379669189453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
