{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818950665}, "instrd": {"type": "logic", "size": 32, "state": 3818954762}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 4}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 3}, "fwdb": {"type": "logic", "size": 3, "state": 3}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 10}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2172748161}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818946568}, "instrd": {"type": "logic", "size": 32, "state": 3818950665}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 8}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 10}, "fm": {"type": "logic", "size": 32, "state": 2172748161}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "imm32d": {"type": "logic", "size": 32, "state": 9}, "imm32e": {"type": "logic", "size": 32, "state": 10}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818942471}, "instrd": {"type": "logic", "size": 32, "state": 3818946568}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 12}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 9}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 9}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 8}, "imm32e": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818938374}, "instrd": {"type": "logic", "size": 32, "state": 3818942471}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 16}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 8}, "ra3e": {"type": "logic", "size": 4, "state": 8}, "ra3m": {"type": "logic", "size": 4, "state": 9}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "fe": {"type": "logic", "size": 32, "state": 8}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 7}, "imm32e": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818934277}, "instrd": {"type": "logic", "size": 32, "state": 3818938374}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 20}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 7}, "ra3e": {"type": "logic", "size": 4, "state": 7}, "ra3m": {"type": "logic", "size": 4, "state": 8}, "ra3w": {"type": "logic", "size": 4, "state": 9}, "fe": {"type": "logic", "size": 32, "state": 7}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 9}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 6}, "imm32e": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818930180}, "instrd": {"type": "logic", "size": 32, "state": 3818934277}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 24}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 7}, "ra3w": {"type": "logic", "size": 4, "state": 8}, "fe": {"type": "logic", "size": 32, "state": 6}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 8}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 5}, "imm32e": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818926083}, "instrd": {"type": "logic", "size": 32, "state": 3818930180}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 28}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 5}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 7}, "fe": {"type": "logic", "size": 32, "state": 5}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 7}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 4}, "imm32e": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818921986}, "instrd": {"type": "logic", "size": 32, "state": 3818926083}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 32}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 4}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 6}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 3}, "imm32e": {"type": "logic", "size": 32, "state": 4}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917889}, "instrd": {"type": "logic", "size": 32, "state": 3818921986}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 36}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 3}, "ra3e": {"type": "logic", "size": 4, "state": 3}, "ra3m": {"type": "logic", "size": 4, "state": 4}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "fe": {"type": "logic", "size": 32, "state": 3}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 5}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 2}, "imm32e": {"type": "logic", "size": 32, "state": 3}, "alub": {"type": "logic", "size": 32, "state": 3}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818967053}, "instrd": {"type": "logic", "size": 32, "state": 3818917889}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 40}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 2}, "ra3e": {"type": "logic", "size": 4, "state": 2}, "ra3m": {"type": "logic", "size": 4, "state": 3}, "ra3w": {"type": "logic", "size": 4, "state": 4}, "fe": {"type": "logic", "size": 32, "state": 2}, "fm": {"type": "logic", "size": 32, "state": 3}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 2}, "alub": {"type": "logic", "size": 32, "state": 2}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850686464}, "instrd": {"type": "logic", "size": 32, "state": 3818967053}, "wd3": {"type": "logic", "size": 32, "state": 3}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 2}, "ra3w": {"type": "logic", "size": 4, "state": 3}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 2}, "fw": {"type": "logic", "size": 32, "state": 3}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 13}, "imm32e": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851735040}, "instrd": {"type": "logic", "size": 32, "state": 3850686464}, "wd3": {"type": "logic", "size": 32, "state": 2}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 2}, "fe": {"type": "logic", "size": 32, "state": 13}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 2}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 13}, "alub": {"type": "logic", "size": 32, "state": 13}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850657792}, "instrd": {"type": "logic", "size": 32, "state": 3851735040}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 52}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 13}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 13}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851702272}, "instrd": {"type": "logic", "size": 32, "state": 3850657792}, "wd3": {"type": "logic", "size": 32, "state": 13}, "pc4d": {"type": "logic", "size": 32, "state": 56}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 13}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 13}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818938374}, "instrd": {"type": "logic", "size": 32, "state": 3851702272}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 60}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796193281}, "instrd": {"type": "logic", "size": 32, "state": 3818938374}, "wd3": {"type": "logic", "size": 32, "state": 13}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "imm32d": {"type": "logic", "size": 32, "state": 6}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767189513}, "instrd": {"type": "logic", "size": 32, "state": 3796193281}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "fe": {"type": "logic", "size": 32, "state": 6}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 5}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 1}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "imm32d": {"type": "logic", "size": 32, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320584}, "instrd": {"type": "logic", "size": 32, "state": 3767189513}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "ra1e": {"type": "logic", "size": 4, "state": 5}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "fe": {"type": "logic", "size": 32, "state": 5}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 4}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 10}, "rd1": {"type": "logic", "size": 32, "state": 6}, "rd2d": {"type": "logic", "size": 32, "state": 9}, "rd2e": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "imm32d": {"type": "logic", "size": 32, "state": 9}, "imm32e": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320583}, "instrd": {"type": "logic", "size": 32, "state": 3767320584}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 76}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "fe": {"type": "logic", "size": 32, "state": 19}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 6}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2d": {"type": "logic", "size": 32, "state": 8}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "imm32d": {"type": "logic", "size": 32, "state": 8}, "imm32e": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320582}, "instrd": {"type": "logic", "size": 32, "state": 3767320583}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 80}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 8}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "fe": {"type": "logic", "size": 32, "state": 27}, "fm": {"type": "logic", "size": 32, "state": 19}, "fw": {"type": "logic", "size": 32, "state": 5}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 19}, "rd2d": {"type": "logic", "size": 32, "state": 7}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "imm32d": {"type": "logic", "size": 32, "state": 7}, "imm32e": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320581}, "instrd": {"type": "logic", "size": 32, "state": 3767320582}, "wd3": {"type": "logic", "size": 32, "state": 19}, "pc4d": {"type": "logic", "size": 32, "state": 84}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 7}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 34}, "fm": {"type": "logic", "size": 32, "state": 27}, "fw": {"type": "logic", "size": 32, "state": 19}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 27}, "rd2d": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 7}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "imm32d": {"type": "logic", "size": 32, "state": 6}, "imm32e": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766796300}, "instrd": {"type": "logic", "size": 32, "state": 3767320581}, "wd3": {"type": "logic", "size": 32, "state": 27}, "pc4d": {"type": "logic", "size": 32, "state": 88}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 40}, "fm": {"type": "logic", "size": 32, "state": 34}, "fw": {"type": "logic", "size": 32, "state": 27}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 19}, "rd1": {"type": "logic", "size": 32, "state": 34}, "rd2d": {"type": "logic", "size": 32, "state": 5}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "imm32d": {"type": "logic", "size": 32, "state": 5}, "imm32e": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766730764}, "instrd": {"type": "logic", "size": 32, "state": 3766796300}, "wd3": {"type": "logic", "size": 32, "state": 34}, "pc4d": {"type": "logic", "size": 32, "state": 92}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 5}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 45}, "fm": {"type": "logic", "size": 32, "state": 40}, "fw": {"type": "logic", "size": 32, "state": 34}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 40}, "rd2d": {"type": "logic", "size": 32, "state": 27}, "rd2e": {"type": "logic", "size": 32, "state": 5}, "rd2": {"type": "logic", "size": 32, "state": 5}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "imm32d": {"type": "logic", "size": 32, "state": 12}, "imm32e": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766665228}, "instrd": {"type": "logic", "size": 32, "state": 3766730764}, "wd3": {"type": "logic", "size": 32, "state": 40}, "pc4d": {"type": "logic", "size": 32, "state": 96}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 49}, "fm": {"type": "logic", "size": 32, "state": 45}, "fw": {"type": "logic", "size": 32, "state": 40}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 34}, "rd2e": {"type": "logic", "size": 32, "state": 34}, "rd2": {"type": "logic", "size": 32, "state": 45}, "rd2m": {"type": "logic", "size": 32, "state": 5}, "imm32d": {"type": "logic", "size": 32, "state": 12}, "imm32e": {"type": "logic", "size": 32, "state": 12}, "alub": {"type": "logic", "size": 32, "state": 45}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766599692}, "instrd": {"type": "logic", "size": 32, "state": 3766665228}, "wd3": {"type": "logic", "size": 32, "state": 45}, "pc4d": {"type": "logic", "size": 32, "state": 100}, "ra1e": {"type": "logic", "size": 4, "state": 3}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 52}, "fm": {"type": "logic", "size": 32, "state": 49}, "fw": {"type": "logic", "size": 32, "state": 45}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 3}, "rd2d": {"type": "logic", "size": 32, "state": 40}, "rd2e": {"type": "logic", "size": 32, "state": 40}, "rd2": {"type": "logic", "size": 32, "state": 49}, "rd2m": {"type": "logic", "size": 32, "state": 45}, "imm32d": {"type": "logic", "size": 32, "state": 12}, "imm32e": {"type": "logic", "size": 32, "state": 12}, "alub": {"type": "logic", "size": 32, "state": 49}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818913792}, "instrd": {"type": "logic", "size": 32, "state": 3766599692}, "wd3": {"type": "logic", "size": 32, "state": 49}, "pc4d": {"type": "logic", "size": 32, "state": 104}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 54}, "fm": {"type": "logic", "size": 32, "state": 52}, "fw": {"type": "logic", "size": 32, "state": 49}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 2}, "rd2d": {"type": "logic", "size": 32, "state": 45}, "rd2e": {"type": "logic", "size": 32, "state": 45}, "rd2": {"type": "logic", "size": 32, "state": 52}, "rd2m": {"type": "logic", "size": 32, "state": 49}, "imm32d": {"type": "logic", "size": 32, "state": 12}, "imm32e": {"type": "logic", "size": 32, "state": 12}, "alub": {"type": "logic", "size": 32, "state": 52}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917889}, "instrd": {"type": "logic", "size": 32, "state": 3818913792}, "wd3": {"type": "logic", "size": 32, "state": 52}, "pc4d": {"type": "logic", "size": 32, "state": 108}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 55}, "fm": {"type": "logic", "size": 32, "state": 54}, "fw": {"type": "logic", "size": 32, "state": 52}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2d": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 49}, "rd2": {"type": "logic", "size": 32, "state": 54}, "rd2m": {"type": "logic", "size": 32, "state": 52}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 12}, "alub": {"type": "logic", "size": 32, "state": 54}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818921988}, "instrd": {"type": "logic", "size": 32, "state": 3818917889}, "wd3": {"type": "logic", "size": 32, "state": 54}, "pc4d": {"type": "logic", "size": 32, "state": 112}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 54}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2d": {"type": "logic", "size": 32, "state": 1}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 54}, "imm32d": {"type": "logic", "size": 32, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3795845152}, "instrd": {"type": "logic", "size": 32, "state": 3818921988}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 116}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 2}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 1}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "imm32d": {"type": "logic", "size": 32, "state": 4}, "imm32e": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3758931968}, "instrd": {"type": "logic", "size": 32, "state": 3795845152}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 120}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 2}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 2172748161}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 4}, "rd2": {"type": "logic", "size": 32, "state": 4}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "imm32d": {"type": "logic", "size": 32, "state": 32}, "imm32e": {"type": "logic", "size": 32, "state": 4}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 6}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850551296}, "instrd": {"type": "logic", "size": 32, "state": 3758931968}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 124}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 2}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 55}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 4}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 32}, "alub": {"type": "logic", "size": 32, "state": 32}, "aluse": {"type": "logic", "size": 4, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3850551296}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 128}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 2}, "fe": {"type": "logic", "size": 32, "state": 32}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2d": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 132}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 32}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "rd2": {"type": "logic", "size": 32, "state": 32}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 136}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 32}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 32}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 140}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 144}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 148}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "fe": {"type": "logic", "size": 32, "state": 4}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd1d": {"type": "logic", "size": 32, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2d": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "imm32d": {"type": "logic", "size": 32, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}}]}