<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › ns87303.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ns87303.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* ns87303.h: Configuration Register Description for the</span>
<span class="cm"> *            National Semiconductor PC87303 (SuperIO).</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997  Eddie C. Dost  (ecd@skynet.be)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SPARC_NS87303_H</span>
<span class="cp">#define _SPARC_NS87303_H 1</span>

<span class="cm">/*</span>
<span class="cm"> * Control Register Index Values</span>
<span class="cm"> */</span>
<span class="cp">#define FER	0x00</span>
<span class="cp">#define FAR	0x01</span>
<span class="cp">#define PTR	0x02</span>
<span class="cp">#define FCR	0x03</span>
<span class="cp">#define PCR	0x04</span>
<span class="cp">#define KRR	0x05</span>
<span class="cp">#define PMC	0x06</span>
<span class="cp">#define TUP	0x07</span>
<span class="cp">#define SID	0x08</span>
<span class="cp">#define ASC	0x09</span>
<span class="cp">#define CS0CF0	0x0a</span>
<span class="cp">#define CS0CF1	0x0b</span>
<span class="cp">#define CS1CF0	0x0c</span>
<span class="cp">#define CS1CF1	0x0d</span>

<span class="cm">/* Function Enable Register (FER) bits */</span>
<span class="cp">#define FER_EDM		0x10	</span><span class="cm">/* Encoded Drive and Motor pin information   */</span><span class="cp"></span>

<span class="cm">/* Function Address Register (FAR) bits */</span>
<span class="cp">#define FAR_LPT_MASK	0x03</span>
<span class="cp">#define FAR_LPTB	0x00</span>
<span class="cp">#define FAR_LPTA	0x01</span>
<span class="cp">#define FAR_LPTC	0x02</span>

<span class="cm">/* Power and Test Register (PTR) bits */</span>
<span class="cp">#define PTR_LPTB_IRQ7	0x08</span>
<span class="cp">#define PTR_LEVEL_IRQ	0x80	</span><span class="cm">/* When not ECP/EPP: Use level IRQ           */</span><span class="cp"></span>
<span class="cp">#define PTR_LPT_REG_DIR	0x80	</span><span class="cm">/* When ECP/EPP: LPT CTR controls direction */</span><span class="cp"></span>
				<span class="cm">/*               of the parallel port	     */</span>

<span class="cm">/* Function Control Register (FCR) bits */</span>
<span class="cp">#define FCR_LDE		0x10	</span><span class="cm">/* Logical Drive Exchange                    */</span><span class="cp"></span>
<span class="cp">#define FCR_ZWS_ENA	0x20	</span><span class="cm">/* Enable short host read/write in ECP/EPP   */</span><span class="cp"></span>

<span class="cm">/* Printer Control Register (PCR) bits */</span>
<span class="cp">#define PCR_EPP_ENABLE	0x01</span>
<span class="cp">#define PCR_EPP_IEEE	0x02	</span><span class="cm">/* Enable EPP Version 1.9 (IEEE 1284)        */</span><span class="cp"></span>
<span class="cp">#define PCR_ECP_ENABLE	0x04</span>
<span class="cp">#define PCR_ECP_CLK_ENA	0x08	</span><span class="cm">/* If 0 ECP Clock is stopped on Power down   */</span><span class="cp"></span>
<span class="cp">#define PCR_IRQ_POLAR	0x20	</span><span class="cm">/* If 0 IRQ is level high or negative pulse, */</span><span class="cp"></span>
				<span class="cm">/* if 1 polarity is inverted                 */</span>
<span class="cp">#define PCR_IRQ_ODRAIN	0x40	</span><span class="cm">/* If 1, IRQ is open drain                   */</span><span class="cp"></span>

<span class="cm">/* Tape UARTs and Parallel Port Config Register (TUP) bits */</span>
<span class="cp">#define TUP_EPP_TIMO	0x02	</span><span class="cm">/* Enable EPP timeout IRQ                    */</span><span class="cp"></span>

<span class="cm">/* Advanced SuperIO Config Register (ASC) bits */</span>
<span class="cp">#define ASC_LPT_IRQ7	0x01	</span><span class="cm">/* Always use IRQ7 for LPT                  */</span><span class="cp"></span>
<span class="cp">#define ASC_DRV2_SEL	0x02	</span><span class="cm">/* Logical Drive Exchange controlled by TDR  */</span><span class="cp"></span>

<span class="cp">#define FER_RESERVED	0x00</span>
<span class="cp">#define FAR_RESERVED	0x00</span>
<span class="cp">#define PTR_RESERVED	0x73</span>
<span class="cp">#define FCR_RESERVED	0xc4</span>
<span class="cp">#define PCR_RESERVED	0x10</span>
<span class="cp">#define KRR_RESERVED	0x00</span>
<span class="cp">#define PMC_RESERVED	0x98</span>
<span class="cp">#define TUP_RESERVED	0xfb</span>
<span class="cp">#define SIP_RESERVED	0x00</span>
<span class="cp">#define ASC_RESERVED	0x18</span>
<span class="cp">#define CS0CF0_RESERVED	0x00</span>
<span class="cp">#define CS0CF1_RESERVED	0x08</span>
<span class="cp">#define CS1CF0_RESERVED	0x00</span>
<span class="cp">#define CS1CF1_RESERVED	0x08</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">ns87303_lock</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ns87303_modify</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">clr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reserved</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">FER_RESERVED</span><span class="p">,</span> <span class="n">FAR_RESERVED</span><span class="p">,</span> <span class="n">PTR_RESERVED</span><span class="p">,</span> <span class="n">FCR_RESERVED</span><span class="p">,</span>
		<span class="n">PCR_RESERVED</span><span class="p">,</span> <span class="n">KRR_RESERVED</span><span class="p">,</span> <span class="n">PMC_RESERVED</span><span class="p">,</span> <span class="n">TUP_RESERVED</span><span class="p">,</span>
		<span class="n">SIP_RESERVED</span><span class="p">,</span> <span class="n">ASC_RESERVED</span><span class="p">,</span> <span class="n">CS0CF0_RESERVED</span><span class="p">,</span> <span class="n">CS0CF1_RESERVED</span><span class="p">,</span>
		<span class="n">CS1CF0_RESERVED</span><span class="p">,</span> <span class="n">CS1CF1_RESERVED</span>
	<span class="p">};</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;</span> <span class="mh">0x0d</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ns87303_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">outb</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">port</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">reserved</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">|</span> <span class="n">clr</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">port</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ns87303_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC_NS87303_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
