// Seed: 1038448419
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri0 id_2,
    output tri  id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input wire id_9,
    output uwire id_10,
    input wand id_11,
    input wire id_12,
    input wire id_13,
    input uwire id_14,
    input tri1 id_15,
    output wire id_16,
    output supply1 id_17,
    output tri id_18,
    input supply1 id_19
);
  assign id_16 = id_15;
  xor (id_4, id_1, id_3, id_11, id_8, id_19, id_13, id_5, id_14, id_15, id_9, id_12, id_7, id_2);
  module_0(
      id_0, id_18, id_4, id_4, id_4
  );
endmodule
