/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	I_CLK_AOC_NOC = FIXED_RATE_TYPE,
	I_CLK_AOC_TRACE,
	OSCCLK_APM,
	PLL_ALV_DIV2_APM,
	PLL_ALV_DIV16_APM,
	PAD_CLK_APM,
	PLL_ALV_DIV4_APM,
	PLL_ALV_DIV8_APM,
	OSCCLK_AUR,
	OSCCLK_BW,
	OSCCLK_CMU,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL2,
	OSCCLK_DPUB,
	OSCCLK_DPUF0,
	OSCCLK_DPUF1,
	OSCCLK_EH,
	OSCCLK_G2D,
	OSCCLK_G3D,
	OSCCLK_GDC,
	CMU_GSACORE_REFCLK,
	OSCCLK_GSACORE,
	OSCCLK_GSA,
	PAD_CLK_GSA,
	PLL_ALV_DIV2,
	PLL_ALV,
	OSCCLK_GSACTRL,
	PLL_ALV_DIV16,
	PLL_ALV_DIV4,
	OSCCLK_GSE,
	OSCCLK_HSI0,
	RTCCLK_HSI0,
	USB20PHY_PHY_CLOCK,
	TCXO_HSI1_HSI0,
	I_CLK_HSI0_ALT,
	OSCCLK_HSI1,
	I_CLK_HSI1_ALT,
	OSCCLK_HSI2,
	OSCCLK_ISPFE,
	OSCCLK_MCSC,
	OSCCLK_MFC,
	OSCCLK_MIF,
	OSCCLK_FRC_MIF,
	OSCCLK_MISC,
	OSCCLK_NOCL0,
	OSCCLK_FRC_NOCL0,
	OSCCLK_NOCL1A,
	OSCCLK_NOCL1B,
	OSCCLK_FRC_NOCL1B,
	OSCCLK_NOCL2AA,
	OSCCLK_FRC_NOCL2AA,
	OSCCLK_NOCL2AB,
	OSCCLK_FRC_NOCL2AB,
	OSCCLK_PERIC0,
	OSCCLK_PERIC1,
	OSCCLK_RGBP,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_TNR,
	OSCCLK_TPU,
	OSCCLK_YUVP,
	PLL_SHARED0_D2,
	PLL_SHARED0_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D2,
	PLL_SHARED1_D3,
	PLL_SHARED1_D4,
	PLL_SHARED2_D2,
	PLL_SHARED3_D2,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_OTP = FIXED_FACTOR_TYPE,
	CLKCMU_HSI0_USBDPDBG,
	DIV_CLK_MIF_NOCD,
	CLK_MIF_NOCD_S2D,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	/* Some PLL outputs(D1/D2/D3/D4) was not generated properly, so added by hand */
	PLL_AUR = PLL_TYPE,
	PLL_SHARED0_D1,
	PLL_SHARED1_D1,
	PLL_SHARED2_D1,
	PLL_SHARED3_D1,
	PLL_LF_MIF,
	PLL_SPARE_D1,
	PLL_DSU,
	PLL_CPUCL0,
	PLL_BCI,
	PLL_CPUCL1,
	PLL_CPUCL2,
	PLL_G3D,
	PLL_G3D_L2,
	PLL_GSA,
	PLL_USB,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
	PLL_NOCL0,
	PLL_MIF_S2D,
	PLL_TPU,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLKCMU_APM_FUNC = MUX_TYPE,
	MUX_CLKCMU_APM_FUNCSRC,
	MUX_CLK_AUR_AUR,
	MUX_CLKCMU_MFC_MFC,
	MUX_CLKCMU_HSI0_USB32DRD,
	MUX_CLKCMU_G2D_G2D,
	MUX_CLKCMU_ISPFE_NOC,
	MUX_CLKCMU_CPUCL0_DSU_SWITCH,
	MUX_CLKCMU_NOCL0_NOC,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_RGBP_RGBP,
	MUX_CLKCMU_MCSC_NOC,
	MUX_CLKCMU_G2D_JPEG,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_HSI1_NOC,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CLKCMU_CIS_CLK2,
	MUX_CLKCMU_CIS_CLK3,
	MUX_CLKCMU_BW_NOC,
	MUX_CLKCMU_HSI2_UFS_EMBD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_PERIC0_NOC,
	MUX_CLKCMU_PERIC1_NOC,
	MUX_CLKCMU_MISC_NOC,
	MUX_CLKCMU_HSI0_DPGTC,
	MUX_CLKCMU_HSI2_PCIE,
	MUX_CLKCMU_HSI2_NOC,
	MUX_CLKCMU_MIF_NOCP,
	MUX_CLKCMU_PERIC0_IP,
	MUX_CLKCMU_PERIC1_IP,
	MUX_CLKCMU_TPU_NOC,
	MUX_CLKCMU_HSI0_USBDPDBG,
	MUX_CLKCMU_DPUF0_NOC,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_HSI1_PCIE,
	MUX_CLKCMU_HSI0_NOC,
	MUX_CLKCMU_TOP_CMUREF,
	MUX_CLKCMU_GSE_NOC,
	MUX_CLKCMU_CIS_CLK4,
	MUX_CLKCMU_CMU_BOOST,
	MUX_CLKCMU_TNR_MERGE,
	MUX_CLKCMU_NOCL2AA_NOC,
	MUX_CLKCMU_NOCL1A_NOC,
	MUX_CLKCMU_NOCL1B_NOC,
	MUX_CLKCMU_CIS_CLK5,
	MUX_CLKCMU_CIS_CLK6,
	MUX_CLKCMU_YUVP_NOC,
	MUX_CLKCMU_GDC_GDC0,
	MUX_CLKCMU_GDC_GDC1,
	MUX_CLKCMU_TPU_TPU,
	MUX_CLKCMU_HSI2_MMC_CARD,
	MUX_CLKCMU_CIS_CLK7,
	MUX_CLKCMU_G3D_GLB,
	MUX_CLKCMU_CPUCL2_SWITCH,
	MUX_CLKCMU_GDC_LME,
	MUX_CLKCMU_MISC_SC,
	MUX_CLKCMU_DPUB_NOC,
	MUX_CLKCMU_EH_NOC,
	MUX_CLKCMU_CMU_BOOST_OPTION1,
	MUX_CLKCMU_TOP_BOOST_OPTION1,
	MUX_CLKCMU_TPU_TPUCTL,
	MUX_CLKCMU_G3D_SWITCH,
	MUX_CLKCMU_G3D_NOCD,
	MUX_CLKCMU_AUR_AUR,
	MUX_CLKCMU_AUR_NOC,
	MUX_CLKCMU_AUR_AURCTL,
	MUX_CLKCMU_DPUF1_NOC,
	MUX_CLKCMU_DPUB_DSIM,
	MUX_CLKCMU_RGBP_MCFP,
	MUX_CLKCMU_NOCL2AB_NOC,
	MUX_CLKCMU_CPUCL0_CPU_SWITCH,
	MUX_CLKCMU_CPUCL0_BCI_SWITCH,
	MUX_CLKCMU_HSI0_PERI,
	MUX_CLKCMU_TNR_ALIGN,
	MUX_CLKCMU_G3D_TRACE,
	MUX_CLKCMU_HSI0_DPOSC,
	MUX_CLK_CPUCL0_DSU,
	MUX_CPUCL0_CMUREF,
	MUX_CLK_CPUCL0_CPU,
	MUX_CLK_CPUCL0_BCI,
	CLK_CPUCL0_BCI_SHORTSTOP_SYNC,
	MUX_CPUCL1_CMUREF,
	MUX_CLK_CPUCL1_CPU,
	MUX_CLK_CPUCL2_CPU,
	MUX_CPUCL2_CMUREF,
	MUX_CLK_G3D_STACKS,
	MUX_CLK_G3D_L2_GLB,
	MUX_CLK_G3D_TOP,
	MUX_CLK_GSACORE_CPU_HCH,
	MUX_CLKCMU_GSA_FUNC,
	MUX_CLKCMU_GSA_FUNCSRC,
	MUX_CLK_GSACTRL_SC,
	MUX_CLK_GSACTRL_NOC,
	MUX_CLK_HSI0_USB32DRD,
	MUX_CLK_HSI0_NOC,
	MUX_CLK_HSI0_USB20_REF,
	MUX_CLK_HSI0_USI0,
	MUX_CLK_HSI0_USI1,
	MUX_CLK_HSI0_USI2,
	MUX_CLK_HSI0_I3C,
	MUX_CLK_HSI0_USI3,
	MUX_CLK_HSI0_RTCCLK,
	MUX_CLK_HSI0_USI4,
	MUX_CLK_HSI1_NOC,
	MUX_MIF_CMUREF,
	MUX_NOCL0_CMUREF,
	MUX_CLK_NOCL0_NOC,
	MUX_CLK_NOCL0_NOC_OPTION1,
	MUX_NOCL1A_CMUREF,
	MUX_NOCL1B_CMUREF,
	MUX_CLK_NOCL1B_NOC_OPTION1,
	MUX_NOCL2AA_CMUREF,
	MUX_NOCL2AB_CMUREF,
	MUX_CLK_S2D_CORE,
	MUX_CLK_TPU_TPU,
	MUX_CLK_TPU_TPUCTL,
	AOC_CMU_AOC_CLKOUT0,
	APM_CMU_APM_CLKOUT0,
	AUR_CMU_AUR_CLKOUT0,
	BW_CMU_BW_CLKOUT0,
	CMU_CMU_TOP_CLKOUT0,
	CPUCL0_CMU_CPUCL0_CLKOUT0,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0,
	CPUCL1_CMU_CPUCL1_CLKOUT0,
	CPUCL2_CMU_CPUCL2_CLKOUT0,
	DPUB_CMU_DPUB_CLKOUT0,
	DPUF0_CMU_DPUF0_CLKOUT0,
	DPUF1_CMU_DPUF1_CLKOUT0,
	EH_CMU_EH_CLKOUT0,
	G2D_CMU_G2D_CLKOUT0,
	G3D_CMU_G3D_CLKOUT0,
	G3D_EMBEDDED_CMU_G3D_CLKOUT0,
	GDC_CMU_GDC_CLKOUT0,
	GSE_CMU_GSE_CLKOUT0,
	HSI0_CMU_HSI0_CLKOUT0,
	HSI1_CMU_HSI1_CLKOUT0,
	HSI2_CMU_HSI2_CLKOUT0,
	ISPFE_CMU_ISPFE_CLKOUT0,
	MCSC_CMU_MCSC_CLKOUT0,
	MFC_CMU_MFC_CLKOUT0,
	MIF_CMU_MIF_CLKOUT0,
	MISC_CMU_MISC_CLKOUT0,
	NOCL0_CMU_NOCL0_CLKOUT0,
	NOCL1A_CMU_NOCL1A_CLKOUT0,
	NOCL1B_CMU_NOCL1B_CLKOUT0,
	NOCL2AA_CMU_NOCL2AA_CLKOUT0,
	NOCL2AB_CMU_NOCL2AB_CLKOUT0,
	PERIC0_CMU_PERIC0_CLKOUT0,
	PERIC1_CMU_PERIC1_CLKOUT0,
	RGBP_CMU_RGBP_CLKOUT0,
	TNR_CMU_TNR_CLKOUT0,
	TPU_CMU_TPU_CLKOUT0,
	YUVP_CMU_YUVP_CLKOUT0,
	MUX_CLKCMU_AUR_SWITCH_USER = ((MASK_OF_ID & YUVP_CMU_YUVP_CLKOUT0) | USER_MUX_TYPE) + 1,
	MUX_CLKCMU_AUR_AURCTL_USER,
	MUX_CLKCMU_AUR_NOC_USER,
	MUX_CLKCMU_BW_NOC_USER,
	MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
	MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_CPUCL2_SWITCH_USER,
	MUX_CLKCMU_DPUB_NOC_USER,
	MUX_CLKCMU_DPUB_DSIM_USER,
	MUX_CLKCMU_DPUF0_NOC_USER,
	MUX_CLKCMU_DPUF1_NOC_USER,
	MUX_CLKCMU_EH_NOC_USER,
	MUX_CLKCMU_G2D_G2D_USER,
	MUX_CLKCMU_G2D_JPEG_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
	MUX_CLK_G3DCORE_STACKS_USER,
	MUX_CLKCMU_G3D_GLB_USER,
	MUX_CLK_G3DCORE_COREGROUP_USER,
	MUX_CLKCMU_G3D_NOCD_USER,
	MUX_CLK_G3DCORE_TOP_USER,
	MUX_CLK_G3DCORE_TRACE_USER,
	MUX_CLKCMU_GDC_GDC0_USER,
	MUX_CLKCMU_GDC_LME_USER,
	MUX_CLKCMU_GDC_GDC1_USER,
	MUX_CLKCMU_GSE_NOC_USER,
	MUX_CLKCMU_HSI0_NOC_USER,
	MUX_CLKCMU_HSI0_USB32DRD_USER,
	MUX_CLKCMU_HSI0_DPGTC_USER,
	MUX_CLKCMU_HSI0_USPDPDBG_USER,
	MUX_CLKCMU_HSI0_ALT_USER,
	MUX_CLKCMU_HSI0_USB20_USER,
	MUX_CLKCMU_HSI0_TCXO_USER,
	MUX_CLKCMU_HSI0_PERI_USER,
	MUX_CLKCMU_HSI0_DPOSC_USER,
	MUX_CLKCMU_HSI1_NOC_USER,
	MUX_CLKCMU_HSI1_PCIE_USER,
	MUX_CLKCMU_HSI1_ALT_USER,
	MUX_CLKCMU_HSI2_NOC_USER,
	MUX_CLKCMU_HSI2_PCIE_USER,
	MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	MUX_CLKCMU_HSI2_MMC_CARD_USER,
	MUX_CLKCMU_ISPFE_NOC_USER,
	MUX_CLKCMU_MCSC_NOC_USER,
	MUX_CLKCMU_MFC_MFC_USER,
	MUX_CLKCMU_MIF_NOCP_USER,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLKCMU_MISC_NOC_USER,
	MUX_CLKCMU_MISC_SC_USER,
	MUX_CLKCMU_NOCL0_NOC_USER,
	MUX_CLKCMU_NOCL1A_NOC_USER,
	MUX_CLKCMU_NOCL1B_NOC_USER,
	MUX_CLKCMU_NOCL2AA_NOC_USER,
	MUX_CLKCMU_NOCL2AB_NOC_USER,
	MUX_CLKCMU_PERIC0_NOC_USER,
	MUX_CLKCMU_PERIC0_USI6_USI_USER,
	MUX_CLKCMU_PERIC0_USI3_USI_USER,
	MUX_CLKCMU_PERIC0_USI4_USI_USER,
	MUX_CLKCMU_PERIC0_USI5_USI_USER,
	MUX_CLKCMU_PERIC0_USI14_USI_USER,
	MUX_CLKCMU_PERIC0_I3C_USER,
	MUX_CLKCMU_PERIC0_USI1_USI_USER,
	MUX_CLKCMU_PERIC0_USI0_UART_USER,
	MUX_CLKCMU_PERIC0_USI2_USI_USER,
	MUX_CLKCMU_PERIC1_NOC_USER,
	MUX_CLKCMU_PERIC1_USI11_USI_USER,
	MUX_CLKCMU_PERIC1_USI12_USI_USER,
	MUX_CLKCMU_PERIC1_USI0_USI_USER,
	MUX_CLKCMU_PERIC1_I3C_USER,
	MUX_CLKCMU_PERIC1_USI9_USI_USER,
	MUX_CLKCMU_PERIC1_USI10_USI_USER,
	MUX_CLKCMU_PERIC1_USI13_USI_USER,
	MUX_CLKCMU_PERIC1_USI15_USI_USER,
	MUX_CLKCMU_RGBP_RGBP_USER,
	MUX_CLKCMU_RGBP_MCFP_USER,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLKCMU_TNR_MERGE_USER,
	MUX_CLKCMU_TNR_ALIGN_USER,
	MUX_CLKCMU_TPU_NOC_USER,
	MUX_CLKCMU_TPU_TPU_USER,
	MUX_CLKCMU_TPU_TPUCTL_USER,
	MUX_CLKCMU_YUVP_NOC_USER,
	MUX_CLK_TPU_TPU_LPM = ((MASK_OF_ID & MUX_CLKCMU_YUVP_NOC_USER) | CONST_MUX_TYPE) + 1,
	MUX_CLK_TPU_TPUCTRL_LPM,
	MUX_CLK_TPU_NOC_LPM,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_AOC_NOC_LH = DIV_TYPE,
	DIV_CLK_AOC_TRACE_LH,
	DIV_CLK_APM_BOOST,
	DIV_CLK_APM_USI0_USI,
	DIV_CLK_APM_USI0_UART,
	DIV_CLK_APM_USI1_UART,
	DIV_CLK_APM_I3C_PMIC,
	DIV_CLK_APM_NOC_LH,
	DIV_CLK_APM_NOC,
	DIV_CLK_AUR_NOCP,
	CLK_AUR_ADD_CH_CLK,
	DIV_CLK_AUR_AURCTL_LH,
	DIV_CLK_AUR_NOCP_LH,
	DIV_CLK_BW_NOCP,
	CLKCMU_G3D_SWITCH,
	CLKCMU_PERIC0_NOC,
	CLKCMU_MISC_NOC,
	CLKCMU_HSI1_NOC,
	CLKCMU_DPUF0_NOC,
	CLKCMU_MFC_MFC,
	CLKCMU_G2D_G2D,
	CLKCMU_HSI0_USB32DRD,
	CLKCMU_ISPFE_NOC,
	CLKCMU_PERIC1_NOC,
	CLKCMU_CPUCL0_DSU_SWITCH,
	CLKCMU_NOCL0_NOC,
	CLKCMU_RGBP_RGBP,
	CLKCMU_MCSC_NOC,
	CLKCMU_G2D_JPEG,
	CLKCMU_HSI2_PCIE,
	CLKCMU_CPUCL0_DBG,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	CLKCMU_CIS_CLK2,
	CLKCMU_CIS_CLK3,
	CLKCMU_BW_NOC,
	CLKCMU_HSI2_UFS_EMBD,
	CLKCMU_HSI0_DPGTC,
	DIV_CLK_CMU_CMUREF,
	CLKCMU_MIF_NOCP,
	CLKCMU_PERIC0_IP,
	CLKCMU_PERIC1_IP,
	CLKCMU_TPU_NOC,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_HSI1_PCIE,
	CLKCMU_HSI0_NOC,
	CLKCMU_GSE_NOC,
	CLKCMU_CIS_CLK4,
	DIV_CLKCMU_CMU_BOOST,
	CLKCMU_TNR_MERGE,
	CLKCMU_NOCL2AA_NOC,
	CLKCMU_NOCL1A_NOC,
	CLKCMU_NOCL1B_NOC,
	CLKCMU_CIS_CLK5,
	CLKCMU_CIS_CLK6,
	CLKCMU_CIS_CLK7,
	CLKCMU_YUVP_NOC,
	CLKCMU_GDC_GDC0,
	CLKCMU_GDC_GDC1,
	CLKCMU_TPU_TPU,
	CLKCMU_HSI2_NOC,
	CLKCMU_HSI2_MMC_CARD,
	CLKCMU_G3D_GLB,
	CLKCMU_CPUCL2_SWITCH,
	CLKCMU_GDC_LME,
	CLKCMU_MISC_SC,
	CLKCMU_DPUB_NOC,
	CLKCMU_EH_NOC,
	CLKCMU_TPU_TPUCTL,
	PLL_SHARED0_DIV5,
	CLKCMU_G3D_NOCD,
	CLKCMU_AUR_AUR,
	CLKCMU_AUR_NOC,
	CLKCMU_AUR_AURCTL,
	CLKCMU_DPUF1_NOC,
	CLKCMU_DPUB_DSIM,
	CLKCMU_RGBP_MCFP,
	CLKCMU_NOCL2AB_NOC,
	CLKCMU_CPUCL0_CPU_SWITCH,
	CLKCMU_CPUCL0_BCI_SWITCH,
	CLKCMU_HSI0_PERI,
	CLKCMU_TNR_ALIGN,
	CLKCMU_G3D_TRACE,
	CLKCMU_HSI0_DPOSC,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_GICCLK,
	DIV_CLK_CLUSTER0_PCLKDBG,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL0_DBG_NOC,
	DIV_CLK_CPUCL0_DBG_ATCLK_LH,
	DIV_CLK_CPUCL0_DBG_NOC_LH,
	DIV_CLK_CLUSTER0_GICCLK_LH,
	DIV_CLK_CPUCL0_PCLK_LH,
	DIV_CLK_CLUSTER0_PPUCLK,
	DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH,
	DIV_CLK_CPUCL0_ADD_CH_CLK,
	DIV_CLK_CLUSTER0_ACLK_MAIN,
	DIV_CLK_CLUSTER0_ACLK_NON_MAIN,
	DIV_CLK_CLUSTER0_ACLK_DBG,
	DIV_CLK_CPUCL1_CMUREF,
	DIV_CLK_CPUCL2_CMUREF,
	DIV_CLK_DPUB_NOCP,
	DIV_CLK_DPUF0_NOCP,
	DIV_CLK_DPUF1_NOCP,
	DIV_CLK_EH_NOCP,
	DIV_CLK_EH_NOCP_LH,
	DIV_CLK_G2D_NOCP,
	DIV_CLK_G3D_NOCP,
	CLK_G3D_ADD_CH_CLK,
	DIV_CLK_G3D_TOP,
	DIV_CLK_G3D_NOCP_LH,
	DIV_CLK_GDC_NOCP,
	DIV_CLK_GSACORE_NOCP,
	DIV_CLK_GSACORE_NOCD,
	DIV_CLK_GSACORE_SPI_FPS,
	DIV_CLK_GSACORE_SPI_GSC,
	DIV_CLK_GSACORE_UART,
	DIV_CLK_GSACORE_NOC,
	DIV_CLK_GSACORE_CPU_LH,
	DIV_CLK_GSACORE_SC,
	DIV_CLK_GSACTRL_NOCP,
	DIV_CLK_GSACTRL_NOCD,
	DIV_CLK_GSACTRL_NOCP_LH,
	DIV_CLK_GSE_NOCP,
	DIV_CLK_HSI0_USB32DRD,
	DIV_CLK_HSI0_USB,
	DIV_CLK_HSI0_NOC_LH,
	DIV_CLK_HSI0_I3C,
	DIV_CLK_HSI0_USI2,
	DIV_CLK_HSI0_USI0,
	DIV_CLK_HSI0_USI1,
	DIV_CLK_HSI0_USI3,
	DIV_CLK_HSI0_EUSB,
	DIV_CLK_HSI0_USI4,
	DIV_CLK_HSI1_NOCP,
	DIV_CLK_HSI1_NOC_LH,
	CLK_HSI1_ALT,
	DIV_CLK_HSI2_NOCP,
	DIV_CLK_HSI2_NOC_LH,
	DIV_CLK_ISPFE_NOCP,
	DIV_CLK_ISPFE_DCPHY,
	DIV_CLK_MCSC_NOCP,
	DIV_CLK_MFC_NOCP,
	DIV_CLK_MIF_NOCP_LH,
	DIV_CLK_MISC_NOCP,
	DIV_CLK_MISC_GIC,
	DIV_CLK_MISC_GIC_LH,
	DIV_CLK_MISC_NOCP_LH,
	DIV_CLK_NOCL0_NOCP,
	DIV_CLK_SLC_DCLK,
	DIV_CLK_SLC1_DCLK,
	DIV_CLK_SLC2_DCLK,
	DIV_CLK_SLC3_DCLK,
	DIV_CLK_NOCL0_NOCD_LH,
	DIV_CLK_NOCL0_NOCP_LH,
	DIV_CLK_NOCL1A_NOCP,
	DIV_CLK_NOCL1A_NOCD_LH,
	DIV_CLK_NOCL1A_NOCP_LH,
	DIV_CLK_NOCL1B_NOCP,
	DIV_CLK_NOCL1B_NOCD_LH,
	DIV_CLK_NOCL1B_NOCP_LH,
	DIV_CLK_NOCL2AA_NOCP,
	DIV_CLK_NOCL2AA_NOCD_LH,
	DIV_CLK_NOCL2AA_NOCP_LH,
	DIV_CLK_NOCL2AB_NOCP_LH,
	DIV_CLK_NOCL2AB_NOCD_LH,
	DIV_CLK_NOCL2AB_NOCP,
	DIV_CLK_PERIC0_USI6_USI,
	DIV_CLK_PERIC0_USI3_USI,
	DIV_CLK_PERIC0_USI4_USI,
	DIV_CLK_PERIC0_USI5_USI,
	DIV_CLK_PERIC0_USI14_USI,
	DIV_CLK_PERIC0_I3C,
	DIV_CLK_PERIC0_USI1_USI,
	DIV_CLK_PERIC0_USI0_UART,
	DIV_CLK_PERIC0_USI2_USI,
	DIV_CLK_PERIC0_NOCP_LH,
	DIV_CLK_PERIC1_USI11_USI,
	DIV_CLK_PERIC1_I3C,
	DIV_CLK_PERIC1_USI12_USI,
	DIV_CLK_PERIC1_USI0_USI,
	DIV_CLK_PERIC1_USI9_USI,
	DIV_CLK_PERIC1_USI10_USI,
	DIV_CLK_PERIC1_USI13_USI,
	DIV_CLK_PERIC1_NOCP_LH,
	DIV_CLK_PERIC1_USI15_USI,
	DIV_CLK_RGBP_NOCP,
	DIV_CLK_S2D_CORE_LH,
	DIV_CLK_TNR_NOCP,
	DIV_CLK_TPU_NOCP,
	DIV_CLK_TPU_TPUCTL_DBG,
	DIV_CLK_TPU_NOCP_LH,
	CLK_TPU_ADD_CH_CLK,
	DIV_CLK_YUVP_NOCP,
	DIV_CLK_AUR_AUR = ((MASK_OF_ID & DIV_CLK_YUVP_NOCP) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL0_DSU,
	DIV_CLK_CPUCL0_CPU,
	DIV_CLK_CPUCL0_BCI,
	DIV_CLK_CPUCL1_CPU,
	DIV_CLK_CPUCL2_CPU,
	DIV_CLK_G3D_STACKS,
	DIV_CLK_G3D_L2_GLB,
	DIV_CLK_TPU_TPU,
	DIV_CLK_TPU_TPUCTL,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK = GATE_TYPE,
	GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK,
	GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK,
	GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK,
	GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK,
	CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK,
	CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK,
	GATE_CLKCMU_APM_FUNC,
	GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK,
	CLK_NOCL1B_BOOST_OPTION1,
	CLK_NOCL0_BOOST_OPTION1,
	CLK_CMU_BOOST_OPTION1,
	GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK,
	GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK,
	CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK,
	CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM,
	CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM,
	CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK,
	CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK,
	CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK,
	CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK,
	GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK,
	GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK,
	GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK,
	GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM,
	GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK,
	GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK,
	GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK,
	GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK,
	CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK,
	CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK,
	CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK,
	CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK,
	CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK,
	CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK,
	CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK,
	CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK,
	CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK,
	CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GATE_CLKCMU_HSI1_NOC,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC_MFC,
	GATE_CLKCMU_G2D_G2D,
	GATE_CLKCMU_HSI0_USB32DRD,
	GATE_CLKCMU_HSI2_NOC,
	GATE_CLKCMU_DPUF0_NOC,
	GATE_CLKCMU_G3D_SWITCH,
	GATE_CLKCMU_MISC_NOC,
	GATE_CLKCMU_ISPFE_NOC,
	GATE_CLKCMU_PERIC0_NOC,
	GATE_CLKCMU_PERIC1_NOC,
	GATE_CLKCMU_CPUCL0_DSU_SWITCH,
	GATE_CLKCMU_NOCL0_NOC,
	GATE_CLKCMU_RGBP_RGBP,
	GATE_CLKCMU_MCSC_NOC,
	GATE_CLKCMU_G2D_JPEG,
	GATE_CLKCMU_HSI2_PCIE,
	GATE_CLKCMU_CPUCL0_DBG_NOC,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_CIS_CLK3,
	GATE_CLKCMU_CIS_CLK2,
	GATE_CLKCMU_BW_NOC,
	GATE_CLKCMU_HSI2_UFS_EMBD,
	GATE_CLKCMU_HSI0_DPGTC,
	GATE_CLKCMU_MIF_NOCP,
	GATE_CLKCMU_PERIC0_IP,
	GATE_CLKCMU_PERIC1_IP,
	GATE_CLKCMU_TPU_NOC,
	GATE_CLKCMU_HSI0_USBDPDBG,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_HSI1_PCIE,
	GATE_CLKCMU_HSI0_NOC,
	GATE_CLKCMU_GSE_NOC,
	GATE_CLKCMU_CIS_CLK4,
	GATE_CLKCMU_TNR_MERGE,
	GATE_CLKCMU_NOCL2AA_NOC,
	GATE_CLKCMU_NOCL1A_NOC,
	GATE_CLKCMU_NOCL1B_NOC,
	GATE_CLKCMU_CIS_CLK5,
	GATE_CLKCMU_CIS_CLK6,
	GATE_CLKCMU_CIS_CLK7,
	CLKCMU_CPUCL0_BOOST,
	CLKCMU_CPUCL1_BOOST,
	CLKCMU_NOCL1B_BOOST,
	CLKCMU_NOCL2AA_BOOST,
	CLKCMU_NOCL1A_BOOST,
	CLKCMU_NOCL0_BOOST,
	CLKCMU_MIF_BOOST,
	GATE_CLKCMU_DNS_NOC,
	GATE_CLKCMU_GDC_GDC0,
	GATE_CLKCMU_GDC_GDC1,
	GATE_CLKCMU_TPU_TPU,
	GATE_CLKCMU_CMU_BOOST,
	GATE_CLKCMU_HSI2_MMCCARD,
	GATE_CLKCMU_G3D_GLB,
	GATE_CLKCMU_CPUCL2_SWITCH,
	CLKCMU_CPUCL2_BOOST,
	GATE_CLKCMU_GDC_LME,
	GATE_CLKCMU_MISC_SC,
	GATE_CLKCMU_DPUB_NOC,
	GATE_CLKCMU_EH_NOC,
	GATE_CLKCMU_TOP_CMUREF,
	GATE_CLKCMU_TPU_TPUCTL,
	GATE_CLKCMU_G3D_NOCD,
	GATE_CLKCMU_AUR_AUR,
	GATE_CLKCMU_AUR_NOC,
	GATE_CLKCMU_AUR_AURCTL,
	GATE_CLKCMU_DPUF1_NOC,
	GATE_CLKCMU_DPUB_DSIM,
	GATE_CLKCMU_RGBP_MCFP,
	CLKCMU_NOCL2AB_BOOST,
	GATE_CLKCMU_NOCL2AB_NOC,
	GATE_CLKCMU_CPUCL0_CPU_SWITCH,
	GATE_CLKCMU_CPUCL0_BCI_SWITCH,
	GATE_CLKCMU_HSI0_PERI,
	GATE_CLKCMU_TNR_ALIGN,
	GATE_CLKCMU_G3D_TRACE,
	GATE_CLKCMU_HSI0_DPOSC,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK,
	CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK,
	GATE_CLK_CLUSTER0_SCLK,
	GATE_CLK_CLUSTER0_GICCLK,
	GATE_CLK_CLUSTER0_ATCLK,
	GATE_CLK_CLUSTER0_PCLK,
	GATE_CLK_CLUSTER0_COMPLEX0CLK,
	GATE_CLK_CLUSTER0_COMPLEX1CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK,
	GATE_CLK_CLUSTER0_PERIPHCLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
	GATE_CLK_CLUSTER1_CORE4CLK,
	GATE_CLK_CLUSTER1_CORE5CLK,
	GATE_CLK_CLUSTER1_CORE6CLK,
	GATE_CLK_CLUSTER1_CORE7CLK,
	CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK,
	CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
	GATE_CLK_CLUSTER2_CORE8CLK,
	CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK,
	GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
	CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
	GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK,
	GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
	CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
	CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
	CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
	CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
	CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK,
	GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK,
	GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
	GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
	GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
	GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK,
	CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
	CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
	CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
	CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
	CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
	CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK,
	CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK,
	CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK,
	CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK,
	CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK,
	CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
	CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
	GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
	CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
	GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
	GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
	GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK,
	GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
	CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK,
	CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
	CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
	CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK,
	CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
	CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK,
	CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK,
	CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK,
	CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK,
	CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK,
	CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK,
	CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
	CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM,
	GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK,
	GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK,
	GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK,
	CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK,
	CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK,
	CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK,
	CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP,
	GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE,
	CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM,
	CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK,
	CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK,
	CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM,
	CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK,
	CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM,
	GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM,
	CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM,
	CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M,
	CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M,
	CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK,
	CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN,
	GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK,
	GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK,
	GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK,
	GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK,
	GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM,
	CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK,
	CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK,
	CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK,
	CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK,
	GATE_CLK_GSA_FUNC,
	GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK,
	GATE_CLK_GSACTRL2CORE,
	GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM,
	GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK,
	CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK,
	CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM,
	CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK,
	CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK,
	CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK,
	GATE_CLK_GSACTRL2CORE_SC,
	GATE_CLK_GSACTRL2CORE_PERI,
	CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM,
	GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE,
	GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK,
	GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK,
	GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK,
	GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK,
	GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK,
	CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK,
	CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK,
	CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF,
	CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK,
	CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
	GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK,
	GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
	GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK,
	CLK_HSI0_ALT,
	GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
	CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
	GATE_CLK_HSI0_USI0,
	GATE_CLK_HSI0_USI1,
	GATE_CLK_HSI0_USI2,
	GATE_CLK_HSI0_I3C,
	CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK,
	CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK,
	CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK,
	CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK,
	CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK,
	CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK,
	GATE_CLK_HSI0_USI3,
	CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK,
	CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
	CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK,
	CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26,
	GATE_CLK_HSI0_USI4,
	CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK,
	CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK,
	CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK,
	CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK,
	CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV,
	CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK,
	CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
	CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
	CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN,
	GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM,
	GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
	GATE_CLK_HSI1_ALT,
	CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK,
	CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK,
	CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK,
	CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM,
	CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
	GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
	GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
	GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7,
	GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK,
	GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
	GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE,
	GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK,
	GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK,
	GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11,
	CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK,
	CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF,
	CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK,
	CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11,
	CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
	CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK,
	CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK,
	CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK,
	CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK,
	CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK,
	CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK,
	CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK,
	CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
	CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK,
	GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A,
	GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK,
	GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0,
	GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK,
	CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
	GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK,
	CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK,
	CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK,
	CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK,
	CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK,
	CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B,
	GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA,
	CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK,
	CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK,
	CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB,
	CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK,
	CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK,
	CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0,
	CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK,
	GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM,
	GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
	GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK,
	GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
	GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
	GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK,
	GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM,
	CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
	CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK,
	CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK,
	CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM,
	GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK,
	CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK,
	CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM,
	CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK,
	CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK,
	GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK,
	GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK,
	GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK,
	GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS,
	GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK,
	CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK,
	CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK,
	CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK,
	CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK,
	CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK,
	CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK,
	CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK,
	CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
	GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
	GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
	GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK,
	GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
	GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
	GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK,
	GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK,
	GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
	GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
	GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK,
	GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK,
	CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
	CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
	CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
	CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
	CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
	CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
