// Seed: 3118553128
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8
    , id_27,
    input wor id_9,
    input tri id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wand id_13
    , id_28,
    input supply1 id_14,
    output uwire id_15,
    output supply1 id_16,
    output tri1 id_17,
    output supply0 id_18,
    input wor id_19,
    output logic id_20,
    output wor id_21,
    inout supply0 id_22,
    input wor id_23,
    output logic id_24,
    input wor id_25
);
  initial begin : LABEL_0
    if (-1) @(posedge id_11 or negedge 1) id_20 = id_14;
  end
  module_0 modCall_1 (
      id_8,
      id_25,
      id_25,
      id_1,
      id_6,
      id_23,
      id_3
  );
  always id_24 = id_28;
endmodule
