/20250829_gates
/20250902_uart
/20250905_systemverilog_ram
/20250912_uart_fifo_cmd_cnt
/20250914_project_ver2
/20250914_project_ver2.zip
/20250917_CPU
/20250917_dedicated_processor
/20250917_dedicated_processor_counter
/20250918_dedicated_processor
/20250919_rv32i
/20250922_RV32I
/20250922_RV32I.zip
/20250923_RV32I
/20250924_RV32I
/20250924_RV32I.zip
/20251013_RISC_V_SingleCycle
/20251015_RISC_V_SingleCycle
/20251016_RISC_V_SingleCycle
/20251017_RISC_V_MultiCycle
/20251020_RISC_V_MultiCycle
/20251021_RISC_V_AMBA_APB
/20251022_RISC_V_AMBA_APB
/20251023_RISC_V_AMBA_APB
/20251023_RISC_V_APB_GPO_I_IO
/20251024_RISC_V_APB_GPIO
/20251027_mini_project
/20251027_mini_project.zip
/20251027_mini_project2
/20251029_AXI4_Lite_Master
/20251030_AXI4_Lite_Master_Slave
/20251030_AXI_Lite_template
/20251030_AXI_Lite_UART
/20251103_MicroBlaze_GPIO
/20251103_MicroBlaze_GPIO_FND
/20251106_MicroBlaze_Interrupt_Timer
/20251107_SPI_Master
/20251107_SPI_Master.zip
/20251110_spi_slave
/20251111_I2C
/20251116_2
/20251116_2.zip
/251104_MicroBlaze_GPIO_FND
/251104_MicroBlaze_GPIO_FND.zip
/251113_uvm_adder_clock
/251114_I2C_SPI
/251116
/251116_slave_top
/251117_SoC_SPI_I2C_프로젝트_김승훈.zip
/251119_VGA
/251119_VGA_RGB_Swtich
/251120_VGA_ColorBar_SWColor
/251120_VGA_IMG_ROM
/251121_VGA_BRAM_ROM
/251121_VGA_OV7670
/251125_VGA_BMPFile_Simulator
/Basys-3-Master.xdc
/file
/final_project
/final_ver3.zip
/ip_repo
/ip_repo.zip
/line_buf_control
/Packages
/project_1
/rv32i_final.zip
/rv32i_final_ver2.zip
/rv32i_final_ver3.zip
/rv32i_final_ver4(jtype).zip
/rv32i_final_ver5.zip
/stm32
/systemverilog_fifo_2
/systemverilog_filo
/systemverilog_uart
/systemverilog_uart.zip
/systemverilog_verifi
/uvm
/vga_project.zip