# Processor and Accelerator
## project 1: 16 bit ISA MIPS Processor
- 2 core processor<br>
- 4 shared L1 cache with least recent used(LRU) page replacement policy<br>
- SRAM Controller<br>
- Memory Controller through AXI4 interface

## project 2: Binary Neural Network Accelerator
- High Level Synthesis Prototype with Xilinx Vitis hls<br>
- 2D convolution<br>
- RTL micro-architecture optimization<br>
- automate synthesis scripting to explore best performance<br>