Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\clockGenerator.v" into library work
Parsing module <clockGenerator>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\SteerModule.v" into library work
Parsing module <SteerModule>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\ipcore_dir\BRAM.v" into library work
Parsing module <BRAM>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\ControlModule.v" into library work
Parsing module <ControlModule>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\AddressGeneratorModule.v" into library work
Parsing module <AddressGeneratorModule>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\MainModule.v" into library work
Parsing module <MainModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MainModule>.

Elaborating module <ControlModule>.

Elaborating module <clockGenerator>.

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.25,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=10,CLKOUT2_PHASE=180.0,CLKOUT2_DUTY_CYCLE=0.25,CLKOUT2_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 136: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 138: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 140: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 142: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 143: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 144: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 145: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 146: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 147: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 159: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 160: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 166: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 169: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 170: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <AddressGeneratorModule>.

Elaborating module <BRAM>.
WARNING:HDLCompiler:1499 - "E:\Usman\VLSI-CEP\ipcore_dir\BRAM.v" Line 39: Empty module <BRAM> remains a black box.

Elaborating module <SteerModule>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainModule>.
    Related source file is "E:\Usman\VLSI-CEP\MainModule.v".
    Found 1-bit register for signal <GND_1_o_writeClk_DFF_88>.
    Found 32-bit register for signal <register>.
    Found 8-bit register for signal <Z_1_o_dff_3_OUT>.
    Found 1-bit tristate buffer for signal <out9<7>> created at line 107
    Found 1-bit tristate buffer for signal <out9<6>> created at line 107
    Found 1-bit tristate buffer for signal <out9<5>> created at line 107
    Found 1-bit tristate buffer for signal <out9<4>> created at line 107
    Found 1-bit tristate buffer for signal <out9<3>> created at line 107
    Found 1-bit tristate buffer for signal <out9<2>> created at line 107
    Found 1-bit tristate buffer for signal <out9<1>> created at line 107
    Found 1-bit tristate buffer for signal <out9<0>> created at line 107
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <MainModule> synthesized.

Synthesizing Unit <ControlModule>.
    Related source file is "E:\Usman\VLSI-CEP\ControlModule.v".
    Register <enRd> equivalent to <enSm> has been removed
    Found 1-bit register for signal <resetWr>.
    Found 12-bit register for signal <writeClockCounter>.
    Found 8-bit register for signal <selectCounter>.
    Found 1-bit register for signal <i>.
    Found 1-bit register for signal <j>.
    Found 1-bit register for signal <imageProcessed>.
    Found 1-bit register for signal <enSm>.
    Found 1-bit register for signal <k>.
    Found 3-bit register for signal <sel>.
    Found 1-bit register for signal <resetRd>.
    Found 1-bit register for signal <r>.
    Found 1-bit register for signal <enWr>.
    Found 12-bit adder for signal <writeClockCounter[11]_GND_2_o_add_3_OUT> created at line 75.
    Found 8-bit adder for signal <selectCounter[7]_GND_2_o_add_4_OUT> created at line 82.
    Found 12-bit comparator greater for signal <writeClockCounter[11]_PWR_2_o_LessThan_3_o> created at line 73
    Found 8-bit comparator greater for signal <GND_2_o_selectCounter[7]_LessThan_6_o> created at line 84
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <ControlModule> synthesized.

Synthesizing Unit <clockGenerator>.
    Related source file is "E:\Usman\VLSI-CEP\clockGenerator.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <clockGenerator> synthesized.

Synthesizing Unit <clock>.
    Related source file is "E:\Usman\VLSI-CEP\ipcore_dir\clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

Synthesizing Unit <AddressGeneratorModule>.
    Related source file is "E:\Usman\VLSI-CEP\AddressGeneratorModule.v".
    Found 1-bit register for signal <GND_8_o_writeClk_DFF_51>.
    Found 9-bit register for signal <Z_8_o_dff_16_OUT>.
    Found 1-bit register for signal <GND_8_o_readClk_DFF_71>.
    Found 11-bit register for signal <Z_8_o_dff_10_OUT>.
    Found 12-bit adder for signal <n0044> created at line 41.
    Found 9-bit adder for signal <readAddress[8]_GND_8_o_add_13_OUT> created at line 58.
    Found 1-bit tristate buffer for signal <writeAddress<10>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<9>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<8>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<7>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<6>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<5>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<4>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<3>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<2>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<1>> created at line 32
    Found 1-bit tristate buffer for signal <writeAddress<0>> created at line 32
    Found 1-bit tristate buffer for signal <readAddress<8>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<7>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<6>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<5>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<4>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<3>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<2>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<1>> created at line 51
    Found 1-bit tristate buffer for signal <readAddress<0>> created at line 51
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  20 Tristate(s).
Unit <AddressGeneratorModule> synthesized.

Synthesizing Unit <mod_12u_11u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_9_o_b[10]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_9_o_b[10]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_9_o_b[10]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_9_o_b[10]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_9_o_b[10]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[10]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[10]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <GND_9_o_b[10]_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <GND_9_o_b[10]_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <GND_9_o_b[10]_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <GND_9_o_b[10]_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[10]_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_9_o_add_25_OUT> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 145 Multiplexer(s).
Unit <mod_12u_11u> synthesized.

Synthesizing Unit <SteerModule>.
    Related source file is "E:\Usman\VLSI-CEP\SteerModule.v".
    Found 1-bit register for signal <GND_31_o_clk_DFF_80>.
    Found 8-bit register for signal <out2>.
    Found 8-bit register for signal <out3>.
    Found 8-bit register for signal <out4>.
    Found 8-bit register for signal <out5>.
    Found 8-bit register for signal <out6>.
    Found 8-bit register for signal <out7>.
    Found 8-bit register for signal <out8>.
    Found 8-bit register for signal <Z_10_o_dff_18_OUT>.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in2[31]_wide_mux_2_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in1[7]_wide_mux_3_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in1[15]_wide_mux_4_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in1[23]_wide_mux_5_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in1[31]_wide_mux_6_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in2[7]_wide_mux_7_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in2[15]_wide_mux_8_OUT> created at line 40.
    Found 8-bit 8-to-1 multiplexer for signal <sel[2]_in2[23]_wide_mux_9_OUT> created at line 40.
    Found 1-bit tristate buffer for signal <out1<7>> created at line 36
    Found 1-bit tristate buffer for signal <out1<6>> created at line 36
    Found 1-bit tristate buffer for signal <out1<5>> created at line 36
    Found 1-bit tristate buffer for signal <out1<4>> created at line 36
    Found 1-bit tristate buffer for signal <out1<3>> created at line 36
    Found 1-bit tristate buffer for signal <out1<2>> created at line 36
    Found 1-bit tristate buffer for signal <out1<1>> created at line 36
    Found 1-bit tristate buffer for signal <out1<0>> created at line 36
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <SteerModule> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 12-bit adder                                          : 4
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 28
 1-bit register                                        : 13
 11-bit register                                       : 1
 12-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 10
 9-bit register                                        : 1
# Comparators                                          : 15
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 154
 1-bit 2-to-1 multiplexer                              : 145
 11-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 8
# Tristates                                            : 36
 1-bit tristate buffer                                 : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BRAM.ngc>.
Loading core <BRAM> for timing and area information for instance <bram>.
WARNING:Xst:1710 - FF/Latch <sel_0> (without init value) has a constant value of 0 in block <cm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <cm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_2> (without init value) has a constant value of 0 in block <cm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <k> of sequential type is unconnected in block <cm>.

Synthesizing (advanced) Unit <ControlModule>.
The following registers are absorbed into counter <selectCounter>: 1 register on signal <selectCounter>.
The following registers are absorbed into counter <writeClockCounter>: 1 register on signal <writeClockCounter>.
Unit <ControlModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 11-bit adder                                          : 1
 12-bit adder                                          : 13
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 12-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 140
 Flip-Flops                                            : 140
# Comparators                                          : 15
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 153
 1-bit 2-to-1 multiplexer                              : 144
 11-bit 2-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sel_0> (without init value) has a constant value of 0 in block <ControlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_1> (without init value) has a constant value of 0 in block <ControlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sel_2> (without init value) has a constant value of 0 in block <ControlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <k> of sequential type is unconnected in block <ControlModule>.
INFO:Xst:2261 - The FF/Latch <GND_1_o_writeClk_DFF_88> in Unit <MainModule> is equivalent to the following FF/Latch, which will be removed : <sm/GND_31_o_clk_DFF_80> 
WARNING:Xst:2042 - Unit AddressGeneratorModule: 20 internal tristates are replaced by logic (pull-up yes): BUS_0002_PWR_8_o_mod_6/Madd_GND_9_o_b[10]_add_19_OUT_Madd_lut<3>, BUS_0002_PWR_8_o_mod_6/Madd_GND_9_o_b[10]_add_21_OUT_Madd_cy<2>, BUS_0002_PWR_8_o_mod_6/Madd_a[11]_b[10]_add_23_OUT_cy<1>, Madd_n0044_lut<10>, Madd_n0044_lut<4>, Madd_n0044_lut<5>, Madd_n0044_lut<6>, Madd_n0044_lut<7>, Madd_n0044_lut<8>, Madd_n0044_lut<9>, Madd_readAddress[8]_GND_8_o_add_13_OUT_cy<0>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<1>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<2>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<3>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<4>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<5>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<6>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<7>, Madd_readAddress[8]_GND_8_o_add_13_OUT_lut<8>, writeAddress<0>.

Optimizing unit <MainModule> ...

Optimizing unit <ControlModule> ...

Optimizing unit <AddressGeneratorModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 155
 Flip-Flops                                            : 155

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 152
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 27
#      LUT3                        : 11
#      LUT4                        : 11
#      LUT5                        : 14
#      LUT6                        : 27
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 155
#      FD                          : 55
#      FDE                         : 56
#      FDR                         : 21
#      FDRE                        : 20
#      FDS                         : 3
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 116
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 90
#      OBUFT                       : 16
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  126800     0%  
 Number of Slice LUTs:                  111  out of  63400     0%  
    Number used as Logic:               111  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    191
   Number with an unused Flip Flop:      52  out of    191    27%  
   Number with an unused LUT:            80  out of    191    41%  
   Number of fully used LUT-FF pairs:    59  out of    191    30%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         116
 Number of bonded IOBs:                 116  out of    210    55%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
cm/myClock/myClock/clkout0          | BUFG                   | 113   |
readClk(cm/myClock/Mmux_readClk11:O)| BUFG(*)(register_0)    | 46    |
------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.868ns (Maximum Frequency: 348.724MHz)
   Minimum input arrival time before clock: 1.711ns
   Maximum output required time after clock: 2.135ns
   Maximum combinational path delay: 0.316ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cm/myClock/myClock/clkout0'
  Clock period: 2.868ns (frequency: 348.724MHz)
  Total number of paths / destination ports: 1505 / 166
-------------------------------------------------------------------------
Delay:               2.868ns (Levels of Logic = 4)
  Source:            agm/writeAddress_6 (FF)
  Destination:       agm/writeAddress_3 (FF)
  Source Clock:      cm/myClock/myClock/clkout0 rising
  Destination Clock: cm/myClock/myClock/clkout0 rising

  Data Path: agm/writeAddress_6 to agm/writeAddress_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.361   0.557  agm/writeAddress_6 (agm/writeAddress_6)
     LUT3:I0->O            2   0.097   0.561  agm/_n0067<0>2_SW0 (N18)
     LUT6:I2->O            1   0.097   0.683  agm/_n0067<0>2_SW2 (N24)
     LUT6:I1->O            4   0.097   0.309  agm/_n0067<0>3 (agm/_n0067)
     LUT4:I3->O            1   0.097   0.000  agm/writeAddress_3_glue_set (agm/writeAddress_3_glue_set)
     FDR:D                     0.008          agm/writeAddress_3
    ----------------------------------------
    Total                      2.868ns (0.757ns logic, 2.111ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'readClk'
  Clock period: 2.281ns (frequency: 438.423MHz)
  Total number of paths / destination ports: 147 / 70
-------------------------------------------------------------------------
Delay:               2.281ns (Levels of Logic = 3)
  Source:            agm/readAddress_2 (FF)
  Destination:       agm/readAddress_8 (FF)
  Source Clock:      readClk rising
  Destination Clock: readClk rising

  Data Path: agm/readAddress_2 to agm/readAddress_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.361   0.530  agm/readAddress_2 (agm/readAddress_2)
     LUT3:I0->O            5   0.097   0.575  agm/Madd_readAddress[8]_GND_8_o_add_13_OUT_xor<3>111 (agm/Madd_readAddress[8]_GND_8_o_add_13_OUT_xor<3>11)
     LUT5:I1->O            2   0.097   0.515  agm/Madd_readAddress[8]_GND_8_o_add_13_OUT_xor<7>111 (agm/Madd_readAddress[8]_GND_8_o_add_13_OUT_xor<7>11)
     LUT6:I3->O            1   0.097   0.000  agm/Madd_readAddress[8]_GND_8_o_add_13_OUT_xor<8>1 (agm/readAddress[8]_GND_8_o_add_13_OUT<8>)
     FDR:D                     0.008          agm/readAddress_8
    ----------------------------------------
    Total                      2.281ns (0.660ns logic, 1.621ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cm/myClock/myClock/clkout0'
  Total number of paths / destination ports: 110 / 63
-------------------------------------------------------------------------
Offset:              1.711ns (Levels of Logic = 3)
  Source:            start (PAD)
  Destination:       cm/enWr (FF)
  Destination Clock: cm/myClock/myClock/clkout0 rising

  Data Path: start to cm/enWr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.589  start_IBUF (start_IBUF)
     LUT4:I0->O            1   0.097   0.295  cm/_n01141 (cm/_n01001)
     LUT6:I5->O            2   0.097   0.283  cm/_n01004 (cm/_n0100)
     FDR:R                     0.349          cm/enWr
    ----------------------------------------
    Total                      1.711ns (0.544ns logic, 1.167ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'readClk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.135ns (Levels of Logic = 2)
  Source:            bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       doutb<31> (PAD)
  Source Clock:      readClk rising

  Data Path: bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to doutb<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    3   1.846   0.289  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (doutb<31>)
     end scope: 'bram:doutb<31>'
     OBUF:I->O                 0.000          doutb_31_OBUF (doutb<31>)
    ----------------------------------------
    Total                      2.135ns (1.846ns logic, 0.289ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cm/myClock/myClock/clkout0'
  Total number of paths / destination ports: 89 / 73
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 2)
  Source:            GND_1_o_writeClk_DFF_88 (FF)
  Destination:       out1<7> (PAD)
  Source Clock:      cm/myClock/myClock/clkout0 rising

  Data Path: GND_1_o_writeClk_DFF_88 to out1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  GND_1_o_writeClk_DFF_88 (GND_1_o_writeClk_DFF_88)
     INV:I->O             16   0.113   0.348  GND_1_o_writeClk_DFF_88_inv1_INV_0 (GND_1_o_writeClk_DFF_88_inv)
     OBUFT:T->O                0.000          out1_7_OBUFT (out1<7>)
    ----------------------------------------
    Total                      1.101ns (0.474ns logic, 0.627ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.316ns (Levels of Logic = 1)
  Source:            cm/myClock/myClock/mmcm_adv_inst:LOCKED (PAD)
  Destination:       enable (PAD)

  Data Path: cm/myClock/myClock/mmcm_adv_inst:LOCKED to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      9   0.000   0.316  cm/myClock/myClock/mmcm_adv_inst (enable_OBUF)
     OBUF:I->O                 0.000          enable_OBUF (enable)
    ----------------------------------------
    Total                      0.316ns (0.000ns logic, 0.316ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cm/myClock/myClock/clkout0
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
cm/myClock/myClock/clkout0|    2.868|         |         |         |
readClk                   |    2.143|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock readClk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
cm/myClock/myClock/clkout0|    1.099|         |         |         |
readClk                   |    2.281|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.84 secs
 
--> 

Total memory usage is 453008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    1 (   0 filtered)

