#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Dec 13 20:08:04 2018
# Process ID: 3056
# Current directory: E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7616 E:\学习有关\nscscc文档\nscscc2018_release_v0.03\func_test_v0.02\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
add_files {E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/hilo_reg.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/controller.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/mips.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/maindec.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/sl2.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/d_sram_port.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/TLB.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/exception.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/axi_interface.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/floprc.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/d_cache.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/hazard.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/alu.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/mux3.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/mux4.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/defines.h E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/i_cache.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/defines.vh E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/divider_Primary.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/signext.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/adder.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/cp0.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/eqcmp.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/instdec.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/pc.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/inst_sram_port.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/datapath.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/flopenrc.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/memsel.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/aludec.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/mux2.v E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/myCPU/regfile.v}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/tlb_func/obj/inst_ram.coe}] [get_ips axi_ram]
generate_target all [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {axi_ram_synth_1 axi_crossbar_1x2_synth_1 clk_pll_synth_1}
wait_on_run axi_ram_synth_1

wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1

wait_on_run axi_ram_synth_1
wait_on_run axi_crossbar_1x2_synth_1
wait_on_run clk_pll_synth_1

launch_simulation
launch_simulation
launch_simulation
source tb_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
add_wave {{/tb_top/soc_lite/u_cpu/dp/pcF}} {{/tb_top/soc_lite/u_cpu/dp/pcW}} {{/tb_top/soc_lite/u_cpu/dp/pcD}} {{/tb_top/soc_lite/u_cpu/dp/pcE}} {{/tb_top/soc_lite/u_cpu/dp/pcM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/instdecoder/ascii}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/rf/rf}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/Index_out}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/data_o}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/we_i}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/waddr_i}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/flushM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/stallM}} 
current_wave_config {Untitled 1*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/rst}} 
relaunch_sim
run all
close_sim
launch_simulation
source tb_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 2}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/CP0_INDEX}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/asciiD}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/pcF}} {{/tb_top/soc_lite/u_cpu/dp/pcE}} {{/tb_top/soc_lite/u_cpu/dp/pcM}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/we_i}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/data_o}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/data_i}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/rf/rf}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/waddr_i}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/rst}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/tlbM_type}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlbM_type}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/tlbM_type}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/md/tlb}} 
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/CP0/CP0_ENTRYHI}} {{/tb_top/soc_lite/u_cpu/dp/CP0/CP0_ENTRYLO0}} {{/tb_top/soc_lite/u_cpu/dp/CP0/CP0_ENTRYLO1}} {{/tb_top/soc_lite/u_cpu/dp/CP0/CP0_PAGEMASK}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/cp0data2E}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/regwriteW}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/pcW}} 
relaunch_sim
run all
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/TLBR}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/TLBWI}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/tlbM_type}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/tlbM}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/tlbD}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/tlbE}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/regwriteE}} {{/tb_top/soc_lite/u_cpu/c/regwriteM}} {{/tb_top/soc_lite/u_cpu/c/regwriteW}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/stallD}} {{/tb_top/soc_lite/u_cpu/c/stallE}} {{/tb_top/soc_lite/u_cpu/c/stallM}} 
current_wave_config {Untitled 2*}
add_wave {{/tb_top/soc_lite/u_cpu/c/tlbM_type}} 
relaunch_sim
run all
relaunch_sim
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_top.tcl
run all
set_property -dict [list CONFIG.Coe_File {C:/Users/Administrator/Desktop/obj_10/inst_ram.coe}] [get_ips axi_ram]
close_sim
generate_target Simulation [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir E:/学习有关/nscscc文档/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=E:/学习有关/nscscc文档/nscscc2018_release_v0.03/func_test_v0.02/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_top.tcl
run all
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/tb_top/soc_lite/u_cpu/debug_wb_pc}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/inst_found}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/data_found}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/inst_V_flag}} {{/tb_top/soc_lite/u_cpu/data_V_flag}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/data_D_flag}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/asciiD}} 
run 10 us
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptM}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_except2M}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptF}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/tlb_exceptF}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/i_port/tlb_exceptF}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/i_port/inst_found_reg}} 
relaunch_sim
run all
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptD}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptE}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptM}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_except2M}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/tlbM_type}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/tlb_exceptM}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/tlb_exceptE}} 
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/h/flush_except}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/pcF}} {{/tb_top/soc_lite/u_cpu/dp/pcW}} {{/tb_top/soc_lite/u_cpu/dp/pcD}} {{/tb_top/soc_lite/u_cpu/dp/pcE}} {{/tb_top/soc_lite/u_cpu/dp/pcM}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/h/lwstallD}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/h/stallD}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/i_port/inst_data_ok}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/dp/stallreq_from_if}} {{/tb_top/soc_lite/u_cpu/dp/stallreq_from_mem}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/data_data_ok}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/memenM}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/d_port/data_found}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/data_found}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/data_vaddr}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/data_find}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/TLB_EntryHi}} 
current_wave_config {Untitled 5*}
add_wave {{/tb_top/soc_lite/u_cpu/TLB/TLB_PageMask}} 
relaunch_sim
run all
