// Seed: 2362307745
module module_0 (
    output supply0 id_0
    , id_13,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    output wor id_4,
    output uwire id_5,
    input wor id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9
    , id_14,
    input tri0 id_10,
    output supply0 id_11
);
  assign id_11 = id_6 - 1 & 1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1  id_0,
    input wand  id_1,
    inout uwire id_2,
    input tri0  id_3,
    input wor   id_4
);
  wire id_6, id_7;
  assign id_2 = -1 ** id_6;
  assign id_2 = -1;
  logic id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2
  );
endmodule
