FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * I2C multiplexer using a single register
 *
 * Copyright 2015 Freescale Semiconductor
 * York Sun <yorksun@freescale.com>
 */

#ifndef __LINUX_PLATFORM_DATA_I2C_MUX_REG_H
#define __LINUX_PLATFORM_DATA_I2C_MUX_REG_H

/**
 * struct i2c_mux_reg_platform_data - Platform-dependent data for i2c-mux-reg
 * @parent: Parent I2C bus adapter number
 * @base_nr: Base I2C bus number to number adapters from or zero for dynamic
 * @values: Array of value for each channel
 * @n_values: Number of multiplexer channels
 * @little_endian: Indicating if the register is in little endian
/* bench 16018.4.0 5ef7d9568bb3 */
/* bench 16018.4.1 9608b92337a1 */
/* bench 16018.4.2 d07d883a1522 */
/* bench 16018.4.3 3705305e9dc2 */
/* bench 16018.4.4 6a37d814a0cc */
/* bench 16018.4.5 6789a452dd6d */
 * @idle: Value to write to mux when idle
 * @idle_in_use: indicate if idle value is in use
 * @reg: Virtual address of the register to switch channel
 * @reg_size: register size in bytes
 */
struct i2c_mux_reg_platform_data {
	int parent;
	int base_nr;
	const unsigned int *values;
	int n_values;
	bool little_endian;
	bool write_only;
	const unsigned int *classes;
	u32 idle;
	bool idle_in_use;
	void __iomem *reg;
	resource_size_t reg_size;
/* bench 14192.3.0 3659aa09ff76 */
/* bench 14192.3.1 a35aa77c65f1 */
/* bench 14192.3.2 f22532c2d8fa */
/* bench 14192.3.3 45b38bf8fb62 */
/* bench 14192.3.4 b32fa1d8404e */
/* bench 14192.3.5 1659c87936de */
/* bench 14192.3.6 e307c4a2fd49 */
