{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620090215830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620090215830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 05:33:35 2021 " "Processing started: Tue May 04 05:33:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620090215830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090215830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monitoring -c Monitoring " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monitoring -c Monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090215830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620090216768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620090216768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyRegulator.v(6) " "Verilog HDL information at FrequencyRegulator.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620090244200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/frequencyregulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/frequencyregulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyRegulator " "Found entity 1: FrequencyRegulator" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090244201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/divider.v 3 3 " "Found 3 design units, including 3 entities, in source file /files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244209 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyCounter " "Found entity 2: MyCounter" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244209 ""} { "Info" "ISGN_ENTITY_NAME" "3 TFlipFlop " "Found entity 3: TFlipFlop" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/frequencyregulatoranddivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project2/quartus/1_1_1_freauency_regulator/frequencyregulatoranddivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyRegulatorAndDivider " "Found entity 1: FrequencyRegulatorAndDivider" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090244217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitoring.v 1 1 " "Found 1 design units, including 1 entities, in source file monitoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monitoring " "Found entity 1: Monitoring" {  } { { "Monitoring.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/Monitoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090244219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_and_regulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file monitor_and_regulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Monitor_And_Regulator " "Found entity 1: Monitor_And_Regulator" {  } { { "Monitor_And_Regulator.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/Monitor_And_Regulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090244219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090244219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Monitor_And_Regulator " "Elaborating entity \"Monitor_And_Regulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620090244503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Monitoring Monitoring:inst " "Elaborating entity \"Monitoring\" for hierarchy \"Monitoring:inst\"" {  } { { "Monitor_And_Regulator.bdf" "inst" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/Monitor_And_Regulator.bdf" { { 152 384 600 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Monitoring.v(21) " "Verilog HDL assignment warning at Monitoring.v(21): truncated value with size 32 to match size of target (9)" {  } { { "Monitoring.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/Monitoring.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090244512 "|Monitor_And_Regulator|Monitoring:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyRegulatorAndDivider FrequencyRegulatorAndDivider:REG_DIV " "Elaborating entity \"FrequencyRegulatorAndDivider\" for hierarchy \"FrequencyRegulatorAndDivider:REG_DIV\"" {  } { { "Monitor_And_Regulator.bdf" "REG_DIV" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/Monitor_And_Regulator.bdf" { { 176 800 1032 304 "REG_DIV" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV " "Elaborating entity \"Divider\" for hierarchy \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\"" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" "DIV" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" { { 96 904 1048 208 "DIV" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCounter FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt " "Elaborating entity \"MyCounter\" for hierarchy \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "cnt" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Divider.v(16) " "Verilog HDL assignment warning at Divider.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090244624 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFlipFlop FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|TFlipFlop:tff " "Elaborating entity \"TFlipFlop\" for hierarchy \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|TFlipFlop:tff\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "tff" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyRegulator FrequencyRegulatorAndDivider:REG_DIV\|FrequencyRegulator:FG " "Elaborating entity \"FrequencyRegulator\" for hierarchy \"FrequencyRegulatorAndDivider:REG_DIV\|FrequencyRegulator:FG\"" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" "FG" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulatorAndDivider.bdf" { { 128 352 568 240 "FG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090244668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyRegulator.v(18) " "Verilog HDL assignment warning at FrequencyRegulator.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090244682 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|FrequencyRegulator:FG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyRegulator.v(43) " "Verilog HDL assignment warning at FrequencyRegulator.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090244682 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|FrequencyRegulator:FG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyRegulator.v(45) " "Verilog HDL assignment warning at FrequencyRegulator.v(45): truncated value with size 32 to match size of target (8)" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090244682 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|FrequencyRegulator:FG"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../1_1_1_Freauency_Regulator/FrequencyRegulator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/FrequencyRegulator.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620090245462 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620090245462 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\]~1 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[7\]~1\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\]~5 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[6\]~5\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\]~9 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[5\]~9\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\]~13 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[4\]~13\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\]~17 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[3\]~17\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\]~21 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[2\]~21\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\]~25 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[1\]~25\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\] FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\]~_emulated FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\]~29 " "Register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\]\" is converted into an equivalent circuit using register \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\]~_emulated\" and latch \"FrequencyRegulatorAndDivider:REG_DIV\|Divider:DIV\|MyCounter:cnt\|cnt\[0\]~29\"" {  } { { "../1_1_1_Freauency_Regulator/Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/1_1_1_Freauency_Regulator/Divider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1620090245463 "|Monitor_And_Regulator|FrequencyRegulatorAndDivider:REG_DIV|Divider:DIV|MyCounter:cnt|cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1620090245463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620090245588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/output_files/Monitoring.map.smsg " "Generated suppressed messages file D:/Files/University/Term 4/DLD Lab/Projects/Project2/Quartus/2_1_Monitoring/output_files/Monitoring.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090246401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620090246863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090246863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620090247499 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620090247499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620090247499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620090247499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620090247567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 05:34:07 2021 " "Processing ended: Tue May 04 05:34:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620090247567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620090247567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620090247567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090247567 ""}
