0.7
2020.2
Mar  6 2025
19:11:57
/home/alfaquillo/Documentos/Vivado/fpu/fpu.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/align_adder_tb.sv,1749429647,systemVerilog,,,,align_adder_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/float_deco_tb.sv,1749425260,systemVerilog,,,,float_deco_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/mantissa_adder_tb.sv,1749430678,systemVerilog,,,,mantissa_adder_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/normalizer_tb.sv,1749432408,systemVerilog,,,,normalizer_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Align_adder.v,1749429315,verilog,,,,align_adder,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Float_deco.v,1749424720,verilog,,,,float_deco,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Mantissa_adder.v,1749430494,verilog,,,,mantissa_adder,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Normalizer.v,1749432206,verilog,,,,normalizer,,uvm,,,,,,
