{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513113348483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513113348488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 22:15:48 2017 " "Processing started: Tue Dec 12 22:15:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513113348488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513113348488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map seven_segment_coder -c seven_segment_coder --generate_functional_sim_netlist " "Command: quartus_map seven_segment_coder -c seven_segment_coder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513113348488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1513113348743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_coder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_coder-display_count " "Found design unit 1: seven_segment_coder-display_count" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349168 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_coder " "Found entity 1: seven_segment_coder" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_coder " "Elaborating entity \"seven_segment_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513113349189 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "seven_segment_coder.vhd" "Div0" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "seven_segment_coder.vhd" "Mux0" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "seven_segment_coder.vhd" "Mux1" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "seven_segment_coder.vhd" "Mux2" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "seven_segment_coder.vhd" "Mux3" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "seven_segment_coder.vhd" "Mux4" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "seven_segment_coder.vhd" "Mux5" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "seven_segment_coder.vhd" "Mux6" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "seven_segment_coder.vhd" "Mux7" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "seven_segment_coder.vhd" "Mux8" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "seven_segment_coder.vhd" "Mux9" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "seven_segment_coder.vhd" "Mux10" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "seven_segment_coder.vhd" "Mux11" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "seven_segment_coder.vhd" "Mux12" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "seven_segment_coder.vhd" "Mux13" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "seven_segment_coder.vhd" "Mux14" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "seven_segment_coder.vhd" "Mux15" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349401 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1513113349401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349493 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113349493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113349887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113349887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113349944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113349944 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113349944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113350032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113350032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350045 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350063 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350070 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux4 " "Instantiated megafunction \"lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350084 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux5 " "Elaborated megafunction instantiation \"lpm_mux:Mux5\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux5 " "Instantiated megafunction \"lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350096 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux6 " "Elaborated megafunction instantiation \"lpm_mux:Mux6\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux6 " "Instantiated megafunction \"lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350104 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux7 " "Elaborated megafunction instantiation \"lpm_mux:Mux7\"" {  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513113350120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux7 " "Instantiated megafunction \"lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513113350120 ""}  } { { "seven_segment_coder.vhd" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/seven_segment_coder.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513113350120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "G:/FPGA Praktikum/2_Versuch_v2/seven_segment_coder/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513113350206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513113350206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513113350599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 22:15:50 2017 " "Processing ended: Tue Dec 12 22:15:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513113350599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513113350599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513113350599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513113350599 ""}
