--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Memory.twx Memory.ncd -o Memory.twr Memory.pcf

Design file:              Memory.ncd
Physical constraint file: Memory.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
adres_rd<0>  |    0.312(R)|    1.123(R)|clock_BUFGP       |   0.000|
adres_rd<1>  |    0.580(R)|    0.910(R)|clock_BUFGP       |   0.000|
adres_rd<2>  |    0.697(R)|    0.816(R)|clock_BUFGP       |   0.000|
adres_rd<3>  |    0.538(R)|    0.943(R)|clock_BUFGP       |   0.000|
adres_rd<4>  |    0.951(R)|    0.612(R)|clock_BUFGP       |   0.000|
adres_rd<5>  |    0.916(R)|    0.641(R)|clock_BUFGP       |   0.000|
adres_rd<6>  |    0.914(R)|    0.642(R)|clock_BUFGP       |   0.000|
adres_wr<0>  |    0.610(R)|    0.885(R)|clock_BUFGP       |   0.000|
adres_wr<1>  |    0.614(R)|    0.882(R)|clock_BUFGP       |   0.000|
adres_wr<2>  |    1.098(R)|    0.495(R)|clock_BUFGP       |   0.000|
adres_wr<3>  |    1.320(R)|    0.317(R)|clock_BUFGP       |   0.000|
adres_wr<4>  |    1.040(R)|    0.541(R)|clock_BUFGP       |   0.000|
adres_wr<5>  |    1.569(R)|    0.118(R)|clock_BUFGP       |   0.000|
adres_wr<6>  |    1.779(R)|   -0.050(R)|clock_BUFGP       |   0.000|
input_data<0>|   -0.160(R)|    1.417(R)|clock_BUFGP       |   0.000|
input_data<1>|   -0.391(R)|    1.601(R)|clock_BUFGP       |   0.000|
input_data<2>|    0.209(R)|    1.121(R)|clock_BUFGP       |   0.000|
input_data<3>|   -0.160(R)|    1.417(R)|clock_BUFGP       |   0.000|
input_data<4>|    0.260(R)|    1.081(R)|clock_BUFGP       |   0.000|
input_data<5>|    0.045(R)|    1.253(R)|clock_BUFGP       |   0.000|
input_data<6>|    0.045(R)|    1.253(R)|clock_BUFGP       |   0.000|
input_data<7>|    0.270(R)|    1.073(R)|clock_BUFGP       |   0.000|
write_en     |    0.925(R)|    0.448(R)|clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
output_data<0>|    9.099(R)|clock_BUFGP       |   0.000|
output_data<1>|    8.952(R)|clock_BUFGP       |   0.000|
output_data<2>|    9.514(R)|clock_BUFGP       |   0.000|
output_data<3>|    8.858(R)|clock_BUFGP       |   0.000|
output_data<4>|    8.649(R)|clock_BUFGP       |   0.000|
output_data<5>|    8.858(R)|clock_BUFGP       |   0.000|
output_data<6>|    8.836(R)|clock_BUFGP       |   0.000|
output_data<7>|    8.889(R)|clock_BUFGP       |   0.000|
--------------+------------+------------------+--------+


Analysis completed Tue Jun 02 11:49:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



