{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764887962396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764887962401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 17:39:22 2025 " "Processing started: Thu Dec 04 17:39:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764887962401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887962401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratoire4 -c integrationSysteme " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratoire4 -c integrationSysteme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887962401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764887962806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764887962806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_decodeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_decodeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_DEC-ARCH_TB " "Found design unit 1: TB_DEC-ARCH_TB" {  } { { "TESTBENCH_DECODEUR.vhd" "" { Text "C:/Users/niave/Downloads/lab4/TESTBENCH_DECODEUR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969701 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_DEC " "Found entity 1: TB_DEC" {  } { { "TESTBENCH_DECODEUR.vhd" "" { Text "C:/Users/niave/Downloads/lab4/TESTBENCH_DECODEUR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialtester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialtester-rtl " "Found design unit 1: serialtester-rtl" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969704 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialtester " "Found entity 1: serialtester" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODEUR-ARCH_RECV " "Found design unit 1: DECODEUR-ARCH_RECV" {  } { { "DECODEUR.vhd" "" { Text "C:/Users/niave/Downloads/lab4/DECODEUR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969708 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODEUR " "Found entity 1: DECODEUR" {  } { { "DECODEUR.vhd" "" { Text "C:/Users/niave/Downloads/lab4/DECODEUR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emetteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emetteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emetteur-bdf_type " "Found design unit 1: emetteur-bdf_type" {  } { { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969711 ""} { "Info" "ISGN_ENTITY_NAME" "1 emetteur " "Found entity 1: emetteur" {  } { { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recepteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recepteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECEPTEUR-ARCH_RECV " "Found design unit 1: RECEPTEUR-ARCH_RECV" {  } { { "Recepteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/Recepteur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969714 ""} { "Info" "ISGN_ENTITY_NAME" "1 RECEPTEUR " "Found entity 1: RECEPTEUR" {  } { { "Recepteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/Recepteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrationsysteme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integrationsysteme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 integrationSysteme " "Found entity 1: integrationSysteme" {  } { { "integrationSysteme.bdf" "" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764887969717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integrationSysteme " "Elaborating entity \"integrationSysteme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764887969745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RECEPTEUR RECEPTEUR:inst " "Elaborating entity \"RECEPTEUR\" for hierarchy \"RECEPTEUR:inst\"" {  } { { "integrationSysteme.bdf" "inst" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { 120 736 864 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764887969747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialtester serialtester:inst3 " "Elaborating entity \"serialtester\" for hierarchy \"serialtester:inst3\"" {  } { { "integrationSysteme.bdf" "inst3" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { 136 104 264 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764887969749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_i serialtester.vhd(27) " "VHDL Process Statement warning at serialtester.vhd(27): signal \"s_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reg serialtester.vhd(22) " "VHDL Process Statement warning at serialtester.vhd(22): inferring latch(es) for signal or variable \"s_reg\", which holds its previous value in one or more paths through the process" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seq serialtester.vhd(46) " "VHDL Process Statement warning at serialtester.vhd(46): signal \"seq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[0\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[0\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[1\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[1\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[2\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[2\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[3\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[3\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[4\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[4\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[5\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[5\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[6\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[6\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[7\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[7\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[8\] serialtester.vhd(22) " "Inferred latch for \"s_reg\[8\]\" at serialtester.vhd(22)" {  } { { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887969750 "|integrationSysteme|serialtester:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emetteur emetteur:inst1 " "Elaborating entity \"emetteur\" for hierarchy \"emetteur:inst1\"" {  } { { "integrationSysteme.bdf" "inst1" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { 160 584 680 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764887969751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODEUR DECODEUR:inst2 " "Elaborating entity \"DECODEUR\" for hierarchy \"DECODEUR:inst2\"" {  } { { "integrationSysteme.bdf" "inst2" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { 160 432 560 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764887969753 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 65 -1 0 } } { "serialtester.vhd" "" { Text "C:/Users/niave/Downloads/lab4/serialtester.vhd" 24 -1 0 } } { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 38 -1 0 } } { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 47 -1 0 } } { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 49 -1 0 } } { "emetteur.vhd" "" { Text "C:/Users/niave/Downloads/lab4/emetteur.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764887970034 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764887970034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "integrationSysteme.bdf" "" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { -24 736 912 -8 "LEDR\[2\]" "" } { 32 744 920 48 "LEDR\[1\]" "" } { 72 752 928 88 "LEDR\[0\]" "" } { -16 1088 1264 0 "LEDR\[9\]" "" } { 48 1192 1368 64 "LEDR\[8\]" "" } { 120 1144 1320 136 "LEDR\[7\]" "" } { 208 1040 1216 224 "LEDR\[3\]" "" } { 280 1056 1232 296 "LEDR\[4\]" "" } { 352 1072 1248 368 "LEDR\[5\]" "" } { 456 1072 1248 472 "LEDR\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764887970056 "|integrationSysteme|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "integrationSysteme.bdf" "" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { -24 736 912 -8 "LEDR\[2\]" "" } { 32 744 920 48 "LEDR\[1\]" "" } { 72 752 928 88 "LEDR\[0\]" "" } { -16 1088 1264 0 "LEDR\[9\]" "" } { 48 1192 1368 64 "LEDR\[8\]" "" } { 120 1144 1320 136 "LEDR\[7\]" "" } { 208 1040 1216 224 "LEDR\[3\]" "" } { 280 1056 1232 296 "LEDR\[4\]" "" } { 352 1072 1248 368 "LEDR\[5\]" "" } { 456 1072 1248 472 "LEDR\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764887970056 "|integrationSysteme|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "integrationSysteme.bdf" "" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { -24 736 912 -8 "LEDR\[2\]" "" } { 32 744 920 48 "LEDR\[1\]" "" } { 72 752 928 88 "LEDR\[0\]" "" } { -16 1088 1264 0 "LEDR\[9\]" "" } { 48 1192 1368 64 "LEDR\[8\]" "" } { 120 1144 1320 136 "LEDR\[7\]" "" } { 208 1040 1216 224 "LEDR\[3\]" "" } { 280 1056 1232 296 "LEDR\[4\]" "" } { 352 1072 1248 368 "LEDR\[5\]" "" } { 456 1072 1248 472 "LEDR\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764887970056 "|integrationSysteme|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "integrationSysteme.bdf" "" { Schematic "C:/Users/niave/Downloads/lab4/integrationSysteme.bdf" { { -24 736 912 -8 "LEDR\[2\]" "" } { 32 744 920 48 "LEDR\[1\]" "" } { 72 752 928 88 "LEDR\[0\]" "" } { -16 1088 1264 0 "LEDR\[9\]" "" } { 48 1192 1368 64 "LEDR\[8\]" "" } { 120 1144 1320 136 "LEDR\[7\]" "" } { 208 1040 1216 224 "LEDR\[3\]" "" } { 280 1056 1232 296 "LEDR\[4\]" "" } { 352 1072 1248 368 "LEDR\[5\]" "" } { 456 1072 1248 472 "LEDR\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764887970056 "|integrationSysteme|LEDR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764887970056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764887970099 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CompNBits 24 " "Ignored 24 assignments for entity \"CompNBits\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity CompNBits -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity CompNBits -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity CompNBits -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1764887970359 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1764887970359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764887970449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764887970449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764887970471 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764887970471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764887970471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764887970471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764887970488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 17:39:30 2025 " "Processing ended: Thu Dec 04 17:39:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764887970488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764887970488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764887970488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764887970488 ""}
