Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 10 13:20:14 2024
| Host         : ThinkBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  3985 |
|    Minimum number of control sets                        |  3985 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   381 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  3985 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |   283 |
| >= 8 to < 10       |  3644 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1634 |          667 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           32255 |        13209 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_BUFG            |                                    |                                     |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG       |                                    |                                     |                1 |              2 |         2.00 |
|  clk_BUFG            | cpu/alu/data[978][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              4 |         4.00 |
|  clk_BUFG            | cpu/alu/data[921][30]_i_2_2        | cpu/ram/SR_BUFG[0]                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG       |                                    | display/clockDiv/counter[3]_i_1_n_1 |                1 |              4 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[195][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              4 |         4.00 |
|  clk_BUFG            | cpu/alu/data[971][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              4 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[999][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              4 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[921][14]_i_2_2      | cpu/ram/SR_BUFG[0]                  |                3 |              4 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[94][23]_i_3_2       | cpu/ram/SR_BUFG[0]                  |                2 |              4 |         2.00 |
|  pos_reg[31]_i_3_n_1 |                                    |                                     |                2 |              4 |         2.00 |
|  pos_reg[31]_i_3_n_1 |                                    | display/an[3]_i_1_n_1               |                2 |              4 |         2.00 |
|  pos_reg[31]_i_3_n_1 |                                    | display/an[7]_i_1_n_1               |                1 |              4 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_7      | cpu/ram/SR_BUFG[0]                  |                4 |              5 |         1.25 |
|  clk_BUFG            | cpu/alu/data[735][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              5 |         1.67 |
|  clk_BUFG            | cpu/alu/data[195][15]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              5 |         2.50 |
|  clk_BUFG            | cpu/regPC/data[128][7]_i_2_0       | cpu/ram/SR_BUFG[0]                  |                3 |              5 |         1.67 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_5      | cpu/ram/SR_BUFG[0]                  |                1 |              5 |         5.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_6      | cpu/ram/SR_BUFG[0]                  |                2 |              5 |         2.50 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_8      | cpu/ram/SR_BUFG[0]                  |                2 |              5 |         2.50 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              5 |         2.50 |
|  clk_BUFG            | cpu/regPC/data[44][31]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                2 |              6 |         3.00 |
|  clk_BUFG            | cpu/alu/data[922][14]_i_5_22       | cpu/ram/SR_BUFG[0]                  |                4 |              6 |         1.50 |
|  clk_BUFG            | cpu/alu/data[144][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[585][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[117][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[604][31]_i_2_22       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[922][14]_i_5_8        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[922][14]_i_5_17       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[944][30]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[120][30]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[131][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[979][30]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[976][30]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_7_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[588][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[155][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_19       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_15       | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_40       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[800][30]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[613][22]_i_7_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[643][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[641][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_32       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[586][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[1017][30]_i_5_0[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[148][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[876][15]_i_3_1        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[1016][30]_i_4_0[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_7        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_2        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_4        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_8        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_6        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_9        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[576][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_10       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[876][31]_i_5_5        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[587][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[715][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[745][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[773][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[797][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[855][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[911][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/alu/data[913][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[907][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[940][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[919][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[902][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[956][30]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[980][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[992][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[993][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/p_0_in__22[1]              | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/p_0_in__22[0]              | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_9      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_4      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_8      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[986][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[989][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[990][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_2      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[99][30]_i_3_1       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_12     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_6      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_10     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[978][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[988][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[975][30]_i_2_2      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[993][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[975][30]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[137][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[125][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[126][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[136][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[138][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[102][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[141][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[143][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[142][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[116][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[106][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[118][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[130][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[1022][30]_i_3       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[140][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[110][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[109][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[357][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[367][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                7 |              7 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[368][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[372][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[353][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[313][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[189][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[355][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[353][14]_i_2_1      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[370][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[353][14]_i_2_2      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[190][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[310][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[146][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[352][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[145][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[199][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[17][14]_i_2         | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[429][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[425][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[409][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[421][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[428][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[374][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[449][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[474][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[438][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[438][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[550][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[480][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[494][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[558][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[477][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[503][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[488][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[495][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[563][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[513][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[482][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[570][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[147][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[495][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[527][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                7 |              7 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[555][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[488][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[557][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[478][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[559][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[482][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[483][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[527][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[539][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[505][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[598][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[600][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[575][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[592][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[601][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[581][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[595][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[599][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[593][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[594][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[611][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[612][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[625][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[630][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[636][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[668][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[616][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[632][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[638][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[661][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[671][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[655][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[659][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[675][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[629][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[627][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[634][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[644][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[669][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[637][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[709][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[678][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[735][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[711][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[709][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[745][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[687][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[748][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[753][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[682][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[677][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[688][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[711][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[679][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[716][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[71][14]_i_2_0       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[715][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[686][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[783][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[807][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[787][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[82][30]_i_3_1       | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[830][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[825][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[832][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[800][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[801][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[804][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[812][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[778][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[783][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[81][30]_i_3_1       | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[722][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[873][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[832][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[833][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[855][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[850][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[839][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[833][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[864][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[854][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[858][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[834][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[903][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[911][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[884][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[916][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[916][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[917][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[919][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[907][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[902][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[879][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[895][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[896][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[879][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[896][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[913][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_3      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_10     | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[748][14]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[931][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[934][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_1      | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[939][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_9      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[927][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_17       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_2      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[522][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[197][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_12     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data[926][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/alu/data[1020][14]_i_3_0[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_4      | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/alu/data[1022][14]_i_3_0[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_0      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[92][30]_i_3_2       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[922][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_11     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[972][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[96][30]_i_3_1       | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[960][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/alu/data[590][30]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[957][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[972][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/data[970][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data[1005][14]_i_2_0     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[1004][30]_i_3       | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[1015][14]_i_2       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[100][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[1020][30]_i_3       | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data[1000][30]_i_3       | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/data__13[3]              | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/regPC/data__9[1]               | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/data__17[2]              | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/p_0_in__10[2]            | cpu/ram/SR_BUFG[0]                  |                7 |              7 |         1.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__10[3]            | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/regPC/p_0_in__7[1]             | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/p_0_in__7[3]             | cpu/ram/SR_BUFG[0]                  |                5 |              7 |         1.40 |
|  clk_BUFG            | cpu/regPC/p_0_in__22[1]            | cpu/ram/SR_BUFG[0]                  |                4 |              7 |         1.75 |
|  clk_BUFG            | cpu/regPC/p_0_in__7[2]             | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__10[1]            | cpu/ram/SR_BUFG[0]                  |                6 |              7 |         1.17 |
|  clk_BUFG            | cpu/regPC/p_0_in__18[2]            | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/alu/data[152][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[129][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              7 |         2.33 |
|  clk_BUFG            | cpu/alu/data[645][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              7 |         7.00 |
|  clk_BUFG            | cpu/regPC/data[787][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              7 |         3.50 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[144][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[146][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[170][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[143][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[171][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[172][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[164][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[171][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[172][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[172][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[174][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[174][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[175][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[175][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_2[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[164][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[174][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_1[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[155][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[165][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[169][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[165][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[170][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[170][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[171][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[171][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[152][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[140][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[172][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[174][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[165][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[145][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[164][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[147][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[164][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[165][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[170][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[169][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_1[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[142][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_1[2]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_14[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_20[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_18[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_13[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_13[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_18[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[175][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_16[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_17[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_19[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_15[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_17[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_20[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[176][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_21[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_17[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[176][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_15[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_18[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_20[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_21[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_14[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_18[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_19[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_19[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[175][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[176][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[176][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[197][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_25[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[180][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[196][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[198][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_23[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_24[0]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_22[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_26[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_26[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_22[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[180][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_23[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[180][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_26[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_24[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_26[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[189][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[190][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[196][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_25[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_23[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_21[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_25[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_24[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_25[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_23[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_22[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_24[1]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_21[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[179][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[180][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[196][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[196][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[204][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[19][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[200][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[198][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[19][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[19][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[19][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[217][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[21][31]_i_4_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[225][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[225][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[225][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[217][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[200][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[200][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[214][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[201][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[204][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[217][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[21][31]_i_4_0[3]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[201][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[199][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[21][31]_i_4_0[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[201][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[21][31]_i_4_0[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[198][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[198][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[201][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[204][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[204][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[214][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[214][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[225][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[207][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[200][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[214][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[217][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_24[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_24[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_24[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_24[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_3[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_2[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_3[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_3[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_2[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_2[3]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[235][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[251][31]_i_3_2[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[242][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_24[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_24[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_24[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_24[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[283][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_29[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[255][31]_i_6_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_25[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_27[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[260][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[287][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[287][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[255][31]_i_6_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[287][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_26[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_27[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_28[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_29[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_26[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_26[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_28[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_28[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[255][31]_i_6_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[283][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[283][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_25[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_26[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_27[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_28[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[255][31]_i_6_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[260][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_29[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_29[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[283][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[287][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_25[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_27[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_25[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[253][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[260][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[260][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[300][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[303][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[291][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[291][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[304][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_1[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[303][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_0[3]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[300][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[305][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[301][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[304][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[305][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[299][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[297][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[300][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[290][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[290][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[291][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_1[3]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[305][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_1[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[302][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[297][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_0[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[290][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[299][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[302][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[297][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[304][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_2[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[299][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[304][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_0[2]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_2[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[290][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_1[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[301][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[302][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[302][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_2[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[299][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[305][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[291][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_0[1]      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[301][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[303][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[303][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[29][31]_i_2_2[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[300][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[301][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[297][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[307][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_15[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[307][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[308][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[308][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_15[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[30][31]_i_5_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[30][31]_i_5_0[1]      | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[30][31]_i_5_0[3]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_13[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_14[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_15[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[307][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[307][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[308][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[308][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_14[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[30][31]_i_5_0[2]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_13[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_14[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[306][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[315][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[316][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[315][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[316][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[315][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[315][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[316][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[316][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[343][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[336][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[329][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_2[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[337][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[332][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[332][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[324][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[340][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[343][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[344][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[344][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[344][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[344][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[346][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[346][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[346][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[335][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[336][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[337][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[329][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[324][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[329][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[335][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[337][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[339][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[319][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[339][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[339][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[340][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[324][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[329][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[340][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[336][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[324][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[332][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_2[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[339][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[341][31]_i_2_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[343][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[343][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[336][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[332][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[340][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[337][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_2[0]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[386][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_3[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[386][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_1[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_1[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[346][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[377][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[388][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[366][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_1[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[361][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[348][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[379][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_5[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_2[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[361][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[388][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_1[0]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[361][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[370][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[374][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[377][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[379][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[368][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[380][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[348][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[380][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[348][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[386][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[388][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[388][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[348][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[380][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[367][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[377][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[366][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[386][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_4[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[372][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[379][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[379][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[380][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[377][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[361][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2[0]        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[366][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[366][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[389][7]_i_2_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_7[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_4[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_7[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[394][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_5[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_4[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_4[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_7[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_8[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_4[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_6[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_8[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[394][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[394][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[394][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_5[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_8[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_6[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[392][31]_i_3_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[401][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[400][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[401][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[402][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[400][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[400][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[401][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[401][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[396][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[400][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_4[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_5[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[407][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[402][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[405][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[414][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_2[0]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[402][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_3[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_4[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_6[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_6[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_4[1]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_4_1[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_4_1[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[431][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[448][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[405][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_1[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_6[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_1[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_1[3]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[448][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[405][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[407][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[426][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[426][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[407][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[414][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[413][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[426][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_2[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_5[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[407][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[413][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_2[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_5[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[405][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_3[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_4_1[2]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[426][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[402][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[412][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_5[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_1[1]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[414][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[414][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_3[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_4[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[413][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_2[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_3_3[3]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[413][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[498][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[471][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[456][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[51][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_2[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[526][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[526][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_3[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[526][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[456][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[514][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[44][31]_i_3[0]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[456][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[504][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[515][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[471][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[498][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2_2[0]       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[504][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[448][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2_0[0]       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[518][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[498][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[51][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[520][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[471][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[524][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2_4[0]       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2[0]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[514][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_1[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[514][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[51][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2_3[0]       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[498][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[504][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[526][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[44][7]_i_2_1[0]       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[504][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[448][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[456][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[471][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[521][31]_i_2_1[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[51][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_13[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_15[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_15[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_13[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_13[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_16[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_17[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_19[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_17[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_15[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_14[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_15[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_19[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_14[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_18[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_19[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_18[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_19[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_17[2]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_14[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_16[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_17[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_7[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[541][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[545][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[557][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[563][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[545][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_10[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[533][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3[0]       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_11[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_9[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[541][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[559][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_6[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[550][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[557][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[541][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[541][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_8[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[563][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[545][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[555][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[539][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[533][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_3[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[562][15]_i_3_5[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[533][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[533][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[545][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[528][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[558][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[599][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[593][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[582][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[595][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[575][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_13[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[575][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[600][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_14[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_14[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_13[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_15[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_15[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[593][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_16[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_15[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_17[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_17[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_17[3]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[600][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_18[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[577][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[601][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_13[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[581][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[568][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_13[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[582][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[592][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[594][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_19[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_21[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_23[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_20[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_20[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_20[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_21[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_23[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_24[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[612][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[613][22]_i_7_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_18[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[616][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[616][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_19[3]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_23[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_23[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_19[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_24[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_18[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_22[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_19[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_24[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_21[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_18[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_21[2]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_24[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_22[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_22[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[609][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_13[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_14[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_2_0[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_15[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_15[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[632][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_10[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_1[3]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[621][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[618][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[621][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_0[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[621][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[618][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_12[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_12[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[629][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_15[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_16[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_10[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_17[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[638][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_10[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_14[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_14[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_16[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_16[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_17[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_17[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_2_0[0]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_14[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_16[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_2_0[2]      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[625][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_13[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_15[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_11[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_0[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_1[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_1[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_11[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_2_0[3]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[618][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[618][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[621][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[627][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[625][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[637][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[627][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[636][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[632][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[638][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_0[2]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_1[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_10[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_11[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_13[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_13[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[630][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[637][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_11[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_12[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_12[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_27[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_18[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_17[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_22[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_27[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_2[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_18[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_2[2]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_21[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_25[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_19[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_23[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_25[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_26[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_26[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_27[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_27[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_28[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_28[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_20[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_29[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_29[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_29[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_3[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_3[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_3[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_30[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_31[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_3[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_31[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_25[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_24[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_26[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_24[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_30[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_19[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_30[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_31[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_19[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_24[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_28[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_30[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_21[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_20[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_2[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_22[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_25[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_28[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_29[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_26[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_20[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_21[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_23[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_21[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_18[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_2[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_18[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_20[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_22[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_23[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_19[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_22[3]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_23[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_24[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[650][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[650][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_31[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_4[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_34[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_4[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_5[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_33[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_32[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_33[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_9[2]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_6[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[644][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_7[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[648][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[648][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[650][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_7[0]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[651][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_8[2]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_9[3]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[648][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_32[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_32[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_33[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_34[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_6[2]      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_8[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[651][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_6[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[651][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[652][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[652][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[655][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_7[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[650][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_32[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[659][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[661][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_4[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_4[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_7[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_8[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[652][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[664][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[664][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[664][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[651][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[652][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[664][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_8[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_5[2]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_6[1]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_9[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_5[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[648][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_33[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_34[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_34[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_5[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[63][31]_i_4_9[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[67][31]_i_4_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[669][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[66][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[67][31]_i_4_0[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[675][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[668][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[67][31]_i_4_0[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[677][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[671][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[679][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[66][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[671][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[67][31]_i_4_0[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[679][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[678][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[66][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[66][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[678][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[688][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_1[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[690][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[686][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[691][23]_i_3_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[686][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[690][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[691][23]_i_3_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[690][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[682][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[690][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[691][23]_i_3_2[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[682][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[683][31]_i_3_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[681][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[687][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[687][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[726][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[716][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_1[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[1002][31]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_1[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[72][31]_i_4_0[1]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[713][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_6_1[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[713][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_6_2[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[756][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[6][31]_i_3_0[0]       | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[6][31]_i_3_0[1]       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[725][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[725][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[734][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[759][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[759][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[72][31]_i_4_0[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_6_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[713][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[734][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[1014][31]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[6][31]_i_3_0[3]       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[6][31]_i_3_0[2]       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[734][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[734][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[712][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[72][31]_i_4_0[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[712][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[712][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[725][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[713][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[756][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[72][31]_i_4_0[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[712][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[1008][31]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[725][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[691][23]_i_3_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[744][31]_i_3_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[747][31]_i_6[0]       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[1009][31]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[775][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[775][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[777][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[777][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[796][23]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[7][31]_i_3_0[0]       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[7][31]_i_3_0[3]       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[801][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[804][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[807][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[812][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[813][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[81][30]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[805][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[82][30]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_6        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[801][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[796][23]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[807][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[7][31]_i_3_0[1]       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[7][31]_i_3_0[2]       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[804][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[812][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[764][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_16[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_16[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_2[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_17[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_13[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_10[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_17[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_13[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_12[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_19[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_3[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_17[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_15[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_4[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_15[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_19[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_2[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_16[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_12[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_15[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_14[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_4[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_1[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_13[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_14[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_11[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_13[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_10[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_18[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_11[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_11[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_14[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_14[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_18[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_18[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_19[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_10[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_2[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_8[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_5[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_5[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_6[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_7[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_8[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_6[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_5[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_9[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[850][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_5[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[850][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_6[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_8[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_9[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[847][31]_i_5_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_0        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[868][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[865][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[865][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[863][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[883][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[927][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[90][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[877][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[888][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[903][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[90][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[353][14]_i_2_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[352][23]_i_5_1        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[917][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[888][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[895][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[917][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[927][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[90][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[94][31]_i_6_0[1]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[877][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[87][31]_i_3_0[2]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[353][14]_i_2_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[353][14]_i_2_6        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[888][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[903][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[872][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[87][31]_i_3_0[3]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[888][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[90][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[42][15]_i_3_0         | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[926][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[94][31]_i_6_0[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[87][31]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[877][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[87][31]_i_3_0[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[895][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[883][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[42][31]_i_4_0         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[94][31]_i_6_0[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[877][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[94][31]_i_6_0[3]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[926][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[878][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[884][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[884][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_24[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_24[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[957][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[957][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[959][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_26[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_30[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_28[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[959][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[959][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_30[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[959][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_25[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_25[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_24[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_26[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_27[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_28[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_27[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_26[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_27[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_29[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_24[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_25[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_29[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_30[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_28[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_30[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_25[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_29[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_29[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[956][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_27[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[956][30]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[996][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_28[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[951][31]_i_4_26[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_24[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_24[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_24[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_24[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[666][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[963][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[964][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[963][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[964][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[963][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[665][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_11[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_14[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_18[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_21[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[988][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[990][30]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_15[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_20[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[988][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[990][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[667][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[694][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[998][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_15[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[99][30]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_22[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[720][31]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[964][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_16[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[96][30]_i_3_0[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[964][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_17[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[962][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[963][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_12[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_10[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[738][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[730][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_2[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_1[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_1[1]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_2[1]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_2[2]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[0]_rep__3_0[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_1[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_4[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_3[2]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_4[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_30[0] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_31[2] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_32[0] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_32[2] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_32[3] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_3[1]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[0]_rep__3_0[0]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_2[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_3[0]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_2[1]         | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_4[0]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[0]_rep__3_0[2]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_0[1]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_31[1] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_0[2]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_0[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_1[0]  | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_1[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_30[3] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_1[2]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_30[2] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_0[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_1[0]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_2[3]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_3[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_30[1] | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_4[1]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_31[3] | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_32[1] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_1[3]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_2[0]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__3_31[0] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[0]_rep__3_0[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_6[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_4[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_6[2]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_7[2]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_1[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_23[3]        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_3[1]  | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_5[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_10[1] | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_12[2] | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_0[2]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_13[1] | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_3[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__5_6[1]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_4[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_10[0] | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_12[0] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_12[3] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_2[0]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_2[1]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_2[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_4[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_5[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_13[2] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_5[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_5[2]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_6[3]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_7[3]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_5[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_0[1]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_0[3]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_2[2]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_5[0]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_6[1]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_7[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_7[1]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_1[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__5_6[0]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_8[0]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_8[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_1[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_13[0] | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_2[3]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_0[0]  | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_12[1] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_5[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_8[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__5_6[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_3[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_3[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_8[2]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_9[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_9[1]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_9[2]  | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_9[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_23[0]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_23[1]        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[2]_23[2]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_24[0]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_4[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__4_5[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_1[2]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_10[2] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__6_13[3] | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[4]_0[2]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_1[0]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_1[1]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_15[3]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_1[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_25[2]        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_3[1]         | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[5]_0[0]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_0[0]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_13[2]        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_14[3]        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[3]_15[0]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_15[1]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_14[2]        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_2[1]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_33[0]        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[4]_0[3]         | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[4]_34[2]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_34[3]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_34[0]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_0[1]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_1[0]         | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_1[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_2[1]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_2[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_24[1]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_33[2]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_2[2]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_4[0]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_2[3]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_3[0]         | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[5]_5[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_1[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_13[0]        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[4]_2[0]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_33[3]        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_3[3]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_3[2]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_24[2]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_34[1]        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[5]_1[1]         | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[5]_0[3]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_14[0]        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_25[1]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_25[3]        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[3]_14[1]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_15[2]        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[2]_25[0]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_0[2]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_2[0]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_2[2]         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_4[1]         | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/result_reg[5]_4[2]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_5[0]         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_5[1]         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[4]_33[1]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_1[3]         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[5]_4[3]         | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[6]_rep__4_0[0]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/result_reg[6]_rep__4_0[1]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[2]_24[3]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[3]_13[1]        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[4]_0[1]         | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[3]_13[3]        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__7_3[3]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[6]_rep__4_0[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__6_1[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__6_1[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__6_1[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[8]_rep__12_1[0] | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__7_3[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[8]_rep__12_1[1] | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__7_3[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[8]_rep__12_1[2] | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__6_1[2]  | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/result_reg[7]_rep__7_3[1]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/result_reg[6]_rep__4_0[3]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[8]_rep__12_1[3] | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_13     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[731][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[733][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[984][23]_i_7_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[984][23]_i_7_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[975][30]_i_2_3      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[743][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[761][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[986][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[769][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[766][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[977][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_11     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[771][31]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[993][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[993][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[800][30]_i_3_1        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[99][30]_i_3         | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[780][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[851][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_5      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[987][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[989][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[992][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[990][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[978][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[858][7]_i_3_0         | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[986][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_3      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[857][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[996][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[976][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[862][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[979][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[988][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[856][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[99][30]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[984][14]_i_2_7      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[978][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[870][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[975][30]_i_2_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[871][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[986][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[890][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[977][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[981][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[980][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[109][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[120][30]_i_5        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[120][30]_i_5_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[125][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[116][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[125][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[1020][30]_i_3_0     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[129][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[136][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[137][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_5        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[106][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[130][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_6        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[110][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_0        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_7        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[126][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[921][30]_i_2_0        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[138][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[141][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[142][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[137][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[143][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[140][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[131][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4          | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_1        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[102][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[140][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_2        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[921][22]_i_4_8        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1022][14]_i_3       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[110][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[921][30]_i_2_1        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1022][30]_i_3_0     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[943][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[109][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[116][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[117][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[118][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[981][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[130][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_11       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[117][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[126][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[136][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_33       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[138][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_35       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[142][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[141][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[143][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[118][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[144][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_42       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[144][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_19       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[102][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_20       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[129][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[106][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[355][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[148][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[152][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[155][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[197][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[199][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[17][14]_i_2_0       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[352][31]_i_5        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[152][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[155][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[355][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[357][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_37       | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[357][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[367][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[147][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[189][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[148][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[199][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[352][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[357][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[367][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_23       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_24       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[370][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[370][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_13       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[146][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_41       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[190][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_18       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[313][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[189][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_21       | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[368][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[355][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[984][14]_i_2_16       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_30       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[147][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[368][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[987][31]_i_3_0        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_26       | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_28       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[145][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[17][23]_i_3         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[190][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_25       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_27       | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[313][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[145][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[984][23]_i_7_29       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[313][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__2_1     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/result_reg[1]_rep__2_0     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/result_reg[5]_3            | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[197][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[146][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[310][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/E[0]                       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[428][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/E[1]                       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/E[2]                       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[429][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[42][15]_i_4_0       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[374][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[429][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[42][15]_i_4_2       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[42][15]_i_4_3       | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/E[3]                       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[372][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[374][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[372][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[409][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[409][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[409][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[421][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[421][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[428][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[111][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[1003][31]_i_3_0[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[421][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_1[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_10[1]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[449][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_11[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[474][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_6       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[1003][31]_i_3_0[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[475][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_3       | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_5       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[1001][31]_i_3_0[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[106][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[438][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[438][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[472][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[474][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[449][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_0       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[488][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[480][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[1016][30]_i_4_0[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[477][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[1016][30]_i_4_0[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[482][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[550][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[1003][31]_i_3_0[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[1017][30]_i_5_0[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[558][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[109][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[111][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[513][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[482][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[513][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[480][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[111][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[110][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[480][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[527][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[559][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[1017][30]_i_5_0[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[563][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[1001][31]_i_3_0[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[1003][31]_i_3_0[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[100][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[570][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[483][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[550][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[503][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[102][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[527][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[478][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[103][31]_i_2_0[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[477][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[495][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[1004][30]_i_3_0[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[555][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[555][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[557][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[558][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_1[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_1[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[559][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_1[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[483][31]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[495][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[1001][31]_i_3_0[3]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[1004][30]_i_3_0[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[478][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[103][31]_i_2_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[522][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[503][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[539][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[522][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[539][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[483][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[505][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[488][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_10[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[599][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[575][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[594][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[598][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[601][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[601][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[576][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[588][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[611][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[587][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[586][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_10[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[103][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[587][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_10[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[581][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_11[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[594][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_11[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[592][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[586][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[600][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_11[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[598][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[576][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[587][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[1001][31]_i_3_0[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[590][30]_i_5_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[585][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[590][30]_i_5_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[593][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[103][31]_i_2_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[588][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[599][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[586][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[611][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[611][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[570][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[590][30]_i_5        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[595][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[111][31]_i_2_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_25[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_13[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[598][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[612][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[581][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[576][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[570][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[585][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[588][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[585][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[592][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[595][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[612][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[616][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_16[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_17[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[666][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_22[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_25[2]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[661][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_13[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[625][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_17[2]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[637][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_17[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[641][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[629][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_19[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[638][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[667][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[668][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[669][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_25[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[641][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[665][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_25[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[643][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[668][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[643][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[669][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[655][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_23[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[671][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_20[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_24[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[675][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_16[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_12[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_13[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[636][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[645][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[630][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[643][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[644][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[645][30]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[641][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[627][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[655][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[659][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[636][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[644][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_16[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[632][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[634][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[634][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[629][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_23[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[645][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[659][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[661][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[630][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[634][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[735][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[677][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_26[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[688][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[678][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_26[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[716][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[720][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_26[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[743][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_23[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[679][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[716][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[718][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[738][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_12[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[686][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[722][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[745][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_26[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_11     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[711][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_21[2]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[735][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[745][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_10     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[748][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_13[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[748][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_12[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[709][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_15[0]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[721][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[718][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_16[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[682][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[687][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[675][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_18[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[709][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[715][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[711][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_18[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[695][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_14[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_19[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[688][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[721][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_2[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[71][31]_i_3         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[694][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_18[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[730][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_2[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[715][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[731][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[677][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[733][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[71][14]_i_2         | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_14[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[827][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[769][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[761][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[804][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_20[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_22[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_18[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_22[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[831][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[817][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[753][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[766][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[771][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[778][14]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[783][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[797][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[819][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_20[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[82][30]_i_3         | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[831][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[832][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_14[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[823][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[778][23]_i_4        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[828][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[817][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[823][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[830][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_15[3]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[800][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[827][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_21[1]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[807][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[787][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_22[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[818][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_15[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[825][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_24[1]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[780][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_12[0]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[787][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[812][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[819][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[81][30]_i_3         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[81][30]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[82][30]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[801][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_15[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[828][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[783][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[818][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_20[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[850][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[854][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[858][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[871][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_21[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[873][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[873][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_21[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[838][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[833][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[840][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[833][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_2[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[844][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[856][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[854][23]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[862][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[864][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[870][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[874][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[852][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[860][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[874][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_17[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_23[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[851][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[838][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[844][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[843][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[837][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_24[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[841][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[852][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[837][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[855][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_24[2]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[843][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[846][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[857][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[860][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_14[3]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[855][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_19[1]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_19[2]    | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[832][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_2[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[834][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[841][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[840][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[834][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[839][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[846][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_9      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_7[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_6      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[895][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[911][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[876][15]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[131][30]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[896][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[909][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[120][30]_i_5_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[129][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_5      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[911][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[916][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_8[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[902][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[130][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[916][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_8[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[917][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[919][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_9[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[879][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[907][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[876][31]_i_4_1      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[876][31]_i_5_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[879][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[896][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_27[0]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[913][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_6_1[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_3      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_5[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[876][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[903][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[905][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[904][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[117][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[876][15]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[123][31]_i_4_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_10     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[902][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[890][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[904][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[907][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[909][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[116][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_7      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[913][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_4      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[884][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_8      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[905][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[931][30]_i_3_2      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[928][31]_i_5        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[131][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_18     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_20     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_24     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_8[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[927][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[928][31]_i_5_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_6[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[922][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_6_2[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[931][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_5[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[934][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[936][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[936][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[125][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[939][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[939][23]_i_3        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[940][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[943][31]_i_3        | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_13     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_14     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_6[0]       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_27[3]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[921][14]_i_2_1      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[921][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[92][30]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_4[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_15     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_17     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[123][31]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[136][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[137][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_9[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_19     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_22     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[123][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_23     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[126][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[123][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_21     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[92][30]_i_3         | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[138][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[926][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[92][30]_i_3_1       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_0[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_0[2]      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[919][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_16     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[922][14]_i_5_25     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_7[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_0[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[931][30]_i_3_1      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[950][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[971][14]_i_3        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[956][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[970][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_0[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[974][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[950][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[966][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[96][30]_i_3         | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[960][23]_i_4        | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_1[0]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[972][14]_i_2        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[96][30]_i_3_0       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[972][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[944][30]_i_4        | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[957][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_4[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_6[2]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[966][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[967][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[13][31]_i_2_1[1]      | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_6[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[960][14]_i_2_0      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[974][31]_i_4        | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[967][31]_i_4_0      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1004][30]_i_3_0     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1009][31]_i_3       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[1008][31]_i_3       | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_4[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1006][31]_i_4_0     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1002][31]_i_3       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1007][31]_i_4_0     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[1013][31]_i_4_0     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_4[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[100][30]_i_3_0      | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[100][30]_i_3        | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1014][31]_i_3       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_5[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1015][14]_i_2_0     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[1010][31]_i_4       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[1016][30]_i_4       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_7[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1017][30]_i_5       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1005][14]_i_2       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1020][14]_i_3       | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[1010][31]_i_4_0     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_7[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_9[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[1005][31]_i_3       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[1006][31]_i_4       | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[1007][31]_i_4       | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[1000][30]_i_3_0     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[1013][31]_i_4       | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_0[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_0[1]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_1[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_2[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_2[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_2[3]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_3[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_4[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_1[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_3[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_4[0]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_3[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_4[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_1[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_0[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_2[0]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[296][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[177][31]_i_2[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[20][31]_i_4[2]      | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_5[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[20][31]_i_4[3]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[312][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[322][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[323][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[325][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[3][31]_i_3_0[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[3][31]_i_3_0[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_4[3]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_5[1]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[322][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[296][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[325][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[20][31]_i_4[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[314][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[312][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[325][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[404][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[415][31]_i_3_2[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[177][31]_i_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[20][31]_i_4[1]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[322][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[323][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[119][30]_i_6_5[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[296][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[335][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[335][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[397][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[415][31]_i_3_2[3]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[419][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[314][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[323][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[295][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[397][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[312][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[325][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[397][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[323][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[177][31]_i_2[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[295][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[3][31]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[294][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[295][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[312][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[3][31]_i_3_0[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[314][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[397][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[415][31]_i_3_2[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[295][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[314][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[404][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[404][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[415][31]_i_3_2[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[294][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[419][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[404][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[296][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[322][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[177][31]_i_2[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[294][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[294][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_3[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[42][15]_i_4_1[0]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_4[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_4[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[44][31]_i_3_1[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[520][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_3[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_4[2]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_4[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_4[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[443][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_5[0]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_5[1]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_2[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_5[2]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[582][31]_i_4[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[582][31]_i_4[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[419][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_1[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[44][31]_i_3_1[0]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_0[0]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[530][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[437][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[431][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[514][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[530][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[518][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_2[1]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[431][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[518][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[515][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[520][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_1[1]    | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[419][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_2[0]    | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_4[0]    | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[524][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[443][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[443][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[518][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_1[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[437][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[515][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[524][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[524][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[42][15]_i_4_1[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[515][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_0[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_0[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_0[2]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_1[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_2[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_2[2]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_3[2]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_4[3]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[42][31]_i_6_1[3]    | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[44][31]_i_3_1[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[530][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[431][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[443][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[520][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[530][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_1[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[562][15]_i_3_1[2]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_12[0]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_13[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_15[2]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_15[1]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_2[0]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_3[0]   | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_0[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_3[2]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_5[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_5[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_6[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_7[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_14[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_8[0]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_9[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_11[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_9[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_10[1]  | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_3[3]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[614][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[726][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_0[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_0[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_0[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_1[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_12[2]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_0[3]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_3[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[726][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_1[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_2[0]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_5[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_4[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_10[0]  | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[614][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_13[0]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_15[0]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_0[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_14[1]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_2[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_4[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_1[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_7[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_8[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_7[0]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_11[0]  | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_2[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_9[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_4[0]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_11[1]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_8[2]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_13[2]  | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[614][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_14[2]  | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_6[1]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[614][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[726][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_1[2]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_2[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_12[1]  | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_6[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_1[1]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_1[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[613][22]_i_6_10[2]  | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_9[3]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_3[2]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[799][31]_i_4[0]     | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[805][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[805][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[89][31]_i_3[1]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_6[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[898][31]_i_3[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[89][31]_i_3[3]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_3[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_9[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[799][31]_i_4[3]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_3[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_4[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_5[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_9[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_4[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_5[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_2[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[813][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_5[1]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[998][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_3[1]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_1[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[84][31]_i_3[1]      | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_7[1]   | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_2[2]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_8[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_2[1]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_4[0]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[998][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[998][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data__13[0]              | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_5[1]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_7[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_9[2]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[813][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_4[2]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[813][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_5[0]   | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_6[2]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_3[0]   | cpu/ram/SR_BUFG[0]                  |                6 |              8 |         1.33 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_7[0]   | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[84][31]_i_3[2]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[868][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[868][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[865][31]_i_4[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[898][31]_i_3[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[865][31]_i_4[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[898][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[84][31]_i_3[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[898][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[89][31]_i_3[0]      | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data[89][31]_i_3[2]      | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[799][31]_i_4[1]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[84][31]_i_3[3]      | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data[921][15]_i_2_1[1]   | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[805][31]_i_3[1]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_4[0]   | cpu/ram/SR_BUFG[0]                  |                8 |              8 |         1.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_6[0]   | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_8[2]   | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/data[799][31]_i_4[2]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data[868][31]_i_3[2]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data[747][31]_i_6_8[1]   | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data__17[0]              | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data__21[1]              | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/data__9[2]               | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_5[0]     | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/regPC/data__13[2]              | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_6[3]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data__21[0]              | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data__13[1]              | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data__17[1]              | cpu/ram/SR_BUFG[0]                  |                7 |              8 |         1.14 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_9[0]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/data__21[2]              | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/data__9[0]               | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/p_0_in__1[0]             | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__10[0]            | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[118][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_6_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_8[3]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[119][30]_i_7_0[0]     | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_27[2]    | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__7[0]             | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__18[1]            | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/regPC/p_0_in__22[0]            | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/alu/data[113][31]_i_4_27[1]    | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[148][30]_i_4_0[0]     | cpu/ram/SR_BUFG[0]                  |                1 |              8 |         8.00 |
|  clk_BUFG            | cpu/regPC/p_0_in__18[0]            | cpu/ram/SR_BUFG[0]                  |                2 |              8 |         4.00 |
|  clk_BUFG            | cpu/alu/data[141][30]_i_3_0[0]     | cpu/ram/SR_BUFG[0]                  |                5 |              8 |         1.60 |
|  clk_BUFG            | cpu/regPC/p_0_in__1[1]             | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_1[2]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[168][31]_i_3_2[1]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/alu/data[169][31]_i_4_0[1]     | cpu/ram/SR_BUFG[0]                  |                3 |              8 |         2.67 |
|  clk_BUFG            | cpu/alu/data[169][31]_i_4_0[2]     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  clk_BUFG            | cpu/regPC/data[876][23]_i_3_11     | cpu/ram/SR_BUFG[0]                  |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG       |                                    | clockDiv/counter[0]_i_1__0_n_1      |                6 |             21 |         3.50 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_26[0]        | cpu/ram/SR_BUFG[0]                  |               19 |             32 |         1.68 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_13[0]        | cpu/ram/SR_BUFG[0]                  |               20 |             32 |         1.60 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_22[0]        | cpu/ram/SR_BUFG[0]                  |               20 |             32 |         1.60 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_0[0]         | cpu/ram/SR_BUFG[0]                  |               18 |             32 |         1.78 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_21[0]        | cpu/ram/SR_BUFG[0]                  |               22 |             32 |         1.45 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_15[0]        | cpu/ram/SR_BUFG[0]                  |               14 |             32 |         2.29 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_17[0]        | cpu/ram/SR_BUFG[0]                  |               13 |             32 |         2.46 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_3[0]         | cpu/ram/SR_BUFG[0]                  |               17 |             32 |         1.88 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_11[0]        | cpu/ram/SR_BUFG[0]                  |               18 |             32 |         1.78 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_10[0]        | cpu/ram/SR_BUFG[0]                  |               22 |             32 |         1.45 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_4[0]         | cpu/ram/SR_BUFG[0]                  |               19 |             32 |         1.68 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_25[0]        | cpu/ram/SR_BUFG[0]                  |               18 |             32 |         1.78 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_5[0]         | cpu/ram/SR_BUFG[0]                  |               16 |             32 |         2.00 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_18[0]        | cpu/ram/SR_BUFG[0]                  |               15 |             32 |         2.13 |
|  clk_BUFG            | cpu/interrupt/E[0]                 | cpu/ram/SR_BUFG[0]                  |                8 |             32 |         4.00 |
|  clk_BUFG            | cpu/regfile/ledData[31]_i_5_0[0]   | cpu/ram/SR_BUFG[0]                  |                5 |             32 |         6.40 |
|  clk_BUFG            | cpu/regPC/E[0]                     | cpu/ram/SR_BUFG[0]                  |               21 |             32 |         1.52 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_1[0]         | cpu/ram/SR_BUFG[0]                  |               19 |             32 |         1.68 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_14[0]        | cpu/ram/SR_BUFG[0]                  |               25 |             32 |         1.28 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_2[0]         | cpu/ram/SR_BUFG[0]                  |               19 |             32 |         1.68 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_16[0]        | cpu/ram/SR_BUFG[0]                  |               20 |             32 |         1.60 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_19[0]        | cpu/ram/SR_BUFG[0]                  |               21 |             32 |         1.52 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_23[0]        | cpu/ram/SR_BUFG[0]                  |               13 |             32 |         2.46 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_24[0]        | cpu/ram/SR_BUFG[0]                  |               24 |             32 |         1.33 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_12[0]        | cpu/ram/SR_BUFG[0]                  |               14 |             32 |         2.29 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_20[0]        | cpu/ram/SR_BUFG[0]                  |               20 |             32 |         1.60 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_27[0]        | cpu/ram/SR_BUFG[0]                  |               15 |             32 |         2.13 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_28[0]        | cpu/ram/SR_BUFG[0]                  |               16 |             32 |         2.00 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_7[0]         | cpu/ram/SR_BUFG[0]                  |               19 |             32 |         1.68 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_8[0]         | cpu/ram/SR_BUFG[0]                  |               18 |             32 |         1.78 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_9[0]         | cpu/ram/SR_BUFG[0]                  |               24 |             32 |         1.33 |
|  pos_reg[31]_i_3_n_1 |                                    | display/p_0_in                      |                8 |             32 |         4.00 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_29[0]        | cpu/ram/SR_BUFG[0]                  |               13 |             32 |         2.46 |
|  clk_BUFG            | cpu/regPC/dout_reg[2]_6[0]         | cpu/ram/SR_BUFG[0]                  |               18 |             32 |         1.78 |
|  n_0_39397_BUFG      |                                    |                                     |               55 |            131 |         2.38 |
|  clk_BUFG            |                                    | cpu/ram/SR_BUFG[0]                  |              649 |           1569 |         2.42 |
+----------------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+


