Info: Starting: Create testbench Platform Designer system
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello.ipx
Info: qsys-generate /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello.qsys --testbench=SIMPLE --output-directory=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading IPBlinkLed_copy/niosHello.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding peripheral_LED_0 [peripheral_LED 0.1]
Progress: Parameterizing module peripheral_LED_0
Progress: Adding pio_1 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_1
Progress: Adding program_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module program_memory
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosHello.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosHello.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello.ipx
Progress: Loading IPBlinkLed_copy/niosHello.qsys
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/* matched 20 files in 0.00 seconds
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading IP/peripheral_LED_hw.tcl
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/*/* matched 355 files in 0.02 seconds
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello.ipx described 0 plugins, 3 paths, in 0.03 seconds
Progress: Loading testbench/niosHello_tb.qsys
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/* matched 12 files in 0.04 seconds
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/*/* matched 8 files in 0.00 seconds
Info: Reading index /home/sabrina/.altera.quartus/ip/18.0/ip_search_path/user_components.ipx
Progress: Loading IP/peripheral_LED_hw.tcl
Info: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/IP/**/* matched 3 files in 0.02 seconds
Info: /home/sabrina/.altera.quartus/ip/18.0/ip_search_path/user_components.ipx described 0 plugins, 1 paths, in 0.02 seconds
Info: /home/sabrina/.altera.quartus/ip/18.0/**/* matched 2 files in 0.02 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/sabrina/intelFPGA_lite/18.0/ip/altera/altera_components.ipx
Info: /home/sabrina/intelFPGA_lite/18.0/ip/altera/altera_components.ipx described 2031 plugins, 0 paths, in 0.21 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/ip/**/* matched 138 files in 0.21 seconds
Info: /home/sabrina/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/builtin.ipx
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index /home/sabrina/intelFPGA_lite/18.0/quartus/common/librarian/factories/index.ipx
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.03 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/common/librarian/factories/**/* matched 4 files in 0.03 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.32 seconds
Info: /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.32 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: niosHello
Info: TB_Gen: System design is: niosHello
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property but EXPORT_OF
Info: get_instance_property pio_1 CLASS_NAME
Info: get_instance_assignment pio_1 testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property peripheral_LED_0 CLASS_NAME
Info: get_instance_assignment peripheral_LED_0 testbench.partner.map.conduit_end
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : niosHello_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : niosHello_tb with clock and reset BFMs
Info: create_system niosHello_tb
Info: add_instance niosHello_inst niosHello 
Info: set_use_testbench_naming_pattern true niosHello
Info: get_instance_interfaces niosHello_inst
Info: get_instance_interface_property niosHello_inst but CLASS_NAME
Info: get_instance_interface_property niosHello_inst clk CLASS_NAME
Info: get_instance_interface_property niosHello_inst leds CLASS_NAME
Info: get_instance_interface_property niosHello_inst reset CLASS_NAME
Info: get_instance_interface_property niosHello_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property niosHello_inst clk CLASS_NAME
Info: add_instance niosHello_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property niosHello_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value niosHello_inst clk clockRate
Info: set_instance_parameter_value niosHello_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value niosHello_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property niosHello_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property niosHello_inst clk CLASS_NAME
Info: get_instance_interfaces niosHello_inst_clk_bfm
Info: get_instance_interface_property niosHello_inst_clk_bfm clk CLASS_NAME
Info: add_connection niosHello_inst_clk_bfm.clk niosHello_inst.clk
Info: get_instance_interface_property niosHello_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property niosHello_inst reset CLASS_NAME
Info: add_instance niosHello_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property niosHello_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports niosHello_inst reset
Info: get_instance_interface_port_property niosHello_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property niosHello_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value niosHello_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value niosHello_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property niosHello_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces niosHello_inst_reset_bfm
Info: get_instance_interface_property niosHello_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property niosHello_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property niosHello_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value niosHello_inst reset associatedClock
Info: get_instance_interfaces niosHello_inst_clk_bfm
Info: get_instance_interface_property niosHello_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: niosHello_inst_reset_bfm is not associated to any clock; connecting niosHello_inst_reset_bfm to 'niosHello_inst_clk_bfm.clk'
Warning: TB_Gen: niosHello_inst_reset_bfm is not associated to any clock; connecting niosHello_inst_reset_bfm to 'niosHello_inst_clk_bfm.clk'
Info: add_connection niosHello_inst_clk_bfm.clk niosHello_inst_reset_bfm.clk
Info: get_instance_interface_property niosHello_inst reset CLASS_NAME
Info: get_instance_interfaces niosHello_inst_reset_bfm
Info: get_instance_interface_property niosHello_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property niosHello_inst_reset_bfm reset CLASS_NAME
Info: add_connection niosHello_inst_reset_bfm.reset niosHello_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: niosHello_tb.qsys
Info: TB_Gen: Saving testbench system: niosHello_tb.qsys
Info: save_system niosHello_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello_tb.qsys
Info: Done
Info: qsys-generate /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello_tb/simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading testbench/niosHello_tb.qsys
Progress: Reading input file
Progress: Adding niosHello_inst [niosHello 1.0]
Progress: Parameterizing module niosHello_inst
Progress: Adding niosHello_inst_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module niosHello_inst_clk_bfm
Progress: Adding niosHello_inst_reset_bfm [altera_avalon_reset_source 18.0]
Progress: Parameterizing module niosHello_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosHello_tb.niosHello_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: niosHello_tb.niosHello_inst.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosHello_tb.niosHello_inst_clk_bfm: Elaborate: altera_clock_source
Info: niosHello_tb.niosHello_inst_clk_bfm:            $Revision: #2 $
Info: niosHello_tb.niosHello_inst_clk_bfm:            $Date: 2018/03/09 $
Info: niosHello_tb.niosHello_inst_reset_bfm: Elaborate: altera_reset_source
Info: niosHello_tb.niosHello_inst_reset_bfm:            $Revision: #2 $
Info: niosHello_tb.niosHello_inst_reset_bfm:            $Date: 2018/03/09 $
Info: niosHello_tb.niosHello_inst_reset_bfm: Reset is negatively asserted.
Warning: niosHello_tb.niosHello_inst: niosHello_inst.but must be exported, or connected to a matching conduit.
Warning: niosHello_tb.niosHello_inst: niosHello_inst.leds must be exported, or connected to a matching conduit.
Info: niosHello_tb: Generating niosHello_tb "niosHello_tb" for SIM_VHDL
Info: niosHello_inst: "niosHello_tb" instantiated niosHello "niosHello_inst"
Info: niosHello_inst_clk_bfm: "niosHello_tb" instantiated altera_avalon_clock_source "niosHello_inst_clk_bfm"
Info: niosHello_inst_reset_bfm: "niosHello_tb" instantiated altera_avalon_reset_source "niosHello_inst_reset_bfm"
Info: jtag_uart_0: Starting RTL generation for module 'niosHello_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosHello_jtag_uart_0 --dir=/tmp/alt7785_5913386734413433633.dir/0033_jtag_uart_0_gen/ --quartus_dir=/home/sabrina/intelFPGA_lite/18.0/quartus --vhdl --config=/tmp/alt7785_5913386734413433633.dir/0033_jtag_uart_0_gen//niosHello_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0033_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'niosHello_jtag_uart_0'
Info: jtag_uart_0: "niosHello_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "niosHello_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosHello_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_onchip_memory2_0 --dir=/tmp/alt7785_5913386734413433633.dir/0034_onchip_memory2_0_gen/ --quartus_dir=/home/sabrina/intelFPGA_lite/18.0/quartus --vhdl --config=/tmp/alt7785_5913386734413433633.dir/0034_onchip_memory2_0_gen//niosHello_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0034_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosHello_onchip_memory2_0'
Info: onchip_memory2_0: "niosHello_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: peripheral_LED_0: "niosHello_inst" instantiated peripheral_LED "peripheral_LED_0"
Info: pio_1: Starting RTL generation for module 'niosHello_pio_1'
Info: pio_1:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosHello_pio_1 --dir=/tmp/alt7785_5913386734413433633.dir/0036_pio_1_gen/ --quartus_dir=/home/sabrina/intelFPGA_lite/18.0/quartus --vhdl --config=/tmp/alt7785_5913386734413433633.dir/0036_pio_1_gen//niosHello_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0036_pio_1_gen/  ]
Info: pio_1: Done RTL generation for module 'niosHello_pio_1'
Info: pio_1: "niosHello_inst" instantiated altera_avalon_pio "pio_1"
Info: program_memory: Starting RTL generation for module 'niosHello_program_memory'
Info: program_memory:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosHello_program_memory --dir=/tmp/alt7785_5913386734413433633.dir/0037_program_memory_gen/ --quartus_dir=/home/sabrina/intelFPGA_lite/18.0/quartus --vhdl --config=/tmp/alt7785_5913386734413433633.dir/0037_program_memory_gen//niosHello_program_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0037_program_memory_gen/  ]
Info: program_memory: Done RTL generation for module 'niosHello_program_memory'
Info: program_memory: "niosHello_inst" instantiated altera_avalon_onchip_memory2 "program_memory"
Info: timer_0: Starting RTL generation for module 'niosHello_timer_0'
Info: timer_0:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64//perl/bin/perl -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosHello_timer_0 --dir=/tmp/alt7785_5913386734413433633.dir/0038_timer_0_gen/ --quartus_dir=/home/sabrina/intelFPGA_lite/18.0/quartus --vhdl --config=/tmp/alt7785_5913386734413433633.dir/0038_timer_0_gen//niosHello_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0038_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'niosHello_timer_0'
Info: timer_0: "niosHello_inst" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosHello_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosHello_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "niosHello_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/sabrina/intelFPGA_lite/18.0/quartus/linux64//eperlcmd -I /home/sabrina/intelFPGA_lite/18.0/quartus/linux64//perl/lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/sabrina/intelFPGA_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosHello_nios2_gen2_0_cpu --dir=/tmp/alt7785_5913386734413433633.dir/0041_cpu_gen/ --quartus_bindir=/home/sabrina/intelFPGA_lite/18.0/quartus/linux64/ --verilog --config=/tmp/alt7785_5913386734413433633.dir/0041_cpu_gen//niosHello_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7785_5913386734413433633.dir/0041_cpu_gen/  ]
Info: cpu: # 2018.09.11 08:31:42 (*) Starting Nios II generation
Info: cpu: # 2018.09.11 08:31:42 (*)   Checking for plaintext license.
Info: cpu: # 2018.09.11 08:31:43 (*)   Plaintext license not found.
Info: cpu: # 2018.09.11 08:31:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.09.11 08:31:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.09.11 08:31:43 (*)   Creating all objects for CPU
Info: cpu: # 2018.09.11 08:31:44 (*)   Creating '/tmp/alt7785_5913386734413433633.dir/0041_cpu_gen//niosHello_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2018.09.11 08:31:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.09.11 08:31:44 (*)   Creating plain-text RTL
Info: cpu: # 2018.09.11 08:31:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosHello_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/niosHello_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: niosHello_tb: Done "niosHello_tb" with 33 modules, 56 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello_tb.spd --output-directory=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello_tb.spd --output-directory=/home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sabrina/GitHub/EmbarcadosAvancados/IPBlinkLed_copy/niosHello/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
