<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn250705191744"></A><B><U><big>pn250705191744</big></U></B>
#Start recording tcl command: 7/5/2025 14:34:38
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project new -name "clk_routing" -impl "clk_routing" -dev LFE5U-25F-6BG256C -synthesis "synplify"
prj_project save
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_adc/adc.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_rgmii/rgmii.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ulpi/ulpi.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/ecp5_top.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/testbench_clk_routing.sv"
pwc_command new -project "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.pcf"
prj_src add -exclude "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.pcf"
prj_src enable "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.pcf"
prj_src remove "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.pcf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v"
prj_src remove "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/ecp5_top.v"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/clk_routing.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src syn_sim -src "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/testbench_clk_routing.sv" SimulateOnly
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
pwc_command exit
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_project save
prj_project close
#Stop recording: 7/5/2025 19:17:44



<A name="pn250705221130"></A><B><U><big>pn250705221130</big></U></B>
#Start recording tcl command: 7/5/2025 19:28:58
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_run Export -impl clk_routing -task TimingSimFileVlg
prj_run Export -impl clk_routing -task TimingSimFileVHD
prj_run Export -impl clk_routing -task Bitgen
prj_run PAR -impl clk_routing -task IOTiming
prj_run PAR -impl clk_routing -task PARTrace
prj_run PAR -impl clk_routing -task IOTiming
prj_run Export -impl clk_routing -task IBIS
prj_run Export -impl clk_routing -task TimingSimFileVlg
prj_run Export -impl clk_routing -task TimingSimFileVHD
prj_run Export -impl clk_routing -task Bitgen
prj_run Export -impl clk_routing -task Bitgen
prj_run Export -impl clk_routing -task Promgen
prj_run Map -impl clk_routing -task MapVerilogSimFile
prj_run PAR -impl clk_routing -task IOTiming
prj_run Translate -impl clk_routing
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/simulation/simulation.spf"
#Stop recording: 7/5/2025 22:11:30



<A name="pn250706105016"></A><B><U><big>pn250706105016</big></U></B>
#Start recording tcl command: 7/5/2025 22:11:50
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
#Stop recording: 7/6/2025 10:50:16



<A name="pn250706105744"></A><B><U><big>pn250706105744</big></U></B>
#Start recording tcl command: 7/6/2025 10:51:48
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
#Stop recording: 7/6/2025 10:57:44



<A name="pn250706111632"></A><B><U><big>pn250706111632</big></U></B>
#Start recording tcl command: 7/6/2025 10:58:06
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
prj_run Synthesis -impl clk_routing -task Synplify_Synthesis
prj_run Synthesis -impl clk_routing
prj_run Synthesis -impl clk_routing
#Stop recording: 7/6/2025 11:16:32



<A name="pn250706113414"></A><B><U><big>pn250706113414</big></U></B>
#Start recording tcl command: 7/6/2025 11:22:21
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
prj_run Synthesis -impl clk_routing
#Stop recording: 7/6/2025 11:34:14



<A name="pn250706123232"></A><B><U><big>pn250706123232</big></U></B>
#Start recording tcl command: 7/6/2025 12:27:03
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
prj_run Synthesis -impl clk_routing -forceOne
#Stop recording: 7/6/2025 12:32:32



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
