<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2021.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>5.000</TargetClockPeriod>
  <AchievedClockPeriod>2.406</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.406</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.406</CP_SYNTH>
  <CP_TARGET>5.000</CP_TARGET>
  <SLACK_FINAL>2.594</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.594</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.594</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.594</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>266</FF>
    <LATCH>0</LATCH>
    <LUT>80</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="iclarke" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="2">regslice_both_current_out_U regslice_both_data_in_U</SubModules>
    <Resources FF="266" LUT="80" LogicLUT="80"/>
    <LocalResources FF="2" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/regslice_both_current_out_U" BINDMODULE="iclarke_regslice_both" DEPTH="1" FILE_NAME="iclarke.vhd" ORIG_REF_NAME="iclarke_regslice_both">
    <Resources FF="132" LUT="40" LogicLUT="40"/>
  </RtlModule>
  <RtlModule CELL="U0/regslice_both_data_in_U" BINDMODULE="iclarke_regslice_both" DEPTH="1" FILE_NAME="iclarke.vhd" ORIG_REF_NAME="iclarke_regslice_both">
    <Resources FF="132" LUT="39" LogicLUT="39"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.153" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.340" ENDPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="2.594" STARTPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="81"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="101"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.153" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.340" ENDPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="2.594" STARTPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="81"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="101"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.153" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.340" ENDPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="2.594" STARTPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="81"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="101"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.153" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.340" ENDPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="2.594" STARTPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="81"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="101"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.153" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.340" ENDPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="2.594" STARTPOINT_PIN="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="81"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="12"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="101"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/iclarke_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/iclarke_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/iclarke_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/iclarke_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/iclarke_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/iclarke_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
