<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91sam9_smc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91sam9_smc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91sam9_smc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Andrew Victor</span>
<span class="cm"> * Copyright (C) 2007 Atmel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * Static Memory Controllers (SMC) - System peripherals registers.</span>
<span class="cm"> * Based on AT91SAM9261 datasheet revision D.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91SAM9_SMC_H</span>
<span class="cp">#define AT91SAM9_SMC_H</span>

<span class="cp">#include &lt;mach/cpu.h&gt;</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">struct</span> <span class="n">sam9_smc_config</span> <span class="p">{</span>
	<span class="cm">/* Setup register */</span>
	<span class="n">u8</span> <span class="n">ncs_read_setup</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nrd_setup</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ncs_write_setup</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nwe_setup</span><span class="p">;</span>

	<span class="cm">/* Pulse register */</span>
	<span class="n">u8</span> <span class="n">ncs_read_pulse</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nrd_pulse</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ncs_write_pulse</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nwe_pulse</span><span class="p">;</span>

	<span class="cm">/* Cycle register */</span>
	<span class="n">u16</span> <span class="n">read_cycle</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">write_cycle</span><span class="p">;</span>

	<span class="cm">/* Mode register */</span>
	<span class="n">u32</span> <span class="n">mode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tdf_cycles</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">sam9_smc_configure</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sam9_smc_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sam9_smc_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sam9_smc_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sam9_smc_read_mode</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sam9_smc_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sam9_smc_write_mode</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cs</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sam9_smc_config</span> <span class="o">*</span><span class="n">config</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#define AT91_SMC_SETUP		0x00				</span><span class="cm">/* Setup Register for CS n */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_NWESETUP	(0x3f &lt;&lt; 0)			</span><span class="cm">/* NWE Setup Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NWESETUP_(x)	((x) &lt;&lt; 0)</span>
<span class="cp">#define		AT91_SMC_NCS_WRSETUP	(0x3f &lt;&lt; 8)			</span><span class="cm">/* NCS Setup Length in Write Access */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NCS_WRSETUP_(x)	((x) &lt;&lt; 8)</span>
<span class="cp">#define		AT91_SMC_NRDSETUP	(0x3f &lt;&lt; 16)			</span><span class="cm">/* NRD Setup Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NRDSETUP_(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#define		AT91_SMC_NCS_RDSETUP	(0x3f &lt;&lt; 24)			</span><span class="cm">/* NCS Setup Length in Read Access */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NCS_RDSETUP_(x)	((x) &lt;&lt; 24)</span>

<span class="cp">#define AT91_SMC_PULSE		0x04				</span><span class="cm">/* Pulse Register for CS n */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_NWEPULSE	(0x7f &lt;&lt;  0)			</span><span class="cm">/* NWE Pulse Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NWEPULSE_(x)	((x) &lt;&lt; 0)</span>
<span class="cp">#define		AT91_SMC_NCS_WRPULSE	(0x7f &lt;&lt;  8)			</span><span class="cm">/* NCS Pulse Length in Write Access */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NCS_WRPULSE_(x)((x) &lt;&lt; 8)</span>
<span class="cp">#define		AT91_SMC_NRDPULSE	(0x7f &lt;&lt; 16)			</span><span class="cm">/* NRD Pulse Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NRDPULSE_(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#define		AT91_SMC_NCS_RDPULSE	(0x7f &lt;&lt; 24)			</span><span class="cm">/* NCS Pulse Length in Read Access */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NCS_RDPULSE_(x)((x) &lt;&lt; 24)</span>

<span class="cp">#define AT91_SMC_CYCLE		0x08				</span><span class="cm">/* Cycle Register for CS n */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_NWECYCLE	(0x1ff &lt;&lt; 0 )			</span><span class="cm">/* Total Write Cycle Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NWECYCLE_(x)	((x) &lt;&lt; 0)</span>
<span class="cp">#define		AT91_SMC_NRDCYCLE	(0x1ff &lt;&lt; 16)			</span><span class="cm">/* Total Read Cycle Length */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_NRDCYCLE_(x)	((x) &lt;&lt; 16)</span>

<span class="cp">#define AT91_SMC_MODE		0x0c				</span><span class="cm">/* Mode Register for CS n */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_READMODE	(1 &lt;&lt;  0)			</span><span class="cm">/* Read Mode */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_WRITEMODE	(1 &lt;&lt;  1)			</span><span class="cm">/* Write Mode */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_EXNWMODE	(3 &lt;&lt;  4)			</span><span class="cm">/* NWAIT Mode */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_EXNWMODE_DISABLE	(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SMC_EXNWMODE_FROZEN	(2 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_SMC_EXNWMODE_READY		(3 &lt;&lt; 4)</span>
<span class="cp">#define		AT91_SMC_BAT		(1 &lt;&lt;  8)			</span><span class="cm">/* Byte Access Type */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_BAT_SELECT		(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SMC_BAT_WRITE		(1 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_SMC_DBW		(3 &lt;&lt; 12)			</span><span class="cm">/* Data Bus Width */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_DBW_8			(0 &lt;&lt; 12)</span>
<span class="cp">#define			AT91_SMC_DBW_16			(1 &lt;&lt; 12)</span>
<span class="cp">#define			AT91_SMC_DBW_32			(2 &lt;&lt; 12)</span>
<span class="cp">#define		AT91_SMC_TDF		(0xf &lt;&lt; 16)			</span><span class="cm">/* Data Float Time. */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_TDF_(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define		AT91_SMC_TDFMODE	(1 &lt;&lt; 20)			</span><span class="cm">/* TDF Optimization - Enabled */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_PMEN		(1 &lt;&lt; 24)			</span><span class="cm">/* Page Mode Enabled */</span><span class="cp"></span>
<span class="cp">#define		AT91_SMC_PS		(3 &lt;&lt; 28)			</span><span class="cm">/* Page Size */</span><span class="cp"></span>
<span class="cp">#define			AT91_SMC_PS_4			(0 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_SMC_PS_8			(1 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_SMC_PS_16			(2 &lt;&lt; 28)</span>
<span class="cp">#define			AT91_SMC_PS_32			(3 &lt;&lt; 28)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
