# 1 "../arch/arm64/boot/dts/qcom/sdm845-mtp.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/sdm845-mtp.dts" 2







/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/sdm845.dtsi" 1







# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sdm845.h" 1
# 9 "../arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "../arch/arm64/boot/dts/qcom/sdm845.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 12 "../arch/arm64/boot/dts/qcom/sdm845.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  i2c12 = &i2c12;
  i2c13 = &i2c13;
  i2c14 = &i2c14;
  i2c15 = &i2c15;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
  spi5 = &spi5;
  spi6 = &spi6;
  spi7 = &spi7;
  spi8 = &spi8;
  spi9 = &spi9;
  spi10 = &spi10;
  spi11 = &spi11;
  spi12 = &spi12;
  spi13 = &spi13;
  spi14 = &spi14;
  spi15 = &spi15;
 };

 chosen { };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  memory@85fc0000 {
   reg = <0 0x85fc0000 0 0x20000>;
   no-map;
  };

  memory@85fe0000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x85fe0000 0x0 0x20000>;
   no-map;
  };

  smem_mem: memory@86000000 {
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
  };

  memory@86200000 {
   reg = <0 0x86200000 0 0x2d00000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
          compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&L2_100>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&L2_200>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&L2_300>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x400>;
   enable-method = "psci";
   next-level-cache = <&L2_400>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x500>;
   enable-method = "psci";
   next-level-cache = <&L2_500>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x600>;
   enable-method = "psci";
   next-level-cache = <&L2_600>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo385";
   reg = <0x0 0x700>;
   enable-method = "psci";
   next-level-cache = <&L2_700>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_regs 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sdm845";
   reg = <0x100000 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x8c0000 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 100>,
     <&gcc 101>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0x880000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0x880000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0x884000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0x884000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0x888000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0x888000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x88c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0x88c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0x890000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0x890000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0x894000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0x894000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c6: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0x898000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0x898000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c7: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x89c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0x89c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0xac0000 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 102>,
     <&gcc 103>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa80000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0xa80000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa84000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0xa84000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart9: serial@a84000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0xa84000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_default>;
    interrupts = <0 354 4>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa88000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0xa88000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa8c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0xa8c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa90000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0xa90000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa94000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0xa94000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa98000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 359 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0xa98000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi14_default>;
    interrupts = <0 359 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0xa9c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 360 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0xa9c000 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi15_default>;
    interrupts = <0 360 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  tcsr_mutex_regs: syscon@1f40000 {
   compatible = "syscon";
   reg = <0x1f40000 0x40000>;
  };

  tlmm: pinctrl@3400000 {
   compatible = "qcom,sdm845-pinctrl";
   reg = <0x03400000 0xc00000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   qup_i2c0_default: qup-i2c0-default {
    pinmux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };
   };

   qup_i2c1_default: qup-i2c1-default {
    pinmux {
     pins = "gpio17", "gpio18";
     function = "qup1";
    };
   };

   qup_i2c2_default: qup-i2c2-default {
    pinmux {
     pins = "gpio27", "gpio28";
     function = "qup2";
    };
   };

   qup_i2c3_default: qup-i2c3-default {
    pinmux {
     pins = "gpio41", "gpio42";
     function = "qup3";
    };
   };

   qup_i2c4_default: qup-i2c4-default {
    pinmux {
     pins = "gpio89", "gpio90";
     function = "qup4";
    };
   };

   qup_i2c5_default: qup-i2c5-default {
    pinmux {
     pins = "gpio85", "gpio86";
     function = "qup5";
    };
   };

   qup_i2c6_default: qup-i2c6-default {
    pinmux {
     pins = "gpio45", "gpio46";
     function = "qup6";
    };
   };

   qup_i2c7_default: qup-i2c7-default {
    pinmux {
     pins = "gpio93", "gpio94";
     function = "qup7";
    };
   };

   qup_i2c8_default: qup-i2c8-default {
    pinmux {
     pins = "gpio65", "gpio66";
     function = "qup8";
    };
   };

   qup_i2c9_default: qup-i2c9-default {
    pinmux {
     pins = "gpio6", "gpio7";
     function = "qup9";
    };
   };

   qup_i2c10_default: qup-i2c10-default {
    pinmux {
     pins = "gpio55", "gpio56";
     function = "qup10";
    };
   };

   qup_i2c11_default: qup-i2c11-default {
    pinmux {
     pins = "gpio31", "gpio32";
     function = "qup11";
    };
   };

   qup_i2c12_default: qup-i2c12-default {
    pinmux {
     pins = "gpio49", "gpio50";
     function = "qup12";
    };
   };

   qup_i2c13_default: qup-i2c13-default {
    pinmux {
     pins = "gpio105", "gpio106";
     function = "qup13";
    };
   };

   qup_i2c14_default: qup-i2c14-default {
    pinmux {
     pins = "gpio33", "gpio34";
     function = "qup14";
    };
   };

   qup_i2c15_default: qup-i2c15-default {
    pinmux {
     pins = "gpio81", "gpio82";
     function = "qup15";
    };
   };

   qup_spi0_default: qup-spi0-default {
    pinmux {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     function = "qup0";
    };
   };

   qup_spi1_default: qup-spi1-default {
    pinmux {
     pins = "gpio17", "gpio18",
            "gpio19", "gpio20";
     function = "qup1";
    };
   };

   qup_spi2_default: qup-spi2-default {
    pinmux {
     pins = "gpio27", "gpio28",
            "gpio29", "gpio30";
     function = "qup2";
    };
   };

   qup_spi3_default: qup-spi3-default {
    pinmux {
     pins = "gpio41", "gpio42",
            "gpio43", "gpio44";
     function = "qup3";
    };
   };

   qup_spi4_default: qup-spi4-default {
    pinmux {
     pins = "gpio89", "gpio90",
            "gpio91", "gpio92";
     function = "qup4";
    };
   };

   qup_spi5_default: qup-spi5-default {
    pinmux {
     pins = "gpio85", "gpio86",
            "gpio87", "gpio88";
     function = "qup5";
    };
   };

   qup_spi6_default: qup-spi6-default {
    pinmux {
     pins = "gpio45", "gpio46",
            "gpio47", "gpio48";
     function = "qup6";
    };
   };

   qup_spi7_default: qup-spi7-default {
    pinmux {
     pins = "gpio93", "gpio94",
            "gpio95", "gpio96";
     function = "qup7";
    };
   };

   qup_spi8_default: qup-spi8-default {
    pinmux {
     pins = "gpio65", "gpio66",
            "gpio67", "gpio68";
     function = "qup8";
    };
   };

   qup_spi9_default: qup-spi9-default {
    pinmux {
     pins = "gpio6", "gpio7",
            "gpio4", "gpio5";
     function = "qup9";
    };
   };

   qup_spi10_default: qup-spi10-default {
    pinmux {
     pins = "gpio55", "gpio56",
            "gpio53", "gpio54";
     function = "qup10";
    };
   };

   qup_spi11_default: qup-spi11-default {
    pinmux {
     pins = "gpio31", "gpio32",
            "gpio33", "gpio34";
     function = "qup11";
    };
   };

   qup_spi12_default: qup-spi12-default {
    pinmux {
     pins = "gpio49", "gpio50",
            "gpio51", "gpio52";
     function = "qup12";
    };
   };

   qup_spi13_default: qup-spi13-default {
    pinmux {
     pins = "gpio105", "gpio106",
            "gpio107", "gpio108";
     function = "qup13";
    };
   };

   qup_spi14_default: qup-spi14-default {
    pinmux {
     pins = "gpio33", "gpio34",
            "gpio31", "gpio32";
     function = "qup14";
    };
   };

   qup_spi15_default: qup-spi15-default {
    pinmux {
     pins = "gpio81", "gpio82",
            "gpio83", "gpio84";
     function = "qup15";
    };
   };

   qup_uart9_default: qup-uart9-default {
    pinmux {
     pins = "gpio4", "gpio5";
     function = "qup9";
    };
   };
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
   reg = <0xc263000 0x1ff>,
         <0xc222000 0x1ff>;
   #qcom,sensors = <13>;
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sdm845-tsens", "qcom,tsens-v2";
   reg = <0xc265000 0x1ff>,
         <0xc223000 0x1ff>;
   #qcom,sensors = <8>;
   #thermal-sensor-cells = <1>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0xc440000 0x1100>,
         <0xc600000 0x2000000>,
         <0xe600000 0x100000>,
         <0xe700000 0xa0000>,
         <0xc40a000 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 481 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  apss_shared: mailbox@17990000 {
   compatible = "qcom,sdm845-apss-shared";
   reg = <0x17990000 0x1000>;
   #mbox-cells = <1>;
  };

  apps_rsc: rsc@179c0000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x179c0000 0x10000>,
         <0x179d0000 0x10000>,
         <0x179e0000 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sdm845-rpmh-clk";
    #clock-cells = <1>;
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x17a00000 0x10000>,
         <0x17a60000 0x100000>;
   interrupts = <1 9 4>;

   gic-its@17a40000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0x17a40000 0x20000>;
    status = "disabled";
   };
  };

  timer@17c90000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x17c90000 0x1000>;

   frame@17ca0000 {
    frame-number = <0>;
    interrupts = <0 7 4>,
          <0 6 4>;
    reg = <0x17ca0000 0x1000>,
          <0x17cb0000 0x1000>;
   };

   frame@17cc0000 {
    frame-number = <1>;
    interrupts = <0 8 4>;
    reg = <0x17cc0000 0x1000>;
    status = "disabled";
   };

   frame@17cd0000 {
    frame-number = <2>;
    interrupts = <0 9 4>;
    reg = <0x17cd0000 0x1000>;
    status = "disabled";
   };

   frame@17ce0000 {
    frame-number = <3>;
    interrupts = <0 10 4>;
    reg = <0x17ce0000 0x1000>;
    status = "disabled";
   };

   frame@17cf0000 {
    frame-number = <4>;
    interrupts = <0 11 4>;
    reg = <0x17cf0000 0x1000>;
    status = "disabled";
   };

   frame@17d00000 {
    frame-number = <5>;
    interrupts = <0 12 4>;
    reg = <0x17d00000 0x1000>;
    status = "disabled";
   };

   frame@17d10000 {
    frame-number = <6>;
    interrupts = <0 13 4>;
    reg = <0x17d10000 0x1000>;
    status = "disabled";
   };
  };
 };
};
# 11 "../arch/arm64/boot/dts/qcom/sdm845-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SDM845 MTP";
 compatible = "qcom,sdm845-mtp";

 aliases {
  serial0 = &uart9;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&i2c10 {
 status = "okay";
 clock-frequency = <400000>;
};

&qupv3_id_1 {
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <81 4>;
};

&uart9 {
 status = "okay";
};



&qup_i2c10_default {
 pinconf {
  pins = "gpio55", "gpio56";
  drive-strength = <2>;
  bias-disable;
 };
};

&qup_uart9_default {
 pinconf-tx {
  pins = "gpio4";
  drive-strength = <2>;
  bias-disable;
 };

 pinconf-rx {
  pins = "gpio5";
  drive-strength = <2>;
  bias-pull-up;
 };
};
