module and_1_16(out,in);
	input[15:0] in;
	output out;
	wire w1,w2;
	and_1_8 a1(w1,in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7]);
	and_1_8 a2(w2,in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7]);
	and a3(out,w1,w2);
endmodule
