Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 18 19:45:07 2025
| Host         : DESKTOP-73FLU5D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tragaperrasASMBasys3_control_sets_placed.rpt
| Design       : tragaperrasASMBasys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              37 |           13 |
| No           | Yes                   | No                     |              46 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              58 |           15 |
| Yes          | Yes                   | No                     |              64 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                              |                                   |                                 |                2 |              2 |         1.00 |
|  tragaperrasASM_i/divisor_i/cuenta_reg[1]_1 | tragaperrasASM_i/en_cont1         | rst_IBUF                        |                1 |              4 |         4.00 |
|  tragaperrasASM_i/divisor_i/cuenta_reg[1]_0 | tragaperrasASM_i/en_cont1         | rst_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                              | tragaperrasASM_i/divisor_i/E[0]   | rst_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                              | debouncer_fin/count[0]_i_1__0_n_0 | rst_IBUF                        |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                              | debouncer_incio/count[0]_i_1_n_0  | rst_IBUF                        |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                              |                                   | efectosLEDs_i/cuenta[0]_i_1_n_0 |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                              |                                   | rst_IBUF                        |               18 |             57 |         3.17 |
|  clk_IBUF_BUFG                              | efectosLEDs_i/eqOp                | rst_IBUF                        |               24 |             64 |         2.67 |
+---------------------------------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+


