/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 14692
License: Customer

Current time: 	Tue Nov 27 15:52:59 PST 2018
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 99 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	C:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	Chelsea
User home directory: C:/Users/Chelsea
User working directory: C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.2
RDI_DATADIR: C:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/Chelsea/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/Chelsea/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/Chelsea/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project/vivado.log
Vivado journal file location: 	C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project/vivado.jou
Engine tmp dir: 	C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project/.Xil/Vivado-14692-LAPTOP-VQA3KK4R

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.2
XILINX_SDK: C:/Xilinx/SDK/2018.2
XILINX_VIVADO: C:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.2


GUI allocated memory:	195 MB
GUI max memory:		3,052 MB
Engine allocated memory: 490 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\Chelsea\Documents\GitHub\ECE540FinalProject\Vivado\runnable_project\runnable_project.xpr. Version: Vivado v2018.2 
// bx (ck):  Open Project : addNotify
// [GUI Memory]: 50 MB (+49935kb) [00:00:09]
// [Engine Memory]: 460 MB (+330910kb) [00:00:09]
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// Tcl Message: open_project C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project/runnable_project.xpr 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Engine heap size: 523 MB. GUI used memory: 34 MB. Current time: 11/27/18 3:53:01 PM PST
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 583 MB (+104530kb) [00:00:15]
// [GUI Memory]: 62 MB (+10152kb) [00:00:17]
// [Engine Memory]: 617 MB (+5477kb) [00:00:17]
// Tcl Message: open_project C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project/runnable_project.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'E:/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/ECE540FinalProject.ipdefs/rojobot31_0_0'; using path 'E:/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/ECE540FinalProject.ipdefs/rojobot31_0_0' instead. INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/ECE540FinalProject.ipdefs/rojobot31_0_0'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 847.195 ; gain = 150.906 
// [GUI Memory]: 70 MB (+4978kb) [00:00:22]
// Project name: runnable_project; location: C:/Users/Chelsea/Documents/GitHub/ECE540FinalProject/Vivado/runnable_project; part: xc7a100tcsg324-1
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (mfp_nexys4_ddr.v) elapsed time: 0.2s
// [GUI Memory]: 76 MB (+2211kb) [00:00:32]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, false); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2); // B (D, ck)
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// [GUI Memory]: 81 MB (+1247kb) [00:00:42]
// [GUI Memory]: 85 MB (+387kb) [00:00:47]
// Elapsed time: 38 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 159, 128); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 159, 128); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 159, 127, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 245, 93); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 230, 47); // ce (w, ck)
// Elapsed time: 27 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 102, 87); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 661, 68); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// [Engine Memory]: 652 MB (+4387kb) [00:02:00]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1514 ms. Increasing delay to 3000 ms.
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 656, 96); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 551, 177); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 441, 92); // ce (w, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 657 MB. GUI used memory: 51 MB. Current time: 11/27/18 3:55:12 PM PST
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, mfp_ahb_const.vh]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, mfp_ahb_const.vh]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("mfp_ahb_const.vh", 36, 91); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// Elapsed time: 10 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 220, 96); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 222, 60); // ce (w, ck)
// [GUI Memory]: 92 MB (+2430kb) [00:03:28]
