

================================================================
== Vivado HLS Report for 'FFT_stages'
================================================================
* Date:           Mon Dec 16 22:38:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ELD_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  171|  171|  171|  171|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- stage1     |   32|   32|         8|          -|          -|     4|    no    |
        |- stage2     |   72|   72|        36|          -|          -|     2|    no    |
        | + stage2.1  |   34|   34|        17|          -|          -|     2|    no    |
        |- stage3     |   64|   64|        16|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 28 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 11 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%temp1_real = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 44 'alloca' 'temp1_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%temp1_imag = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 45 'alloca' 'temp1_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%temp2_real = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 46 'alloca' 'temp2_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%temp2_imag = alloca [8 x float], align 4" [ELD_project/solution1/fft.c:23]   --->   Operation 47 'alloca' 'temp2_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [ELD_project/solution1/fft.c:28]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 49 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_0, i32 3)" [ELD_project/solution1/fft.c:28]   --->   Operation 50 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.preheader1.preheader, label %2" [ELD_project/solution1/fft.c:28]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %i_0 to i64" [ELD_project/solution1/fft.c:29]   --->   Operation 53 'zext' 'zext_ln29' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_input_real_addr = getelementptr [8 x float]* %FFT_input_real, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 54 'getelementptr' 'FFT_input_real_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%FFT_input_real_load = load float* %FFT_input_real_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 55 'load' 'FFT_input_real_load' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%FFT_input_imag_addr = getelementptr [8 x float]* %FFT_input_imag, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 56 'getelementptr' 'FFT_input_imag_addr' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 57 'load' 'FFT_input_imag_load' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %i_0 to i3" [ELD_project/solution1/fft.c:28]   --->   Operation 58 'trunc' 'trunc_ln28' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln29 = or i3 %trunc_ln28, 1" [ELD_project/solution1/fft.c:29]   --->   Operation 59 'or' 'or_ln29' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i3 %or_ln29 to i64" [ELD_project/solution1/fft.c:29]   --->   Operation 60 'zext' 'zext_ln29_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%FFT_input_real_addr_1 = getelementptr [8 x float]* %FFT_input_real, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:29]   --->   Operation 61 'getelementptr' 'FFT_input_real_addr_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%FFT_input_real_load_1 = load float* %FFT_input_real_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 62 'load' 'FFT_input_real_load_1' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%FFT_input_imag_addr_1 = getelementptr [8 x float]* %FFT_input_imag, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:29]   --->   Operation 63 'getelementptr' 'FFT_input_imag_addr_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%FFT_input_imag_load_1 = load float* %FFT_input_imag_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 64 'load' 'FFT_input_imag_load_1' <Predicate = (!tmp_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%i = add i4 2, %i_0" [ELD_project/solution1/fft.c:28]   --->   Operation 65 'add' 'i' <Predicate = (!tmp_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader1" [ELD_project/solution1/fft.c:34]   --->   Operation 66 'br' <Predicate = (tmp_27)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%FFT_input_real_load = load float* %FFT_input_real_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 67 'load' 'FFT_input_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%FFT_input_imag_load = load float* %FFT_input_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 68 'load' 'FFT_input_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%FFT_input_real_load_1 = load float* %FFT_input_real_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 69 'load' 'FFT_input_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%FFT_input_imag_load_1 = load float* %FFT_input_imag_addr_1, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 70 'load' 'FFT_input_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 8.39>
ST_4 : Operation 71 [5/5] (8.39ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 71 'fadd' 'tmp' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [5/5] (8.39ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 72 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [5/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 73 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [5/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 74 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 75 [4/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 75 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 76 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [4/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 77 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [4/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 78 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 79 [3/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 79 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 80 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [3/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 81 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [3/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 82 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 83 [2/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 83 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 84 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [2/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 85 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [2/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 86 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 87 [1/5] (7.25ns)   --->   "%tmp = fadd float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 87 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:29]   --->   Operation 88 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/5] (7.25ns)   --->   "%tmp_2 = fsub float %FFT_input_real_load, %FFT_input_real_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 89 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/5] (7.25ns)   --->   "%tmp_3 = fsub float %FFT_input_imag_load, %FFT_input_imag_load_1" [ELD_project/solution1/fft.c:30]   --->   Operation 90 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [ELD_project/solution1/fft.c:28]   --->   Operation 91 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%temp1_real_addr = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 92 'getelementptr' 'temp1_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%temp1_imag_addr = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln29" [ELD_project/solution1/fft.c:29]   --->   Operation 93 'getelementptr' 'temp1_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (2.32ns)   --->   "store float %tmp, float* %temp1_real_addr, align 16" [ELD_project/solution1/fft.c:29]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 95 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %temp1_imag_addr, align 4" [ELD_project/solution1/fft.c:29]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%temp1_real_addr_1 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:30]   --->   Operation 96 'getelementptr' 'temp1_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%temp1_imag_addr_1 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln29_1" [ELD_project/solution1/fft.c:30]   --->   Operation 97 'getelementptr' 'temp1_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %temp1_real_addr_1, align 8" [ELD_project/solution1/fft.c:30]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 99 [1/1] (2.32ns)   --->   "store float %tmp_3, float* %temp1_imag_addr_1, align 4" [ELD_project/solution1/fft.c:30]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [ELD_project/solution1/fft.c:28]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_5, %stage2_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_1, i32 3)" [ELD_project/solution1/fft.c:34]   --->   Operation 102 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 103 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_28, label %.preheader.preheader, label %stage2_begin" [ELD_project/solution1/fft.c:34]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [ELD_project/solution1/fft.c:34]   --->   Operation 105 'specloopname' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [ELD_project/solution1/fft.c:34]   --->   Operation 106 'specregionbegin' 'tmp_23' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_1 to i3" [ELD_project/solution1/fft.c:34]   --->   Operation 107 'trunc' 'trunc_ln34' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln36 = or i3 %trunc_ln34, 2" [ELD_project/solution1/fft.c:36]   --->   Operation 108 'or' 'or_ln36' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i3 %or_ln36 to i4" [ELD_project/solution1/fft.c:36]   --->   Operation 109 'zext' 'zext_ln36_2' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.76ns)   --->   "br label %3" [ELD_project/solution1/fft.c:35]   --->   Operation 110 'br' <Predicate = (!tmp_28)> <Delay = 1.76>
ST_10 : Operation 111 [1/1] (1.76ns)   --->   "br label %.preheader" [ELD_project/solution1/fft.c:42]   --->   Operation 111 'br' <Predicate = (tmp_28)> <Delay = 1.76>

State 11 <SV = 3> <Delay = 3.97>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %stage2_begin ], [ %j, %4 ]"   --->   Operation 112 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %j_0 to i4" [ELD_project/solution1/fft.c:35]   --->   Operation 113 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %j_0, -2" [ELD_project/solution1/fft.c:35]   --->   Operation 114 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 115 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [ELD_project/solution1/fft.c:35]   --->   Operation 116 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %stage2_end, label %4" [ELD_project/solution1/fft.c:35]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_1, i32 2, i32 3)" [ELD_project/solution1/fft.c:36]   --->   Operation 118 'partselect' 'tmp_24' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.65ns)   --->   "%add_ln36 = add i4 %zext_ln35, %zext_ln36_2" [ELD_project/solution1/fft.c:36]   --->   Operation 119 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln36 to i64" [ELD_project/solution1/fft.c:36]   --->   Operation 120 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%temp1_real_addr_3 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:36]   --->   Operation 121 'getelementptr' 'temp1_real_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (2.32ns)   --->   "%temp1_real_load_1 = load float* %temp1_real_addr_3, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 122 'load' 'temp1_real_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%temp1_imag_addr_3 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:36]   --->   Operation 123 'getelementptr' 'temp1_imag_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 124 [2/2] (2.32ns)   --->   "%temp1_imag_load_1 = load float* %temp1_imag_addr_3, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 124 'load' 'temp1_imag_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_23)" [ELD_project/solution1/fft.c:39]   --->   Operation 125 'specregionend' 'empty_14' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_1, 4" [ELD_project/solution1/fft.c:34]   --->   Operation 126 'add' 'i_5' <Predicate = (icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader1" [ELD_project/solution1/fft.c:34]   --->   Operation 127 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 8.02>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i2 %j_0 to i1" [ELD_project/solution1/fft.c:36]   --->   Operation 128 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln36 = select i1 %trunc_ln36, float 0.000000e+00, float 1.000000e+00" [ELD_project/solution1/fft.c:36]   --->   Operation 129 'select' 'select_ln36' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln36_1 = select i1 %trunc_ln36, float -1.000000e+00, float 0.000000e+00" [ELD_project/solution1/fft.c:36]   --->   Operation 130 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/2] (2.32ns)   --->   "%temp1_real_load_1 = load float* %temp1_real_addr_3, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 131 'load' 'temp1_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 132 [1/2] (2.32ns)   --->   "%temp1_imag_load_1 = load float* %temp1_imag_addr_3, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 132 'load' 'temp1_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 133 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 133 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 134 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 135 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 136 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 5.70>
ST_13 : Operation 137 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 137 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 138 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 139 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 140 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 5.70>
ST_14 : Operation 141 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 141 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 142 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 143 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 144 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.70>
ST_15 : Operation 145 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln36, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 145 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln36_1, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 146 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln36_1, %temp1_real_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 147 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %select_ln36, %temp1_imag_load_1" [ELD_project/solution1/fft.c:36]   --->   Operation 148 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 8.39>
ST_16 : Operation 149 [5/5] (8.39ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 149 'fsub' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [5/5] (8.39ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 150 'fadd' 'tmp_9' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 7.25>
ST_17 : Operation 151 [4/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 151 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 152 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 7.25>
ST_18 : Operation 153 [3/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 153 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 154 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 7.25>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%add_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_24, i2 %j_0)" [ELD_project/solution1/fft.c:36]   --->   Operation 155 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %add_ln to i64" [ELD_project/solution1/fft.c:36]   --->   Operation 156 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%temp1_real_addr_2 = getelementptr [8 x float]* %temp1_real, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 157 'getelementptr' 'temp1_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [2/2] (2.32ns)   --->   "%temp1_real_load = load float* %temp1_real_addr_2, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 158 'load' 'temp1_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%temp1_imag_addr_2 = getelementptr [8 x float]* %temp1_imag, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 159 'getelementptr' 'temp1_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.32ns)   --->   "%temp1_imag_load = load float* %temp1_imag_addr_2, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 160 'load' 'temp1_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 161 [2/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 161 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 162 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 7.25>
ST_20 : Operation 163 [1/2] (2.32ns)   --->   "%temp1_real_load = load float* %temp1_real_addr_2, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 163 'load' 'temp1_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 164 [1/2] (2.32ns)   --->   "%temp1_imag_load = load float* %temp1_imag_addr_2, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 164 'load' 'temp1_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_20 : Operation 165 [1/5] (7.25ns)   --->   "%tmp_6 = fsub float %tmp_4, %tmp_5" [ELD_project/solution1/fft.c:36]   --->   Operation 165 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_7, %tmp_8" [ELD_project/solution1/fft.c:36]   --->   Operation 166 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 8.39>
ST_21 : Operation 167 [5/5] (8.39ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 167 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [5/5] (8.39ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 168 'fadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [5/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 169 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [5/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 170 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 7.25>
ST_22 : Operation 171 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 171 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [4/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 172 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [4/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 173 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [4/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 174 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 15> <Delay = 7.25>
ST_23 : Operation 175 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 175 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [3/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 176 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [3/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 177 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [3/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 178 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 16> <Delay = 7.25>
ST_24 : Operation 179 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 179 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [2/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 180 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [2/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 181 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [2/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 182 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 17> <Delay = 7.25>
ST_25 : Operation 183 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:36]   --->   Operation 183 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_10 = fadd float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:36]   --->   Operation 184 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/5] (7.25ns)   --->   "%tmp_11 = fsub float %temp1_real_load, %tmp_6" [ELD_project/solution1/fft.c:37]   --->   Operation 185 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/5] (7.25ns)   --->   "%tmp_12 = fsub float %temp1_imag_load, %tmp_9" [ELD_project/solution1/fft.c:37]   --->   Operation 186 'fsub' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 18> <Delay = 2.32>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%temp2_real_addr = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 187 'getelementptr' 'temp2_real_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%temp2_imag_addr = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln36" [ELD_project/solution1/fft.c:36]   --->   Operation 188 'getelementptr' 'temp2_imag_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %temp2_real_addr, align 8" [ELD_project/solution1/fft.c:36]   --->   Operation 189 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 190 [1/1] (2.32ns)   --->   "store float %tmp_10, float* %temp2_imag_addr, align 4" [ELD_project/solution1/fft.c:36]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 27 <SV = 19> <Delay = 2.32>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%temp2_real_addr_1 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:37]   --->   Operation 191 'getelementptr' 'temp2_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%temp2_imag_addr_1 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln36_1" [ELD_project/solution1/fft.c:37]   --->   Operation 192 'getelementptr' 'temp2_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (2.32ns)   --->   "store float %tmp_11, float* %temp2_real_addr_1, align 8" [ELD_project/solution1/fft.c:37]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 194 [1/1] (2.32ns)   --->   "store float %tmp_12, float* %temp2_imag_addr_1, align 4" [ELD_project/solution1/fft.c:37]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "br label %3" [ELD_project/solution1/fft.c:35]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 3> <Delay = 3.28>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ %i_4, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 196 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (1.13ns)   --->   "%icmp_ln42 = icmp eq i3 %i_2, -4" [ELD_project/solution1/fft.c:42]   --->   Operation 197 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 198 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i_2, 1" [ELD_project/solution1/fft.c:42]   --->   Operation 199 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %6, label %5" [ELD_project/solution1/fft.c:42]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.96ns)   --->   "%xor_ln43 = xor i3 %i_2, -4" [ELD_project/solution1/fft.c:43]   --->   Operation 201 'xor' 'xor_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i3 %xor_ln43 to i64" [ELD_project/solution1/fft.c:43]   --->   Operation 202 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%temp2_real_addr_3 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:43]   --->   Operation 203 'getelementptr' 'temp2_real_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 204 [2/2] (2.32ns)   --->   "%temp2_real_load_1 = load float* %temp2_real_addr_3, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 204 'load' 'temp2_real_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%temp2_imag_addr_3 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:43]   --->   Operation 205 'getelementptr' 'temp2_imag_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_28 : Operation 206 [2/2] (2.32ns)   --->   "%temp2_imag_load_1 = load float* %temp2_imag_addr_3, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 206 'load' 'temp2_imag_load_1' <Predicate = (!icmp_ln42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "ret void" [ELD_project/solution1/fft.c:46]   --->   Operation 207 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 29 <SV = 4> <Delay = 8.02>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i3 %i_2 to i2" [ELD_project/solution1/fft.c:43]   --->   Operation 208 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (1.95ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 0x3FE6A09E60000000, float 0.000000e+00, float 0xBFE6A09E60000000, i2 %trunc_ln43)" [ELD_project/solution1/fft.c:43]   --->   Operation 209 'mux' 'tmp_25' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 210 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 0.000000e+00, float 0xBFE6A09E60000000, float -1.000000e+00, float 0xBFE6A09E60000000, i2 %trunc_ln43)" [ELD_project/solution1/fft.c:43]   --->   Operation 210 'mux' 'tmp_26' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [1/2] (2.32ns)   --->   "%temp2_real_load_1 = load float* %temp2_real_addr_3, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 211 'load' 'temp2_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 212 [1/2] (2.32ns)   --->   "%temp2_imag_load_1 = load float* %temp2_imag_addr_3, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 212 'load' 'temp2_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 213 [4/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 213 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 214 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 215 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 216 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 5.70>
ST_30 : Operation 217 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 217 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 218 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 219 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 220 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 6> <Delay = 5.70>
ST_31 : Operation 221 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 221 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 222 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 223 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 224 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 7> <Delay = 5.70>
ST_32 : Operation 225 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_25, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 225 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_26, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 226 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_26, %temp2_real_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 227 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_25, %temp2_imag_load_1" [ELD_project/solution1/fft.c:43]   --->   Operation 228 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 8.39>
ST_33 : Operation 229 [5/5] (8.39ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 229 'fsub' 'tmp_15' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [5/5] (8.39ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 230 'fadd' 'tmp_18' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 7.25>
ST_34 : Operation 231 [4/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 231 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [4/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 232 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 7.25>
ST_35 : Operation 233 [3/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 233 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [3/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 234 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 7.25>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %i_2 to i64" [ELD_project/solution1/fft.c:43]   --->   Operation 235 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%temp2_real_addr_2 = getelementptr [8 x float]* %temp2_real, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 236 'getelementptr' 'temp2_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [2/2] (2.32ns)   --->   "%temp2_real_load = load float* %temp2_real_addr_2, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 237 'load' 'temp2_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%temp2_imag_addr_2 = getelementptr [8 x float]* %temp2_imag, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 238 'getelementptr' 'temp2_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 239 [2/2] (2.32ns)   --->   "%temp2_imag_load = load float* %temp2_imag_addr_2, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 239 'load' 'temp2_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 240 [2/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 240 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 241 [2/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 241 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 7.25>
ST_37 : Operation 242 [1/2] (2.32ns)   --->   "%temp2_real_load = load float* %temp2_real_addr_2, align 8" [ELD_project/solution1/fft.c:43]   --->   Operation 242 'load' 'temp2_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 243 [1/2] (2.32ns)   --->   "%temp2_imag_load = load float* %temp2_imag_addr_2, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 243 'load' 'temp2_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 244 [1/5] (7.25ns)   --->   "%tmp_15 = fsub float %tmp_13, %tmp_14" [ELD_project/solution1/fft.c:43]   --->   Operation 244 'fsub' 'tmp_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 245 [1/5] (7.25ns)   --->   "%tmp_18 = fadd float %tmp_16, %tmp_17" [ELD_project/solution1/fft.c:43]   --->   Operation 245 'fadd' 'tmp_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 8.39>
ST_38 : Operation 246 [5/5] (8.39ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 246 'fadd' 'tmp_19' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [5/5] (8.39ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 247 'fadd' 'tmp_20' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [5/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 248 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 249 [5/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 249 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.25>
ST_39 : Operation 250 [4/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 250 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 251 [4/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 251 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [4/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 252 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 253 [4/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 253 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 7.25>
ST_40 : Operation 254 [3/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 254 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 255 [3/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 255 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 256 [3/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 256 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 257 [3/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 257 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 7.25>
ST_41 : Operation 258 [2/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 258 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [2/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 259 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [2/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 260 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 261 [2/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 261 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 7.25>
ST_42 : Operation 262 [1/5] (7.25ns)   --->   "%tmp_19 = fadd float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:43]   --->   Operation 262 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [1/5] (7.25ns)   --->   "%tmp_20 = fadd float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:43]   --->   Operation 263 'fadd' 'tmp_20' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/5] (7.25ns)   --->   "%tmp_21 = fsub float %temp2_real_load, %tmp_15" [ELD_project/solution1/fft.c:44]   --->   Operation 264 'fsub' 'tmp_21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/5] (7.25ns)   --->   "%tmp_22 = fsub float %temp2_imag_load, %tmp_18" [ELD_project/solution1/fft.c:44]   --->   Operation 265 'fsub' 'tmp_22' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 2.32>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [ELD_project/solution1/fft.c:42]   --->   Operation 266 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%FFT_output_real_addr = getelementptr [8 x float]* %FFT_output_real, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 267 'getelementptr' 'FFT_output_real_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%FFT_output_imag_addr = getelementptr [8 x float]* %FFT_output_imag, i64 0, i64 %zext_ln43" [ELD_project/solution1/fft.c:43]   --->   Operation 268 'getelementptr' 'FFT_output_imag_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (2.32ns)   --->   "store float %tmp_19, float* %FFT_output_real_addr, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 270 [1/1] (2.32ns)   --->   "store float %tmp_20, float* %FFT_output_imag_addr, align 4" [ELD_project/solution1/fft.c:43]   --->   Operation 270 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%FFT_output_real_addr_1 = getelementptr [8 x float]* %FFT_output_real, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:44]   --->   Operation 271 'getelementptr' 'FFT_output_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%FFT_output_imag_addr_1 = getelementptr [8 x float]* %FFT_output_imag, i64 0, i64 %zext_ln43_1" [ELD_project/solution1/fft.c:44]   --->   Operation 272 'getelementptr' 'FFT_output_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (2.32ns)   --->   "store float %tmp_21, float* %FFT_output_real_addr_1, align 4" [ELD_project/solution1/fft.c:44]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 274 [1/1] (2.32ns)   --->   "store float %tmp_22, float* %FFT_output_imag_addr_1, align 4" [ELD_project/solution1/fft.c:44]   --->   Operation 274 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader" [ELD_project/solution1/fft.c:42]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_input_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_input_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_output_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_output_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp1_real             (alloca           ) [ 00111111111111111111111111110000000000000000]
temp1_imag             (alloca           ) [ 00111111111111111111111111110000000000000000]
temp2_real             (alloca           ) [ 00111111111111111111111111111111111111111111]
temp2_imag             (alloca           ) [ 00111111111111111111111111111111111111111111]
br_ln28                (br               ) [ 01111111110000000000000000000000000000000000]
i_0                    (phi              ) [ 00100000000000000000000000000000000000000000]
tmp_27                 (bitselect        ) [ 00111111110000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000]
br_ln28                (br               ) [ 00000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 00011111110000000000000000000000000000000000]
FFT_input_real_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000]
FFT_input_imag_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000]
trunc_ln28             (trunc            ) [ 00000000000000000000000000000000000000000000]
or_ln29                (or               ) [ 00000000000000000000000000000000000000000000]
zext_ln29_1            (zext             ) [ 00011111110000000000000000000000000000000000]
FFT_input_real_addr_1  (getelementptr    ) [ 00010000000000000000000000000000000000000000]
FFT_input_imag_addr_1  (getelementptr    ) [ 00010000000000000000000000000000000000000000]
i                      (add              ) [ 01111111110000000000000000000000000000000000]
br_ln34                (br               ) [ 00111111111111111111111111110000000000000000]
FFT_input_real_load    (load             ) [ 00001111100000000000000000000000000000000000]
FFT_input_imag_load    (load             ) [ 00001111100000000000000000000000000000000000]
FFT_input_real_load_1  (load             ) [ 00001111100000000000000000000000000000000000]
FFT_input_imag_load_1  (load             ) [ 00001111100000000000000000000000000000000000]
tmp                    (fadd             ) [ 00000000010000000000000000000000000000000000]
tmp_1                  (fadd             ) [ 00000000010000000000000000000000000000000000]
tmp_2                  (fsub             ) [ 00000000010000000000000000000000000000000000]
tmp_3                  (fsub             ) [ 00000000010000000000000000000000000000000000]
specloopname_ln28      (specloopname     ) [ 00000000000000000000000000000000000000000000]
temp1_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
temp1_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln29             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln29             (store            ) [ 00000000000000000000000000000000000000000000]
temp1_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
temp1_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln30             (store            ) [ 00000000000000000000000000000000000000000000]
br_ln28                (br               ) [ 01111111110000000000000000000000000000000000]
i_1                    (phi              ) [ 00000000001111111111111111110000000000000000]
tmp_28                 (bitselect        ) [ 00000000001111111111111111110000000000000000]
empty_12               (speclooptripcount) [ 00000000000000000000000000000000000000000000]
br_ln34                (br               ) [ 00000000000000000000000000000000000000000000]
specloopname_ln34      (specloopname     ) [ 00000000000000000000000000000000000000000000]
tmp_23                 (specregionbegin  ) [ 00000000000111111111111111110000000000000000]
trunc_ln34             (trunc            ) [ 00000000000000000000000000000000000000000000]
or_ln36                (or               ) [ 00000000000000000000000000000000000000000000]
zext_ln36_2            (zext             ) [ 00000000000111111111111111110000000000000000]
br_ln35                (br               ) [ 00000000001111111111111111110000000000000000]
br_ln42                (br               ) [ 00000000001111111111111111111111111111111111]
j_0                    (phi              ) [ 00000000000111111111000000000000000000000000]
zext_ln35              (zext             ) [ 00000000000000000000000000000000000000000000]
icmp_ln35              (icmp             ) [ 00000000001111111111111111110000000000000000]
empty_13               (speclooptripcount) [ 00000000000000000000000000000000000000000000]
j                      (add              ) [ 00000000001111111111111111110000000000000000]
br_ln35                (br               ) [ 00000000000000000000000000000000000000000000]
tmp_24                 (partselect       ) [ 00000000000011111111000000000000000000000000]
add_ln36               (add              ) [ 00000000000000000000000000000000000000000000]
zext_ln36_1            (zext             ) [ 00000000000011111111111111110000000000000000]
temp1_real_addr_3      (getelementptr    ) [ 00000000000010000000000000000000000000000000]
temp1_imag_addr_3      (getelementptr    ) [ 00000000000010000000000000000000000000000000]
empty_14               (specregionend    ) [ 00000000000000000000000000000000000000000000]
i_5                    (add              ) [ 00100000001111111111111111110000000000000000]
br_ln34                (br               ) [ 00100000001111111111111111110000000000000000]
trunc_ln36             (trunc            ) [ 00000000000000000000000000000000000000000000]
select_ln36            (select           ) [ 00000000000001110000000000000000000000000000]
select_ln36_1          (select           ) [ 00000000000001110000000000000000000000000000]
temp1_real_load_1      (load             ) [ 00000000000001110000000000000000000000000000]
temp1_imag_load_1      (load             ) [ 00000000000001110000000000000000000000000000]
tmp_4                  (fmul             ) [ 00000000000000001111100000000000000000000000]
tmp_5                  (fmul             ) [ 00000000000000001111100000000000000000000000]
tmp_7                  (fmul             ) [ 00000000000000001111100000000000000000000000]
tmp_8                  (fmul             ) [ 00000000000000001111100000000000000000000000]
add_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000]
zext_ln36              (zext             ) [ 00000000000000000000111111100000000000000000]
temp1_real_addr_2      (getelementptr    ) [ 00000000000000000000100000000000000000000000]
temp1_imag_addr_2      (getelementptr    ) [ 00000000000000000000100000000000000000000000]
temp1_real_load        (load             ) [ 00000000000000000000011111000000000000000000]
temp1_imag_load        (load             ) [ 00000000000000000000011111000000000000000000]
tmp_6                  (fsub             ) [ 00000000000000000000011111000000000000000000]
tmp_9                  (fadd             ) [ 00000000000000000000011111000000000000000000]
tmp_s                  (fadd             ) [ 00000000000000000000000000100000000000000000]
tmp_10                 (fadd             ) [ 00000000000000000000000000100000000000000000]
tmp_11                 (fsub             ) [ 00000000000000000000000000110000000000000000]
tmp_12                 (fsub             ) [ 00000000000000000000000000110000000000000000]
temp2_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
temp2_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln36             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln36             (store            ) [ 00000000000000000000000000000000000000000000]
temp2_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
temp2_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln37             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln37             (store            ) [ 00000000000000000000000000000000000000000000]
br_ln35                (br               ) [ 00000000001111111111111111110000000000000000]
i_2                    (phi              ) [ 00000000000000000000000000001111111110000000]
icmp_ln42              (icmp             ) [ 00000000000000000000000000001111111111111111]
empty_15               (speclooptripcount) [ 00000000000000000000000000000000000000000000]
i_4                    (add              ) [ 00000000001000000000000000001111111111111111]
br_ln42                (br               ) [ 00000000000000000000000000000000000000000000]
xor_ln43               (xor              ) [ 00000000000000000000000000000000000000000000]
zext_ln43_1            (zext             ) [ 00000000000000000000000000000111111111111111]
temp2_real_addr_3      (getelementptr    ) [ 00000000000000000000000000000100000000000000]
temp2_imag_addr_3      (getelementptr    ) [ 00000000000000000000000000000100000000000000]
ret_ln46               (ret              ) [ 00000000000000000000000000000000000000000000]
trunc_ln43             (trunc            ) [ 00000000000000000000000000000000000000000000]
tmp_25                 (mux              ) [ 00000000000000000000000000000011100000000000]
tmp_26                 (mux              ) [ 00000000000000000000000000000011100000000000]
temp2_real_load_1      (load             ) [ 00000000000000000000000000000011100000000000]
temp2_imag_load_1      (load             ) [ 00000000000000000000000000000011100000000000]
tmp_13                 (fmul             ) [ 00000000000000000000000000000000011111000000]
tmp_14                 (fmul             ) [ 00000000000000000000000000000000011111000000]
tmp_16                 (fmul             ) [ 00000000000000000000000000000000011111000000]
tmp_17                 (fmul             ) [ 00000000000000000000000000000000011111000000]
zext_ln43              (zext             ) [ 00000000000000000000000000000000000001111111]
temp2_real_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000001000000]
temp2_imag_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000001000000]
temp2_real_load        (load             ) [ 00000000000000000000000000000000000000111110]
temp2_imag_load        (load             ) [ 00000000000000000000000000000000000000111110]
tmp_15                 (fsub             ) [ 00000000000000000000000000000000000000111110]
tmp_18                 (fadd             ) [ 00000000000000000000000000000000000000111110]
tmp_19                 (fadd             ) [ 00000000000000000000000000000000000000000001]
tmp_20                 (fadd             ) [ 00000000000000000000000000000000000000000001]
tmp_21                 (fsub             ) [ 00000000000000000000000000000000000000000001]
tmp_22                 (fsub             ) [ 00000000000000000000000000000000000000000001]
specloopname_ln42      (specloopname     ) [ 00000000000000000000000000000000000000000000]
FFT_output_real_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000]
FFT_output_imag_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln43             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln43             (store            ) [ 00000000000000000000000000000000000000000000]
FFT_output_real_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000]
FFT_output_imag_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000]
store_ln44             (store            ) [ 00000000000000000000000000000000000000000000]
store_ln44             (store            ) [ 00000000000000000000000000000000000000000000]
br_ln42                (br               ) [ 00000000001000000000000000001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_input_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_input_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_input_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_input_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_output_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_output_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="temp1_real_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1_real/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp1_imag_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1_imag/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp2_real_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2_real/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="temp2_imag_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2_imag/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="FFT_input_real_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_input_real_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_input_real_load/2 FFT_input_real_load_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="FFT_input_imag_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_input_imag_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_input_imag_load/2 FFT_input_imag_load_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="FFT_input_real_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_input_real_addr_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="FFT_input_imag_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_input_imag_addr_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="temp1_real_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="7"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_real_addr/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp1_imag_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="7"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_imag_addr/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="3" slack="1"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="177" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/9 store_ln30/9 temp1_real_load_1/11 temp1_real_load/19 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="3" slack="1"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="182" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln29/9 store_ln30/9 temp1_imag_load_1/11 temp1_imag_load/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="temp1_real_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="7"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_real_addr_1/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="temp1_imag_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="7"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_imag_addr_1/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="temp1_real_addr_3_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_real_addr_3/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="temp1_imag_addr_3_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_imag_addr_3/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="temp1_real_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_real_addr_2/19 "/>
</bind>
</comp>

<comp id="205" class="1004" name="temp1_imag_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_imag_addr_2/19 "/>
</bind>
</comp>

<comp id="212" class="1004" name="temp2_real_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="7"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_real_addr/26 "/>
</bind>
</comp>

<comp id="218" class="1004" name="temp2_imag_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="7"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_imag_addr/26 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/26 store_ln37/27 temp2_real_load_1/28 temp2_real_load/36 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/26 store_ln37/27 temp2_imag_load_1/28 temp2_imag_load/36 "/>
</bind>
</comp>

<comp id="236" class="1004" name="temp2_real_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="16"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_real_addr_1/27 "/>
</bind>
</comp>

<comp id="242" class="1004" name="temp2_imag_addr_1_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="16"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_imag_addr_1/27 "/>
</bind>
</comp>

<comp id="250" class="1004" name="temp2_real_addr_3_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_real_addr_3/28 "/>
</bind>
</comp>

<comp id="257" class="1004" name="temp2_imag_addr_3_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_imag_addr_3/28 "/>
</bind>
</comp>

<comp id="264" class="1004" name="temp2_real_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_real_addr_2/36 "/>
</bind>
</comp>

<comp id="271" class="1004" name="temp2_imag_addr_2_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_imag_addr_2/36 "/>
</bind>
</comp>

<comp id="278" class="1004" name="FFT_output_real_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="7"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_real_addr/43 "/>
</bind>
</comp>

<comp id="285" class="1004" name="FFT_output_imag_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="7"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_imag_addr/43 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="318" dir="0" index="4" bw="3" slack="1"/>
<pin id="319" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/43 store_ln44/43 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="0"/>
<pin id="323" dir="0" index="4" bw="3" slack="1"/>
<pin id="324" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="326" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/43 store_ln44/43 "/>
</bind>
</comp>

<comp id="304" class="1004" name="FFT_output_real_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="15"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_real_addr_1/43 "/>
</bind>
</comp>

<comp id="311" class="1004" name="FFT_output_imag_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="15"/>
<pin id="315" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_imag_addr_1/43 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="1"/>
<pin id="330" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_0_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="j_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="2" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/11 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_2_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/28 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp/4 tmp_6/16 tmp_s/21 tmp_15/33 tmp_19/38 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/4 tmp_9/16 tmp_10/21 tmp_18/33 tmp_20/38 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_2/4 tmp_11/21 tmp_21/38 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_3/4 tmp_12/21 tmp_22/38 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/12 tmp_13/29 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/12 tmp_14/29 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/12 tmp_16/29 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/12 tmp_17/29 "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_6 tmp_s tmp_15 tmp_19 "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_9 tmp_10 tmp_18 tmp_20 "/>
</bind>
</comp>

<comp id="433" class="1005" name="reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_11 tmp_21 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_12 tmp_22 "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_real_load_1 temp1_real_load "/>
</bind>
</comp>

<comp id="456" class="1005" name="reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_imag_load_1 temp1_imag_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_13 "/>
</bind>
</comp>

<comp id="470" class="1005" name="reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_14 "/>
</bind>
</comp>

<comp id="475" class="1005" name="reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_16 "/>
</bind>
</comp>

<comp id="480" class="1005" name="reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_17 "/>
</bind>
</comp>

<comp id="485" class="1005" name="reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_real_load_1 temp2_real_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_imag_load_1 temp2_imag_load "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_27_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="3" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln29_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln28_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln29_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln29_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_28_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="0" index="2" bw="3" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln34_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln36_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln36_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln35_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/11 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln35_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="j_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_24_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="1"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="0" index="3" bw="3" slack="0"/>
<pin id="580" dir="1" index="4" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln36_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="1"/>
<pin id="588" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln36_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln36_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln36_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="32" slack="0"/>
<pin id="610" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln36_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="8"/>
<pin id="629" dir="0" index="2" bw="2" slack="8"/>
<pin id="630" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/19 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln36_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/19 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln42_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="0" index="1" bw="3" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/28 "/>
</bind>
</comp>

<comp id="645" class="1004" name="i_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/28 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln43_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="0" index="1" bw="3" slack="0"/>
<pin id="654" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/28 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln43_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/28 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln43_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="1"/>
<pin id="665" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/29 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_25_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="0" index="3" bw="32" slack="0"/>
<pin id="672" dir="0" index="4" bw="32" slack="0"/>
<pin id="673" dir="0" index="5" bw="2" slack="0"/>
<pin id="674" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/29 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_26_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="0" index="2" bw="32" slack="0"/>
<pin id="687" dir="0" index="3" bw="32" slack="0"/>
<pin id="688" dir="0" index="4" bw="32" slack="0"/>
<pin id="689" dir="0" index="5" bw="2" slack="0"/>
<pin id="690" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/29 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln43_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="8"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/36 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln29_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="7"/>
<pin id="710" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="714" class="1005" name="FFT_input_real_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="1"/>
<pin id="716" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_real_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="FFT_input_imag_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="1"/>
<pin id="721" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_imag_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln29_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="7"/>
<pin id="726" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln29_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="FFT_input_real_addr_1_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="1"/>
<pin id="732" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_real_addr_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="FFT_input_imag_addr_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="1"/>
<pin id="737" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_imag_addr_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="0"/>
<pin id="742" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="745" class="1005" name="FFT_input_real_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_real_load "/>
</bind>
</comp>

<comp id="751" class="1005" name="FFT_input_imag_load_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_imag_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="FFT_input_real_load_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_real_load_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="FFT_input_imag_load_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_input_imag_load_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln36_2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="1"/>
<pin id="774" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36_2 "/>
</bind>
</comp>

<comp id="780" class="1005" name="j_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_24_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="8"/>
<pin id="787" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln36_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="16"/>
<pin id="792" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln36_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="temp1_real_addr_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="1"/>
<pin id="798" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp1_real_addr_3 "/>
</bind>
</comp>

<comp id="801" class="1005" name="temp1_imag_addr_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="1"/>
<pin id="803" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp1_imag_addr_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="i_5_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln36_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln36_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="zext_ln36_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="7"/>
<pin id="825" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="829" class="1005" name="temp1_real_addr_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="1"/>
<pin id="831" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp1_real_addr_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="temp1_imag_addr_2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="3" slack="1"/>
<pin id="836" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp1_imag_addr_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="i_4_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln43_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="15"/>
<pin id="849" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln43_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="temp2_real_addr_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp2_real_addr_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="temp2_imag_addr_3_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp2_imag_addr_3 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_25_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_26_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="875" class="1005" name="zext_ln43_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="7"/>
<pin id="877" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="881" class="1005" name="temp2_real_addr_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="1"/>
<pin id="883" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp2_real_addr_2 "/>
</bind>
</comp>

<comp id="886" class="1005" name="temp2_imag_addr_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="1"/>
<pin id="888" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp2_imag_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="138" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="144" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="183"><net_src comp="168" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="212" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="257" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="283"><net_src comp="4" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="278" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="285" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="6" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="304" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="327"><net_src comp="311" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="10" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="395"><net_src comp="150" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="156" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="150" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="156" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="411"><net_src comp="224" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="412"><net_src comp="230" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="413"><net_src comp="224" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="230" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="375" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="427"><net_src comp="379" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="436"><net_src comp="383" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="443"><net_src comp="387" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="450"><net_src comp="150" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="453"><net_src comp="150" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="459"><net_src comp="156" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="462"><net_src comp="156" pin="7"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="468"><net_src comp="391" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="473"><net_src comp="396" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="478"><net_src comp="401" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="483"><net_src comp="406" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="488"><net_src comp="224" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="496"><net_src comp="230" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="506"><net_src comp="12" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="332" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="332" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="518"><net_src comp="332" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="22" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="332" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="12" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="343" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="14" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="343" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="355" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="355" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="40" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="355" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="42" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="44" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="339" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="46" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="14" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="559" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="600"><net_src comp="339" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="351" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="52" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="54" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="614"><net_src comp="606" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="615"><net_src comp="606" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="621"><net_src comp="602" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="56" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="52" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="616" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="625"><net_src comp="616" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="351" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="643"><net_src comp="367" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="62" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="367" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="22" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="367" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="62" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="666"><net_src comp="363" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="675"><net_src comp="64" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="52" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="667" pin=4"/></net>

<net id="680"><net_src comp="663" pin="1"/><net_sink comp="667" pin=5"/></net>

<net id="681"><net_src comp="667" pin="6"/><net_sink comp="391" pin=0"/></net>

<net id="682"><net_src comp="667" pin="6"/><net_sink comp="406" pin=0"/></net>

<net id="691"><net_src comp="64" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="52" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="68" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="56" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="683" pin=4"/></net>

<net id="696"><net_src comp="663" pin="1"/><net_sink comp="683" pin=5"/></net>

<net id="697"><net_src comp="683" pin="6"/><net_sink comp="396" pin=0"/></net>

<net id="698"><net_src comp="683" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="702"><net_src comp="363" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="711"><net_src comp="509" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="717"><net_src comp="88" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="722"><net_src comp="101" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="727"><net_src comp="525" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="733"><net_src comp="114" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="738"><net_src comp="126" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="743"><net_src comp="531" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="748"><net_src comp="95" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="754"><net_src comp="108" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="760"><net_src comp="95" pin="7"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="766"><net_src comp="108" pin="7"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="775"><net_src comp="555" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="783"><net_src comp="569" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="788"><net_src comp="575" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="793"><net_src comp="590" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="799"><net_src comp="184" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="804"><net_src comp="191" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="809"><net_src comp="596" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="814"><net_src comp="606" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="820"><net_src comp="616" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="826"><net_src comp="633" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="832"><net_src comp="198" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="837"><net_src comp="205" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="845"><net_src comp="645" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="850"><net_src comp="657" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="856"><net_src comp="250" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="861"><net_src comp="257" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="866"><net_src comp="667" pin="6"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="872"><net_src comp="683" pin="6"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="878"><net_src comp="699" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="884"><net_src comp="264" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="889"><net_src comp="271" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_output_real | {43 }
	Port: FFT_output_imag | {43 }
 - Input state : 
	Port: FFT_stages : FFT_input_real | {2 3 }
	Port: FFT_stages : FFT_input_imag | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_27 : 1
		br_ln28 : 2
		zext_ln29 : 1
		FFT_input_real_addr : 2
		FFT_input_real_load : 3
		FFT_input_imag_addr : 2
		FFT_input_imag_load : 3
		trunc_ln28 : 1
		or_ln29 : 2
		zext_ln29_1 : 2
		FFT_input_real_addr_1 : 3
		FFT_input_real_load_1 : 4
		FFT_input_imag_addr_1 : 3
		FFT_input_imag_load_1 : 4
		i : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln29 : 1
		store_ln29 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 10
		tmp_28 : 1
		br_ln34 : 2
		trunc_ln34 : 1
		or_ln36 : 2
		zext_ln36_2 : 2
	State 11
		zext_ln35 : 1
		icmp_ln35 : 1
		j : 1
		br_ln35 : 2
		add_ln36 : 2
		zext_ln36_1 : 3
		temp1_real_addr_3 : 4
		temp1_real_load_1 : 5
		temp1_imag_addr_3 : 4
		temp1_imag_load_1 : 5
	State 12
		select_ln36 : 1
		select_ln36_1 : 1
		tmp_4 : 2
		tmp_5 : 2
		tmp_7 : 2
		tmp_8 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		zext_ln36 : 1
		temp1_real_addr_2 : 2
		temp1_real_load : 3
		temp1_imag_addr_2 : 2
		temp1_imag_load : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		store_ln36 : 1
		store_ln36 : 1
	State 27
		store_ln37 : 1
		store_ln37 : 1
	State 28
		icmp_ln42 : 1
		i_4 : 1
		br_ln42 : 2
		xor_ln43 : 1
		zext_ln43_1 : 1
		temp2_real_addr_3 : 2
		temp2_real_load_1 : 3
		temp2_imag_addr_3 : 2
		temp2_imag_load_1 : 3
	State 29
		tmp_25 : 1
		tmp_26 : 1
		tmp_13 : 2
		tmp_14 : 2
		tmp_16 : 2
		tmp_17 : 2
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		temp2_real_addr_2 : 1
		temp2_real_load : 2
		temp2_imag_addr_2 : 1
		temp2_imag_load : 2
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		store_ln43 : 1
		store_ln43 : 1
		store_ln44 : 1
		store_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_375      |    2    |   205   |   390   |
|   fadd   |      grp_fu_379      |    2    |   205   |   390   |
|          |      grp_fu_383      |    2    |   205   |   390   |
|          |      grp_fu_387      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_391      |    3    |   143   |   321   |
|   fmul   |      grp_fu_396      |    3    |   143   |   321   |
|          |      grp_fu_401      |    3    |   143   |   321   |
|          |      grp_fu_406      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln36_fu_606  |    0    |    0    |    32   |
|          | select_ln36_1_fu_616 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_531       |    0    |    0    |    13   |
|          |       j_fu_569       |    0    |    0    |    10   |
|    add   |    add_ln36_fu_585   |    0    |    0    |    12   |
|          |      i_5_fu_596      |    0    |    0    |    13   |
|          |      i_4_fu_645      |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mux   |     tmp_25_fu_667    |    0    |    0    |    21   |
|          |     tmp_26_fu_683    |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln35_fu_563   |    0    |    0    |    8    |
|          |   icmp_ln42_fu_639   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln43_fu_651   |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_27_fu_501    |    0    |    0    |    0    |
|          |     tmp_28_fu_537    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln29_fu_509   |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_525  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_555  |    0    |    0    |    0    |
|   zext   |   zext_ln35_fu_559   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_590  |    0    |    0    |    0    |
|          |   zext_ln36_fu_633   |    0    |    0    |    0    |
|          |  zext_ln43_1_fu_657  |    0    |    0    |    0    |
|          |   zext_ln43_fu_699   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_515  |    0    |    0    |    0    |
|   trunc  |   trunc_ln34_fu_545  |    0    |    0    |    0    |
|          |   trunc_ln36_fu_602  |    0    |    0    |    0    |
|          |   trunc_ln43_fu_663  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln29_fu_519    |    0    |    0    |    0    |
|          |    or_ln36_fu_549    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_24_fu_575    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_626    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    20   |   1392  |   3030  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|temp1_imag|    2   |    0   |    0   |    0   |
|temp1_real|    2   |    0   |    0   |    0   |
|temp2_imag|    0   |   64   |    4   |    0   |
|temp2_real|    0   |   64   |    4   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    4   |   128  |    8   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|FFT_input_imag_addr_1_reg_735|    3   |
| FFT_input_imag_addr_reg_719 |    3   |
|FFT_input_imag_load_1_reg_763|   32   |
| FFT_input_imag_load_reg_751 |   32   |
|FFT_input_real_addr_1_reg_730|    3   |
| FFT_input_real_addr_reg_714 |    3   |
|FFT_input_real_load_1_reg_757|   32   |
| FFT_input_real_load_reg_745 |   32   |
|         i_0_reg_328         |    4   |
|         i_1_reg_339         |    4   |
|         i_2_reg_363         |    3   |
|         i_4_reg_842         |    3   |
|         i_5_reg_806         |    4   |
|          i_reg_740          |    4   |
|         j_0_reg_351         |    2   |
|          j_reg_780          |    2   |
|           reg_415           |   32   |
|           reg_424           |   32   |
|           reg_433           |   32   |
|           reg_440           |   32   |
|           reg_447           |   32   |
|           reg_456           |   32   |
|           reg_465           |   32   |
|           reg_470           |   32   |
|           reg_475           |   32   |
|           reg_480           |   32   |
|           reg_485           |   32   |
|           reg_493           |   32   |
|    select_ln36_1_reg_817    |   32   |
|     select_ln36_reg_811     |   32   |
|  temp1_imag_addr_2_reg_834  |    3   |
|  temp1_imag_addr_3_reg_801  |    3   |
|  temp1_real_addr_2_reg_829  |    3   |
|  temp1_real_addr_3_reg_796  |    3   |
|  temp2_imag_addr_2_reg_886  |    3   |
|  temp2_imag_addr_3_reg_858  |    3   |
|  temp2_real_addr_2_reg_881  |    3   |
|  temp2_real_addr_3_reg_853  |    3   |
|        tmp_24_reg_785       |    2   |
|        tmp_25_reg_863       |   32   |
|        tmp_26_reg_869       |   32   |
|     zext_ln29_1_reg_724     |   64   |
|      zext_ln29_reg_708      |   64   |
|     zext_ln36_1_reg_790     |   64   |
|     zext_ln36_2_reg_772     |    4   |
|      zext_ln36_reg_823      |   64   |
|     zext_ln43_1_reg_847     |   64   |
|      zext_ln43_reg_875      |   64   |
+-----------------------------+--------+
|            Total            |  1092  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_150 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_150 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_156 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_156 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_224 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_224 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_230 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_230 |  p1  |   2  |  32  |   64   ||    9    |
|    i_1_reg_339    |  p0  |   2  |   4  |    8   ||    9    |
|    j_0_reg_351    |  p0  |   2  |   2  |    4   ||    9    |
|    i_2_reg_363    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_375    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_375    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_379    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_379    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_383    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_383    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_387    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_387    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_391    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_391    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_396    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_396    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_401    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_401    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_406    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_406    |  p1  |   4  |  32  |   128  ||    21   |
|      reg_447      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_456      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2132  ||  60.024 ||   513   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |    -   |  1392  |  3030  |    -   |
|   Memory  |    4   |    -   |    -   |   128  |    8   |    0   |
|Multiplexer|    -   |    -   |   60   |    -   |   513  |    -   |
|  Register |    -   |    -   |    -   |  1092  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   20   |   60   |  2612  |  3551  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
