# UART_VIP
This project is create UART VIP
- Build as a VIP (Verification IP)
- Build an example UVM evironment to use this VIP
- Run on Questasim

# source
Reference document:
URL:

# Note
1. The value of parity bit is include itself
2. UART clock is 8MHz recommended 

# Simulation run
1. ./setup_proj
2. cd sim
3. make clean
4. make all TEST_NAME=
