[2025-09-18 07:04:56] START suite=qualcomm_srv trace=srv356_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2616829 heartbeat IPC: 3.821 cumulative IPC: 3.821 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5051430 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5051430 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051431 heartbeat IPC: 4.107 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13777295 heartbeat IPC: 1.146 cumulative IPC: 1.146 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22390937 heartbeat IPC: 1.161 cumulative IPC: 1.153 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30998458 heartbeat IPC: 1.162 cumulative IPC: 1.156 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39493539 heartbeat IPC: 1.177 cumulative IPC: 1.161 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 48286754 heartbeat IPC: 1.137 cumulative IPC: 1.156 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 56953930 heartbeat IPC: 1.154 cumulative IPC: 1.156 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 65506043 heartbeat IPC: 1.169 cumulative IPC: 1.158 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 74059371 heartbeat IPC: 1.169 cumulative IPC: 1.159 (Simulation time: 00 hr 10 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 82372351 heartbeat IPC: 1.203 cumulative IPC: 1.164 (Simulation time: 00 hr 11 min 26 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86060637 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 29 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86060637 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000000 cycles: 86060637
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.7082
BRANCH_INDIRECT_CALL: 0.5099
BRANCH_RETURN: 0.4516


====Backend Stall Breakdown====
ROB_STALL: 127271
LQ_STALL: 0
SQ_STALL: 596385


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 105.48148
REPLAY_LOAD: 58.67939
NON_REPLAY_LOAD: 10.956152

== Total ==
ADDR_TRANS: 11392
REPLAY_LOAD: 7687
NON_REPLAY_LOAD: 108192

== Counts ==
ADDR_TRANS: 108
REPLAY_LOAD: 131
NON_REPLAY_LOAD: 9875

cpu0->cpu0_STLB TOTAL        ACCESS:    1741848 HIT:    1736195 MISS:       5653 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1741848 HIT:    1736195 MISS:       5653 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 212.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7944594 HIT:    6699926 MISS:    1244668 MSHR_MERGE:      84001
cpu0->cpu0_L2C LOAD         ACCESS:    6170124 HIT:    5245743 MISS:     924381 MSHR_MERGE:      15157
cpu0->cpu0_L2C RFO          ACCESS:     535968 HIT:     360617 MISS:     175351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     317762 HIT:     198084 MISS:     119678 MSHR_MERGE:      68844
cpu0->cpu0_L2C WRITE        ACCESS:     910448 HIT:     893994 MISS:      16454 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10292 HIT:       1488 MISS:       8804 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     349233 ISSUED:     198924 USEFUL:      12323 USELESS:       8251
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14438771 HIT:    8104503 MISS:    6334268 MSHR_MERGE:    1528037
cpu0->cpu0_L1I LOAD         ACCESS:   14438771 HIT:    8104503 MISS:    6334268 MSHR_MERGE:    1528037
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30480834 HIT:   26957270 MISS:    3523564 MSHR_MERGE:    1468030
cpu0->cpu0_L1D LOAD         ACCESS:   16886835 HIT:   15171688 MISS:    1715147 MSHR_MERGE:     351230
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     569649 HIT:     345603 MISS:     224046 MSHR_MERGE:      78708
cpu0->cpu0_L1D WRITE        ACCESS:   13012646 HIT:   11438584 MISS:    1574062 MSHR_MERGE:    1038075
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11704 HIT:       1395 MISS:      10309 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:     814658 ISSUED:     569649 USEFUL:      27188 USELESS:      44760
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12077402 HIT:   10361031 MISS:    1716371 MSHR_MERGE:     864637
cpu0->cpu0_ITLB LOAD         ACCESS:   12077402 HIT:   10361031 MISS:    1716371 MSHR_MERGE:     864637
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.143 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28300560 HIT:   27112775 MISS:    1187785 MSHR_MERGE:     297671
cpu0->cpu0_DTLB LOAD         ACCESS:   28300560 HIT:   27112775 MISS:    1187785 MSHR_MERGE:     297671
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.219 cycles
cpu0->LLC TOTAL        ACCESS:    1404369 HIT:    1324321 MISS:      80048 MSHR_MERGE:       1964
cpu0->LLC LOAD         ACCESS:     909224 HIT:     884663 MISS:      24561 MSHR_MERGE:        323
cpu0->LLC RFO          ACCESS:     175350 HIT:     137971 MISS:      37379 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50834 HIT:      37513 MISS:      13321 MSHR_MERGE:       1641
cpu0->LLC WRITE        ACCESS:     260157 HIT:     259899 MISS:        258 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8804 HIT:       4275 MISS:       4529 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4101
  ROW_BUFFER_MISS:      73706
  AVG DBUS CONGESTED CYCLE: 3.648
Channel 0 WQ ROW_BUFFER_HIT:       1718
  ROW_BUFFER_MISS:      34277
  FULL:          0
Channel 0 REFRESHES ISSUED:       7172

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527027       387684        87938         4817
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          349          464          180
  STLB miss resolved @ L2C                0          468          425          699          156
  STLB miss resolved @ LLC                0          144          463         2304          854
  STLB miss resolved @ MEM                0            6          381         2126         2410

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157898        50833      1104031       147768          647
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          259          110           63
  STLB miss resolved @ L2C                0          200          277           64            7
  STLB miss resolved @ LLC                0           89          280          485           80
  STLB miss resolved @ MEM                0            1           96          274          166
[2025-09-18 07:17:25] END   suite=qualcomm_srv trace=srv356_ap (rc=0)
