-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 11:40:05 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                     254  105797     105803            0  0        ? 
    Design Total:                                    254  105797     105803            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1)       0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(10,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_in(9,32)                                              0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_in_wait(7)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(13)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_9e6b06881060c48119593246171fb95f6028()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e()        64.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          5           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           0 
    mgc_add(22,0,1,1,23)                                     22.000     0.000     22.000           21.000 1.215          1           0 
    mgc_add(22,0,11,1,23)                                    22.000     0.000     22.000           21.000 1.215          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          5           9 
    mgc_add(33,0,32,0,33)                                    33.000     0.000     33.000           32.000 1.380          1           3 
    mgc_add(4,0,2,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(7,0,2,1,8)                                        7.000     0.000      7.000            6.000 0.990          1           0 
    mgc_add(7,0,7,0,7)                                        7.000     0.000      7.000            6.000 0.990          1           0 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         122 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          36 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          15 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           5 
    mgc_and(1,6)                                              1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_and(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           4 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           2 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_and(7,2)                                              7.000     0.000      7.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mul(32,0,32,0,64)                                  2480.000     4.000     48.000            0.000 6.096          1           1 
    mgc_mul(8,0,8,0,8)                                      608.000     1.000      0.000            0.000 3.633          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0         105 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           4 
    mgc_mux(22,1,2)                                          22.000     0.000     22.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          1          22 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           3 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           2 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           1 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           1 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                          2.982     0.000      2.982            0.000 1.500          0           1 
    mgc_mux1hot(10,3)                                        14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(10,4)                                        18.303     0.000     18.303            0.000 1.500          0           1 
    mgc_mux1hot(2,4)                                          3.661     0.000      3.661            0.000 1.500          0           1 
    mgc_mux1hot(3,7)                                          8.947     0.000      8.947            0.000 1.500          0           1 
    mgc_mux1hot(32,3)                                        46.282     0.000     46.282            0.000 0.550          0           4 
    mgc_mux1hot(32,4)                                        58.571     0.000     58.571            0.000 1.500          0           1 
    mgc_mux1hot(32,8)                                       107.726     0.000    107.726            0.000 1.500          0           2 
    mgc_mux1hot(6,3)                                          8.678     0.000      8.678            0.000 0.550          0           1 
    mgc_mux1hot(7,3)                                         10.124     0.000     10.124            0.000 0.550          0           1 
    mgc_mux1hot(7,4)                                         12.812     0.000     12.812            0.000 1.500          0           1 
    mgc_mux1hot(7,8)                                         23.565     0.000     23.565            0.000 1.500          0           1 
    mgc_mux1hot(8,3)                                         11.571     0.000     11.571            0.000 0.550          0           1 
    mgc_mux1hot(8,4)                                         14.643     0.000     14.643            0.000 1.500          0           1 
    mgc_mux1hot(9,5)                                         19.929     0.000     19.929            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nand(1,4)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(1,5)                                             1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nand(10,2)                                           10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          52 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          11 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,7)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         181 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0          18 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          37 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          27 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0          12 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           5 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           8 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          23 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,9)                                      7.870     0.000      7.870            0.000 0.550          0           1 
    mgc_xnor(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         6321.572     6.000   2513.000          448.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   4262.3          15277.6          6335.6        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           4262.3 (100%)   15263.6 (100%)   6321.6 (100%) 
      MUX:                32.0   (1%)    1230.0   (8%)   1531.4  (24%) 
      FUNC:             4230.3  (99%)   13683.5  (90%)   4351.2  (69%) 
      LOGIC:               0.0            350.0   (2%)    439.0   (7%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                                                         Size(bits) Gated Register CG Opt Done Variables                                                                        
    -------------------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------------------
    COMP_LOOP-1:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-1:mult:z:mul.itm                                                       
    COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm         32         Y           Y      COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-5:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-6:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-7:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           COMP_LOOP-8:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm 
                                                                                                                           mult:x#1.sva                                                                     
                                                                                                                           mult:x#2.sva                                                                     
                                                                                                                           mult:x#3.sva                                                                     
                                                                                                                           mult:x#4.sva                                                                     
                                                                                                                           mult:x#5.sva                                                                     
                                                                                                                           mult:x#6.sva                                                                     
                                                                                                                           mult:x#7.sva                                                                     
                                                                                                                           mult:x.sva                                                                       
                                                                                                                           VEC_LOOP:modulo_sub(return)#1.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#2.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#3.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#4.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#5.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#6.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return)#7.sva                                                
                                                                                                                           VEC_LOOP:modulo_sub(return).sva                                                  
    COMP_LOOP-2:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-2:mult:z:mul.itm                                                       
    COMP_LOOP-3:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-3:mult:z:mul.itm                                                       
    COMP_LOOP-4:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-4:mult:z:mul.itm                                                       
    COMP_LOOP-5:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-5:mult:z:mul.itm                                                       
    COMP_LOOP-6:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-6:mult:z:mul.itm                                                       
    COMP_LOOP-7:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-7:mult:z:mul.itm                                                       
    COMP_LOOP-8:mult:z:mul.itm                                                               32         Y           Y      COMP_LOOP-8:mult:z:mul.itm                                                       
    COMP_LOOP:twiddle_f#1.sva                                                                32         Y           Y      COMP_LOOP:twiddle_f#1.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#2.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#3.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#4.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#5.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#6.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f#7.sva                                                        
                                                                                                                           COMP_LOOP:twiddle_f.sva                                                          
    COMP_LOOP:twiddle_help#1.sva                                                             32         Y           Y      COMP_LOOP:twiddle_help#1.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#2.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#3.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#4.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#5.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#6.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help#7.sva                                                     
                                                                                                                           COMP_LOOP:twiddle_help.sva                                                       
    VEC_LOOP:j#1.sva                                                                         32         Y           Y      VEC_LOOP:j#1.sva                                                                 
    VEC_LOOP:j#1.sva#1                                                                       32         Y           Y      VEC_LOOP:j#1.sva#1                                                               
    factor1#1.sva                                                                            32         Y           Y      factor1#1.sva                                                                    
                                                                                                                           factor1#2.sva                                                                    
                                                                                                                           factor1#3.sva                                                                    
                                                                                                                           factor1#4.sva                                                                    
                                                                                                                           factor1#5.sva                                                                    
                                                                                                                           factor1#6.sva                                                                    
                                                                                                                           factor1#7.sva                                                                    
                                                                                                                           factor1.sva                                                                      
    p.sva                                                                                    32         Y           Y      p.sva                                                                            
    reg(mult:res#1).cse                                                                      32         Y                  reg(mult:res#1).cse                                                              
    reg(mult:res#3).cse                                                                      32         Y                  reg(mult:res#3).cse                                                              
    reg(mult:res#5).cse                                                                      32         Y                  reg(mult:res#5).cse                                                              
    reg(mult:res#7).cse                                                                      32         Y                  reg(mult:res#7).cse                                                              
    twiddle:rsci.qa_d.bfwt(31:0)                                                             32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                                                     
    twiddle_h:rsci.qa_d.bfwt(31:0)                                                           32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                                                   
    vec:rsci.qa_d.bfwt(31:0)                                                                 32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                                                         
    vec:rsci.qa_d.bfwt(63:32)                                                                32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                                                        
    STAGE_LOOP:lshift.psp.sva                                                                11         Y           Y      STAGE_LOOP:lshift.psp.sva                                                        
    VEC_LOOP:j#2(10:0).sva#1                                                                 11         Y           Y      VEC_LOOP:j#2(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j#3(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j#4(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j#5(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j#6(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j#7(10:0).sva#1                                                         
                                                                                                                           VEC_LOOP:j(10:0).sva#1                                                           
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva                                                    10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                                            
    VEC_LOOP:acc#1.cse#2.sva                                                                 10         Y           Y      VEC_LOOP:acc#1.cse#2.sva                                                         
                                                                                                                           VEC_LOOP:acc#1.cse#4.sva                                                         
                                                                                                                           VEC_LOOP:acc#1.cse#6.sva                                                         
                                                                                                                           VEC_LOOP:acc#1.cse.sva                                                           
                                                                                                                           VEC_LOOP:j#2(10:0).sva(9:0)                                                      
                                                                                                                           VEC_LOOP:j#4(10:0).sva(9:0)                                                      
                                                                                                                           VEC_LOOP:j#6(10:0).sva(9:0)                                                      
                                                                                                                           VEC_LOOP:j(10:0).sva(9:0)                                                        
                                                                                                                           VEC_LOOP:j#7(10:0).sva(9:0)                                                      
                                                                                                                           VEC_LOOP:j#3(10:0).sva(9:0)                                                      
                                                                                                                           VEC_LOOP:j#5(10:0).sva(9:0)                                                      
    VEC_LOOP:acc#10.cse#1.sva                                                                10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#2.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#3.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#4.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#5.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#6.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse#7.sva                                                        
                                                                                                                           VEC_LOOP:acc#10.cse.sva                                                          
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva                                                     9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                                            
    VEC_LOOP:acc#11.psp.sva                                                                   9         Y           Y      VEC_LOOP:acc#11.psp.sva                                                          
                                                                                                                           VEC_LOOP:acc#13.psp.sva                                                          
    COMP_LOOP:k(10:3).sva(6:0)                                                                7         Y           Y      COMP_LOOP:k(10:3).sva(6:0)                                                       
    VEC_LOOP:acc.psp.sva                                                                      7         Y           Y      VEC_LOOP:acc.psp.sva                                                             
    COMP_LOOP-5:twiddle_f:lshift.itm(3:0)                                                     4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.itm                                                 
                                                                                                                           VEC_LOOP:acc#12.psp.sva                                                          
                                                                                                                           COMP_LOOP-1:twiddle_f:acc.cse.sva                                                
    COMP_LOOP-5:twiddle_f:lshift.itm(7:4)                                                     4         Y           Y      COMP_LOOP-5:twiddle_f:lshift.itm                                                 
                                                                                                                           VEC_LOOP:acc#12.psp.sva                                                          
                                                                                                                           COMP_LOOP-1:twiddle_f:acc.cse.sva                                                
    STAGE_LOOP:i(3:0).sva                                                                     4         Y           Y      STAGE_LOOP:i(3:0).sva                                                            
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                            1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22).itm                                   
                                                                                                                           run_ac_sync_tmp_dobj.sva                                                         
    complete:rsci.bcwt                                                                        1                            complete:rsci.bcwt                                                               
    core.wten.reg                                                                             1                            core.wten.reg                                                                    
    reg(complete:rsci.oswt).cse                                                               1         Y                  reg(complete:rsci.oswt).cse                                                      
    reg(ensig.cgo).cse                                                                        1         Y                  reg(ensig.cgo).cse                                                               
    reg(run:rsci.oswt).cse                                                                    1         Y                  reg(run:rsci.oswt).cse                                                           
    reg(twiddle:rsci.oswt).cse                                                                1         Y                  reg(twiddle:rsci.oswt).cse                                                       
    reg(vec:rsc.triosy:obj.iswt0).cse                                                         1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                                                
    reg(vec:rsci.oswt#1).cse                                                                  1         Y                  reg(vec:rsci.oswt#1).cse                                                         
    reg(vec:rsci.oswt).cse                                                                    1         Y                  reg(vec:rsci.oswt).cse                                                           
    run:rsci.bcwt                                                                             1                            run:rsci.bcwt                                                                    
    run:rsci.ivld.bfwt                                                                        1         Y           Y      run:rsci.ivld.bfwt                                                               
    twiddle:rsci.bcwt                                                                         1                            twiddle:rsci.bcwt                                                                
    twiddle_h:rsci.bcwt                                                                       1                            twiddle_h:rsci.bcwt                                                              
    vec:rsci.bcwt                                                                             1                            vec:rsci.bcwt                                                                    
    vec:rsci.bcwt#1                                                                           1                            vec:rsci.bcwt#1                                                                  
                                                                                                                                                                                                            
    Total:                                                                                  848            841         706 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.83)                            
    
  Timing Report
    Critical Path
      Max Delay:  9.485659
      Slack:      0.5143409999999999
      
      Path                                                                                                            Startpoint                                                            Endpoint                                                                                                      Delay  Slack  
      --------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ------------------------------------------------------------------------------------------------------------- ------ ------
      1                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#114                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#80                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#169                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#169.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      2                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#114                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#80                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      3                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#95                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#95.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/nand#17                                                                           mgc_nand_1_2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/nand#17.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#238                                                                            mgc_or_1_2                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#238.itm                                                                                                                                                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#175                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#175                                                                                                                                                                                                                                                           0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      4                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#24                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#24.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#113                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#113.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#110                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#76                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#75                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#75                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#79                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#79                                                                                                                                                                                                                                                            0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      5                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#81                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#81.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#248                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#248.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#113                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#79                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      6                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#24                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#24.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#113                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#113.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#110                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#76                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#175                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#175                                                                                                                                                                                                                                                           0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      7                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#101                                                                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#101.itm                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/nand#17                                                                           mgc_nand_1_2                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/nand#17.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#238                                                                            mgc_or_1_2                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#238.itm                                                                                                                                                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#175                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#175                                                                                                                                                                                                                                                           0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#176                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#176                                                                                                                                                                                                                                                           0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      8                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#43.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#118.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#114                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#80                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#79                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#79                                                                                                                                                                                                                                                            0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      9                                                                                                               inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#81                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(5)#81.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#248                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/not#248.itm                                                                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#113                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#79                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#79                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#79                                                                                                                                                                                                                                                            0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      10                                                                                                              inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) 9.4857 0.5143 
                                                                                                                                                                                                                                                                                                                        
        Instance                                                                                                      Component                                                                                                                                                                           Delta  Delay  
        --------                                                                                                      ---------                                                                                                                                                                           -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                         inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#42                                                                                                                                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#42.itm                                                                                                                                                                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#113                                                                            mgc_or_1_3                                                                                                                                                                          0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or.tmp#79                                                                                                                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core/mux#78                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.6300 
        inPlaceNTT_DIT_precomp:core/mux.tmp#78                                                                                                                                                                                                                                                            0.0000 0.6300 
        inPlaceNTT_DIT_precomp:core/mux#79                                                                            mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7100 
        inPlaceNTT_DIT_precomp:core/mux.tmp#79                                                                                                                                                                                                                                                            0.0000 0.7100 
        inPlaceNTT_DIT_precomp:core/mux#177                                                                           mgc_mux_1_1_2                                                                                                                                                                       0.0800 0.7900 
        inPlaceNTT_DIT_precomp:core/mux#177.itm                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not#311                                                                           mgc_not_1                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/not.tmp#119                                                                                                                                                                                                                                                           0.0000 0.7900 
        inPlaceNTT_DIT_precomp:core/and#170                                                                           mgc_and_1_2                                                                                                                                                                         0.5500 1.3400 
        inPlaceNTT_DIT_precomp:core/and#170.itm                                                                                                                                                                                                                                                           0.0000 1.3400 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h                                                                      mgc_mux1hot_32_3                                                                                                                                                                    0.5500 1.8900 
        inPlaceNTT_DIT_precomp:core/mult:t:mux1h.itm                                                                                                                                                                                                                                                      0.0000 1.8900 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult:t:mul#1:rg                                                       mgc_mul_32_0_32_0_64                                                                                                                                                                6.0957 7.9857 
        inPlaceNTT_DIT_precomp:core/z.out#2                                                                                                                                                                                                                                                               0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32)                                                                                                                                                                                                                                            0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/mult:t:slc(z.out#2)(63-32).itm                                                                                                                                                                                                                                        0.0000 7.9857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1                                                                   mgc_mux1hot_32_4                                                                                                                                                                    1.5000 9.4857 
        inPlaceNTT_DIT_precomp:core/factor1:mux1h#1.itm                                                                                                                                                                                                                                                   0.0000 9.4857 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) mgc_reg_pos_32_0_0_0_0_1_1                                                                                                                                                          0.0000 9.4857 
                                                                                                                                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                      Port                                                        Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                                COMP_LOOP:if:nor.itm                                       8.9000  1.1000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                                not#454.itm                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                              VEC_LOOP:nor#1.cse                                         8.6600  1.3400          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                            nor#62.rmff                                                7.7900  2.2100          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                           and#84.itm                                                 6.3650  3.6350          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                                     and.dcpl#84                                                7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                                    not#455.itm                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                            p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                            STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          7.7950  2.2050          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                                        z.out                                                      2.1116  7.8884          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(10:3).sva(6:0))                                                   COMP_LOOP:k:COMP_LOOP:k:and.itm                            4.7150  5.2850          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift)                                                 slc(COMP_LOOP:twiddle_f:mux1h#28.rgt)(7-4).itm             4.7150  5.2850          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift)#1                                               slc(COMP_LOOP:twiddle_f:mux1h#28.rgt)(3-0).itm             4.7150  5.2850          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)                                                                 VEC_LOOP:VEC_LOOP:and.itm                                  8.3500  1.6500          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                                     twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                                        twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22))                                   VEC_LOOP:VEC_LOOP:mux.itm                                  3.8900  6.1100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                              z.out#16                                                   2.6500  7.3500          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc.psp)                                                             VEC_LOOP:slc(z.out#18)(6-0).itm                            5.2650  4.7350          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)#1                                                               z.out#11                                                   2.5000  7.5000          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                                    factor1:factor1:mux.itm                                    7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32)) factor1:mux1h#1.itm                                        0.5143  9.4857          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#2.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(mult:res#1)                                                                   z.out#3                                                    0.6493  9.3507          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                            z.out#1                                                    2.4175  7.5825          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                               VEC_LOOP:and#5.itm                                         4.6350  5.3650          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#2(10:0))                                                           z.out#13                                                   6.2000  3.8000          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#3.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                            COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1                    2.4175  7.5825          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#11.psp)                                                          z.out#12                                                   5.8300  4.1700          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-3:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#4.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(mult:res#3)                                                                   z.out#5                                                    0.6493  9.3507          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-4:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#5.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-5:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#6.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(mult:res#5)                                                                   z.out#7                                                    0.6493  9.3507          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-6:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#7.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-7:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0)#8.itm                            2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core/reg(mult:res#7)                                                                   z.out#9                                                    0.6493  9.3507          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-8:mult:z:mul)                                                       mult:t:slc(z.out#2)(31-0).itm                              2.0143  7.9857          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                           if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                                      run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                                   VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                                 VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                              VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                            VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)                       COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1                COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)                 COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1          COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                            if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                            not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                                        run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.adra                                               2.1500  7.8500          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.da                                                 8.0800  1.9200          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.adrb                                               2.1500  7.8500          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.db                                                 8.0800  1.9200          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                                        vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.adra                                           1.1375  8.8625          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.adrb                                           1.1375  8.8625          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.adra                                         1.1375  8.8625          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.adrb                                         1.1375  8.8625          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                                        twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                                        complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                         5     1 
    -                                                         4     1 
    -                                                        33     3 
    -                                                        32     9 
    -                                                        23     1 
    -                                                        11     1 
    -                                                        10     3 
    and                                                               
    -                                                         7     1 
    -                                                        32     1 
    -                                                         2     2 
    -                                                        10     1 
    -                                                         1   192 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         9     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_9e6b06881060c48119593246171fb95f6028                   
    -                                                        32     1 
    modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e                   
    -                                                        32     1 
    mul                                                               
    -                                                         8     1 
    -                                                        64     1 
    -                                                        10     1 
    mux                                                               
    -                                                         9     1 
    -                                                         7     3 
    -                                                         4     3 
    -                                                        32    22 
    -                                                        22     1 
    -                                                        10     4 
    -                                                         1   105 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     2 
    -                                                         7     3 
    -                                                         6     1 
    -                                                        32     7 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10     2 
    -                                                         1     6 
    nand                                                              
    -                                                        10     1 
    -                                                         1     7 
    nor                                                               
    -                                                         1    70 
    not                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                         4     2 
    -                                                        32    18 
    -                                                        10     1 
    -                                                         1   181 
    or                                                                
    -                                                         3     1 
    -                                                         2     1 
    -                                                         1    88 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         7     2 
    -                                                         4     3 
    -                                                        32    23 
    -                                                        11     2 
    -                                                        10     3 
    -                                                         1    16 
    xnor                                                              
    -                                                         1     3 
    
  End of Report
