#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Jun 17 09:53:28 2017
# Process ID: 6100
# Current directory: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent924 C:\Users\freedom\Desktop\Single_Clock_Cycle_CPU\CPU_showALUres\CPU1.xpr
# Log file: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/vivado.log
# Journal file: C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 731.605 ; gain = 107.625
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:35:29 . Memory (MB): peak = 827.551 ; gain = 617.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'ctr' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/ctr.v:23]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/ctr.v:38]
INFO: [Synth 8-256] done synthesizing module 'ctr' (1#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/ctr.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (2#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'aluctr' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/aluctr.v:22]
INFO: [Synth 8-256] done synthesizing module 'aluctr' (3#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/aluctr.v:22]
INFO: [Synth 8-638] synthesizing module 'dram' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/.Xil/Vivado-6100-Freedom-computer/realtime/dram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dram' (4#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/.Xil/Vivado-6100-Freedom-computer/realtime/dram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'irom' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/.Xil/Vivado-6100-Freedom-computer/realtime/irom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'irom' (5#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/.Xil/Vivado-6100-Freedom-computer/realtime/irom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'regFile' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regFile' (6#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-256] done synthesizing module 'signext' (7#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-638] synthesizing module 'smg_ip_model' [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:69]
WARNING: [Synth 8-567] referenced signal 'switch' should be on the sensitivity list [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:56]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:56]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:79]
INFO: [Synth 8-256] done synthesizing module 'smg_ip_model' (8#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:35:30 . Memory (MB): peak = 858.598 ; gain = 648.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:57 ; elapsed = 00:35:31 . Memory (MB): peak = 858.598 ; gain = 648.879
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dram/dram.dcp' for cell 'dmem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom_1/irom.dcp' for cell 'imem'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/constrs_3/new/show.xdc]
Finished Parsing XDC File [C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/constrs_3/new/show.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:12 ; elapsed = 00:35:48 . Memory (MB): peak = 1158.242 ; gain = 948.523
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1158.242 ; gain = 346.434
create_project project_1 C:/Users/freedom/Desktop/project_1 -part xc7a35ticpg236-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.273 ; gain = 5.715
file mkdir C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new/ctr.v w ]
add_files C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new/ctr.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: ctr
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:29 ; elapsed = 02:57:27 . Memory (MB): peak = 1212.691 ; gain = 1002.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ctr' [C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new/ctr.v:23]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new/ctr.v:38]
INFO: [Synth 8-256] done synthesizing module 'ctr' (1#1) [C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new/ctr.v:23]
WARNING: [Synth 8-3917] design ctr has port aluSrc_a driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:30 ; elapsed = 02:57:28 . Memory (MB): peak = 1212.691 ; gain = 1002.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:30 ; elapsed = 02:57:28 . Memory (MB): peak = 1212.691 ; gain = 1002.973
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:36 ; elapsed = 02:57:31 . Memory (MB): peak = 1286.301 ; gain = 1076.582
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.301 ; gain = 73.609
ipx::package_project -root_dir C:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new -vendor freedom -library addsub -taxonomy /addsubIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freedom/Desktop/project_1/project_1.srcs/sources_1/new'.
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/freedom/Desktop/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/freedom/Desktop/project_1/project_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Jun 17 12:52:55 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 17 12:52:55 2017...
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.426 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'topsim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/RAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/irom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/irom_1/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/smg_ip_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ip_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.srcs/sim_1/new/topsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1317.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a8eafffc7c414fbe855a6b9697c0756d --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.aluctr
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.smg_ip_model
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/xsim.dir/topsim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav/xsim.dir/topsim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun 17 22:08:47 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 17 22:08:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1317.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/CPU1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_behav -key {Behavioral:sim_1:Functional:topsim} -tclbatch {topsim.tcl} -view {C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/topsim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/freedom/Desktop/Single_Clock_Cycle_CPU/CPU_showALUres/topsim_behav.wcfg
source topsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.633 ; gain = 4.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1322.633 ; gain = 4.887
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.879 ; gain = 8.512
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1363.879 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 17 22:45:57 2017...
