Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 16 23:22:10 2022
| Host         : Supersacris running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 247
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 124        |
| LUTAR-1   | Warning          | LUT drives async reset alert | 42         |
| TIMING-20 | Warning          | Non-clocked latch            | 81         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/dec_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/dec_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/dec_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/dec_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_min_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_min_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_min_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorA/unit_sec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/dec_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/dec_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/dec_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/dec_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_min_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_min_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_min_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Ajedrez1/JugadorB/unit_sec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/FSM_sequential_flag_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/FSM_sequential_flag_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/FSM_sequential_flag_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/refrescar_anodo_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin Control_Anodo1/salida_disp_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco2/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco2/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco2/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco3/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco3/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco3/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco4/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco4/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco4/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco5/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco5/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/DetectorFlanco5/sreg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador/SYNC_OUT_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador2/SYNC_OUT_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador2/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador3/SYNC_OUT_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador3/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador4/SYNC_OUT_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador4/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador5/SYNC_OUT_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin GestorEntradas1/Sincronizador5/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin MaquinaEstados1/FSM_sequential_estadoActual_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin MaquinaEstados1/FSM_sequential_estadoActual_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin MaquinaEstados1/FSM_sequential_estadoActual_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_min_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_min_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_min_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/dec_sec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_min_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_min_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_min_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_min_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_sec_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_sec_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_sec_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Crono1/unit_sec_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/led_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/FSM_onehot_estadoActual_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/FSM_onehot_estadoActual_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/FSM_onehot_estadoActual_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/FSM_onehot_estadoActual_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin Modo_Temp1/FSM_onehot_estadoActual_reg[4]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Ajedrez1/JugadorA/Reset_s_reg_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/JugadorA/Reset_s_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Ajedrez1/JugadorB/Reset_s_reg_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/JugadorB/Reset_s_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco/Reset_s_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/Enable_count_A_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco3/Enable_count_A_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/Enable_count_A_reg/CLR, Ajedrez1/Reset_aux_A_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco3/Enable_count_B_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/Enable_count_B_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco3/Reset_aux_A_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ajedrez1/Reset_aux_A_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco5/Reset_s_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Crono1/Reset_s_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell GestorEntradas1/DetectorFlanco5/Start_s_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Crono1/Start_s_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell MaquinaEstados1/FSM_onehot_estadoActual[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/FSM_onehot_estadoActual_reg[0]/PRE,
Modo_Temp1/FSM_onehot_estadoActual_reg[1]/CLR,
Modo_Temp1/FSM_onehot_estadoActual_reg[2]/CLR,
Modo_Temp1/FSM_onehot_estadoActual_reg[3]/CLR
Modo_Temp1/FSM_onehot_estadoActual_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/Reset_s_reg_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/Reset_s_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_C/CLR
Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_C/CLR
Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Ajedrez1/Enable_count_A_reg/L7 (in Ajedrez1/Enable_count_A_reg macro) cannot be properly analyzed as its control pin Ajedrez1/Enable_count_A_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Ajedrez1/Enable_count_B_reg cannot be properly analyzed as its control pin Ajedrez1/Enable_count_B_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Ajedrez1/JugadorA/Reset_s_reg cannot be properly analyzed as its control pin Ajedrez1/JugadorA/Reset_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Ajedrez1/JugadorA/Start_s_reg cannot be properly analyzed as its control pin Ajedrez1/JugadorA/Start_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Ajedrez1/JugadorB/Reset_s_reg cannot be properly analyzed as its control pin Ajedrez1/JugadorB/Reset_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Ajedrez1/JugadorB/Start_s_reg cannot be properly analyzed as its control pin Ajedrez1/JugadorB/Start_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Ajedrez1/Reset_aux_A_reg/L7 (in Ajedrez1/Reset_aux_A_reg macro) cannot be properly analyzed as its control pin Ajedrez1/Reset_aux_A_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch MaquinaEstados1/code7_reg[1] cannot be properly analyzed as its control pin MaquinaEstados1/code7_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch MaquinaEstados1/code7_reg[2] cannot be properly analyzed as its control pin MaquinaEstados1/code7_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch MaquinaEstados1/code7_reg[3] cannot be properly analyzed as its control pin MaquinaEstados1/code7_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch MaquinaEstados1/code8_reg[0] cannot be properly analyzed as its control pin MaquinaEstados1/code8_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Modo_Crono1/Reset_s_reg cannot be properly analyzed as its control pin Modo_Crono1/Reset_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Modo_Crono1/Start_s_reg cannot be properly analyzed as its control pin Modo_Crono1/Start_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Modo_Crono1/code6_reg[3] cannot be properly analyzed as its control pin Modo_Crono1/code6_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/Reset_s_reg cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/Reset_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/Start_s_reg cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/Start_s_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_min_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_min_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_min_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_min_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/dec_sec_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_min_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_min_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_min_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_min_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_LDC cannot be properly analyzed as its control pin Modo_Temp1/Cuenta_atras1/unit_sec_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[0] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[1] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[2] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[3] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_min_aux_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[0] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[1] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[2] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[3] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/dec_sec_aux_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[0] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[1] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[2] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[3] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_min_aux_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[0] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[1] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[2] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[3] cannot be properly analyzed as its control pin Modo_Temp1/Sel_Cuenta1/unit_sec_aux_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch Modo_Temp1/code6_reg[3] cannot be properly analyzed as its control pin Modo_Temp1/code6_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch SuperMux1/code1_reg[0] cannot be properly analyzed as its control pin SuperMux1/code1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch SuperMux1/code1_reg[1] cannot be properly analyzed as its control pin SuperMux1/code1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch SuperMux1/code1_reg[2] cannot be properly analyzed as its control pin SuperMux1/code1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch SuperMux1/code1_reg[3] cannot be properly analyzed as its control pin SuperMux1/code1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch SuperMux1/code2_reg[0] cannot be properly analyzed as its control pin SuperMux1/code2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch SuperMux1/code2_reg[1] cannot be properly analyzed as its control pin SuperMux1/code2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch SuperMux1/code2_reg[2] cannot be properly analyzed as its control pin SuperMux1/code2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch SuperMux1/code2_reg[3] cannot be properly analyzed as its control pin SuperMux1/code2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch SuperMux1/code3_reg[0] cannot be properly analyzed as its control pin SuperMux1/code3_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch SuperMux1/code3_reg[1] cannot be properly analyzed as its control pin SuperMux1/code3_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch SuperMux1/code3_reg[2] cannot be properly analyzed as its control pin SuperMux1/code3_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch SuperMux1/code3_reg[3] cannot be properly analyzed as its control pin SuperMux1/code3_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch SuperMux1/code4_reg[0] cannot be properly analyzed as its control pin SuperMux1/code4_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch SuperMux1/code4_reg[1] cannot be properly analyzed as its control pin SuperMux1/code4_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch SuperMux1/code4_reg[2] cannot be properly analyzed as its control pin SuperMux1/code4_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch SuperMux1/code4_reg[3] cannot be properly analyzed as its control pin SuperMux1/code4_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch SuperMux1/code5_reg[0] cannot be properly analyzed as its control pin SuperMux1/code5_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch SuperMux1/code5_reg[1] cannot be properly analyzed as its control pin SuperMux1/code5_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch SuperMux1/code5_reg[2] cannot be properly analyzed as its control pin SuperMux1/code5_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch SuperMux1/code5_reg[3] cannot be properly analyzed as its control pin SuperMux1/code5_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch SuperMux1/code6_reg[0] cannot be properly analyzed as its control pin SuperMux1/code6_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch SuperMux1/code6_reg[1] cannot be properly analyzed as its control pin SuperMux1/code6_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch SuperMux1/code6_reg[2] cannot be properly analyzed as its control pin SuperMux1/code6_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch SuperMux1/code6_reg[3] cannot be properly analyzed as its control pin SuperMux1/code6_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch SuperMux1/code7_reg[0] cannot be properly analyzed as its control pin SuperMux1/code7_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch SuperMux1/code7_reg[1] cannot be properly analyzed as its control pin SuperMux1/code7_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch SuperMux1/code7_reg[2] cannot be properly analyzed as its control pin SuperMux1/code7_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch SuperMux1/code7_reg[3] cannot be properly analyzed as its control pin SuperMux1/code7_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch SuperMux1/code8_reg[0] cannot be properly analyzed as its control pin SuperMux1/code8_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch SuperMux1/code8_reg[1] cannot be properly analyzed as its control pin SuperMux1/code8_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch SuperMux1/code8_reg[2] cannot be properly analyzed as its control pin SuperMux1/code8_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch SuperMux1/code8_reg[3] cannot be properly analyzed as its control pin SuperMux1/code8_reg[3]/G is not reached by a timing clock
Related violations: <none>


