<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_udma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_udma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__udma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_udma.h - Macros for use in accessing the UDMA registers.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_UDMA_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_UDMA_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the Micro Direct Memory Access register</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// addresses.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab42eaf84108205bf7ddbe4e1f1eb3943">   47</a></span>&#160;<span class="preprocessor">#define UDMA_STAT               0x400FF000  // DMA Status</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4319542243c34e0b6c8c428978eb43f9">   48</a></span>&#160;<span class="preprocessor">#define UDMA_CFG                0x400FF004  // DMA Configuration</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adaa31653cc45c57d88b97a67c25ca7ab">   49</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE            0x400FF008  // DMA Channel Control Base Pointer</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af548a1ff8481f3f9c2ca6251f9f7ea1b">   50</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE            0x400FF00C  // DMA Alternate Channel Control</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// Base Pointer</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#add98ce1c0111d74ddcbe2f2dfebca7b2">   52</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT           0x400FF010  // DMA Channel Wait-on-Request</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a72e58ae4b094a0d2c375aa71ff828505">   54</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ              0x400FF014  // DMA Channel Software Request</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a93b7ff36ae2aa59087166fc2445a5f86">   55</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET        0x400FF018  // DMA Channel Useburst Set</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a54570c67d2b37e5750c87393663d19e8">   56</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR        0x400FF01C  // DMA Channel Useburst Clear</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abefbeb3ff10b0d9388631bd4b0f4fae5">   57</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET         0x400FF020  // DMA Channel Request Mask Set</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9bf39ed430bce60aff19ce8115120751">   58</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR         0x400FF024  // DMA Channel Request Mask Clear</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a864bbe5457eab3890f39e838dd0faebc">   59</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET             0x400FF028  // DMA Channel Enable Set</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad6083ee9273019db8454bc298c3673e0">   60</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR             0x400FF02C  // DMA Channel Enable Clear</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa94840220d20a5befb242b02ad5c5faf">   61</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET             0x400FF030  // DMA Channel Primary Alternate</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// Set</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a297a23ad50e4111b1fbd0690c4c4a1c2">   63</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR             0x400FF034  // DMA Channel Primary Alternate</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a616a171071e25adf3b2ffb37b3c4e31b">   65</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET            0x400FF038  // DMA Channel Priority Set</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4551274bc3f8c607d10e7407030a043d">   66</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR            0x400FF03C  // DMA Channel Priority Clear</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1faac050767fa7399b52d21ecbeace7b">   67</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR             0x400FF04C  // DMA Bus Error Clear</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3c99c817c1f9e0a5863b590a443d6970">   68</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN             0x400FF500  // DMA Channel Assignment</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab9541afa3b9eddbc3767c47f76f295ab">   69</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0             0x400FF510  // DMA Channel Map Select 0</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a12d61d2a37cd43e5605cf84a711b2d8c">   70</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1             0x400FF514  // DMA Channel Map Select 1</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a73a8e67e9254d976dad62d4f09bacb07">   71</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2             0x400FF518  // DMA Channel Map Select 2</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abdf0a536c97e2a18bb66d39b09a70fa4">   72</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3             0x400FF51C  // DMA Channel Map Select 3</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afe401a25f6a209df79acae2a50a5d25e">   79</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA Channels Minus 1</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7a1f16002d0b1ed812539ef387b43943">   80</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  // Control State Machine Status</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad61a93f9f176c8d734dce7c9a403e65a">   81</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_IDLE    0x00000000  // Idle</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1c75983ec62c2ca280054eb760516ba2">   82</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_CTRL 0x00000010  // Reading channel controller data</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6e6987b10f2173d42c6d0e1dc4a896ad">   83</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCENDP                                            \</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">                                0x00000020  // Reading source end pointer</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5ba10c34af723503bc9662636cd230bd">   85</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_DSTENDP                                            \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">                                0x00000030  // Reading destination end pointer</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaf2dee6c614d84d871c19df6dd97b12b">   87</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCDAT                                             \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">                                0x00000040  // Reading source data</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afac904fa0620df075a1fcf1fc3f61baf">   89</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_DSTDAT                                             \</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">                                0x00000050  // Writing destination data</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2f16228d4b0778df45fa9f25ddb1f37a">   91</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WAIT    0x00000060  // Waiting for uDMA request to</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// clear</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a017d25db26a875f0996d118736a826ca">   93</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_CTRL 0x00000070  // Writing channel controller data</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac8ad716327797fdef4376b07c0ce376b">   94</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_STALL   0x00000080  // Stalled</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a63398a79a78b666c0abacd7c9ab1ef49">   95</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_DONE    0x00000090  // Done</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae71bc765f073ea65c66a511fac4fdef9">   96</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_UNDEF   0x000000A0  // Undefined</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a804bfa8605db46052696401c1541467b">   97</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  // Master Enable Status</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a67a4666641a87922620683775284e864">   98</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afd62e359f3db2c3d56285d06390f77d7">  105</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  // Controller Master Enable</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a588d8ef1269d8529b846d027d19905ed">  112</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel Control Base Address</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac3fe6ea9c07d5febfdfac0dbbd3cedba">  113</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac5717b5346ea42dc185631061a8ad7d3">  120</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate Channel Address</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac6c25dd9228ca172c82822096afe4318">  122</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_WAITSTAT register.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2ece8cc098b2dc4049fdaf51a0f9257f">  129</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] Wait Status</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7e92b942896e813f107b4d75fa13a5ba">  136</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_M            0xFFFFFFFF  // Channel [n] Software Request</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTSET</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a887c24e26a89f7f02defd44761756c97">  144</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] Useburst Set</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTCLR</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adb14084113207f0a6bb9d8eb5c6af614">  152</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] Useburst Clear</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKSET</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0b3a0e894a953db29fba28d2d9db7b33">  160</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] Request Mask Set</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKCLR</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ae972664903127a5115ccaf72745eea">  168</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] Request Mask Clear</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a16c77d9717eb0f77a01d764b6b086e5f">  175</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] Enable Set</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa9298722d5937adbe01bba88d423e7b8">  182</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Clear Channel [n] Enable Clear</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa51d02053f29efc4dbc766c6680e144b">  189</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] Alternate Set</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a17716b560317ca25ef62a027b48014ce">  196</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] Alternate Clear</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a26049dc94132b816d5157867e43e694e">  203</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] Priority Set</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9e8ad4a7d0462e4954ee1c87c82b08cf">  210</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] Priority Clear</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a09f42275a0f9b8884d40917d3216ca20">  217</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA Bus Error Status</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6581f3e3202c0635bfd516dba8998641">  224</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_M           0xFFFFFFFF  // Channel [n] Assignment Select</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2fd121c376da58dbf39a4cdc4a73108f">  225</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_PRIMARY     0x00000000  // Use the primary channel</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5a8bed235b8ad2f1d3d339462c21740a">  227</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_SECONDARY   0x00000001  // Use the secondary channel</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHIS register.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a77cf8040aeddf41c03f8e9aa44cff5bf">  235</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_M             0xFFFFFFFF  // Channel [n] Interrupt Status</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4a8cde9bf2c6765dfd71c42cb9cb07ab">  242</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA Channel 7 Source Select</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aab91a84b14b1575337670d79058659d2">  243</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA Channel 6 Source Select</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a792f82830fe1063bf1f4b8551efcc2f4">  244</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA Channel 5 Source Select</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afb6de16e010a0dcf86adad693ca0c2e6">  245</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA Channel 4 Source Select</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4c6e6c72094e5ba47478827edacfad1c">  246</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA Channel 3 Source Select</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5d4d38fa028aa4dcc4566e99065d2174">  247</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA Channel 2 Source Select</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3d9b70b27a8c75065441bc6518b2f0cc">  248</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA Channel 1 Source Select</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae13eff2408cc22ae32b54348f0b8cbe6">  249</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA Channel 0 Source Select</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a08573c89ae2943471a570aec4bb48812">  250</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4cfc000bd33eb0ec4a3951324496face">  251</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1cdc13732c6b6df6ac21f16081824fdc">  252</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a47b94869734a9588b6ce1e4e12183b1b">  253</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a571bc9a9295724edcbbbdc660ac53b49">  254</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae7c0d2d612342e2546a0bc875215e1be">  255</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ada2cb092219bbeea70185636ddb11d0a">  256</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4562772ca2f05b2ae6fe55ac9ae10d92">  257</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2db8976047db2c7d038f43b33c5bad9c">  264</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA Channel 15 Source Select</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa4f0891a5cd74a058ee7407a37cccd73">  265</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA Channel 14 Source Select</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac619e46e46fcb4d319191704ab6a6f32">  266</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA Channel 13 Source Select</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa9e8da2e51a768b9eb3b7fab4ac93d38">  267</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA Channel 12 Source Select</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaacd28975abf4d998afc521a9c0cc8af">  268</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA Channel 11 Source Select</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#addb5aabf1a9593c0f2407e2fc99efbdb">  269</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA Channel 10 Source Select</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7023418e2b1d138a86fa3c6660b7e8e5">  270</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA Channel 9 Source Select</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa1d261cc6eaff83fdf87a246311ff3c9">  271</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA Channel 8 Source Select</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a09518efd2228667675c6ae8f6728f84f">  272</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5adad68644752bf7d668bbfbd1bf3420">  273</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a31d738e352e2ca9e2658f912c08b93d7">  274</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aacfd2272a4eac20d7f53a693e07919e1">  275</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a873da43d83cc9a85bc8e42efaf79fdcc">  276</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ffc51d2bcaeccea99eb93691c88532d">  277</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6f22974a57b762e774faa7600ec52d74">  278</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad504c08f9b1cc382dd6e46024da21a63">  279</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a26d9b4b07dc77a89a6a4e835381170e5">  286</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA Channel 23 Source Select</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae06c4781f221a01365961be8a47e8910">  287</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA Channel 22 Source Select</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7df012cb48586d1a2ddbba1392d9441b">  288</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA Channel 21 Source Select</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a943306ac1654b7fa4855b5bb22793a4b">  289</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA Channel 20 Source Select</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9a7a087b9c20895f766f6c84d5dedfe3">  290</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA Channel 19 Source Select</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a439eb86464cc8733e4210afd06dcdf0e">  291</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA Channel 18 Source Select</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0edb0ed6353316755fac3020d4564798">  292</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA Channel 17 Source Select</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7a78dc6a43202d26a1b412298ffcb0f6">  293</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA Channel 16 Source Select</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad6c1666030ea5b9085483a07257919ff">  294</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5345f805e1aa700e48714ac5a5c8e82d">  295</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abc1da1aeb03ad4f4bf23d8dc9b695215">  296</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af8b6648dce3c7746b17265244471de6c">  297</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae156362a66480a5a6705fdf2a89f1b4c">  298</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a54141b5561ec4967661f7f7b8c6504e3">  299</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a59dcd5705d3148eb94377987ae284eaf">  300</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a88e86e91ffe86dda47ea290253eae635">  301</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0906048cb618218f876e5d7900b3e0a9">  308</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA Channel 31 Source Select</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aca33df4483b0c8c4231bcf5a9cd20710">  309</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA Channel 30 Source Select</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2690debf27bd2ffe6f634d677ffea970">  310</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA Channel 29 Source Select</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1a74cf9e4f070b96879a0bdae13e89f9">  311</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA Channel 28 Source Select</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7ce9cbecc89837ca9b000edcade3ec31">  312</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA Channel 27 Source Select</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af2abef0d7ce56aaf867eaa507f212f64">  313</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA Channel 26 Source Select</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa6b4384022abf13d2a8fbd08fb94938f">  314</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA Channel 25 Source Select</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae827c11e8e19f53282d0520a520c6559">  315</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA Channel 24 Source Select</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a596eb22e46856d01123859c5996ab5a0">  316</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a59d7aca08f7f812f91804d102e526c60">  317</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad1ec01dcddbe91d5f8c581616a7a62f2">  318</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a57f5d2e358aafe67ce171dac0bafd78b">  319</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5900ebc7b7deb79af1c13f97650ca9fb">  320</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adc546abd99c431d533c1e50c82b9d907">  321</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a33b3f495d1816f016c4419afd6524854">  322</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af75a7bbbb844bb4b0e9b2fe9c9edb0b9">  323</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// The following are defines for the Micro Direct Memory Access (uDMA) offsets.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afc795d9e5a43586e6d99cd3dc70103a7">  330</a></span>&#160;<span class="preprocessor">#define UDMA_O_SRCENDP          0x00000000  // DMA Channel Source Address End</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae82d83b70492dbf016f6adad6e3cc497">  332</a></span>&#160;<span class="preprocessor">#define UDMA_O_DSTENDP          0x00000004  // DMA Channel Destination Address</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                            <span class="comment">// End Pointer</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9b20f1266288e2b86c0df172be66a2bc">  334</a></span>&#160;<span class="preprocessor">#define UDMA_O_CHCTL            0x00000008  // DMA Channel Control Word</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_SRCENDP register.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6b7f63d0589a4bf204c9277c480f67c9">  341</a></span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  // Source Address End Pointer</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8059efcffc79aea77b38620a9225c380">  342</a></span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_S     0</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_DSTENDP register.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a32de8697fc11b600beb40eb3d37490cb">  349</a></span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  // Destination Address End Pointer</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa3a1351ea6c7becb9bc1846249975dd7">  350</a></span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_S     0</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_CHCTL register.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac1264e9f4d0785fe752f86ea39242574">  357</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_M     0xC0000000  // Destination Address Increment</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adaf784c212171fbadb9716a0b7873faa">  358</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8443acd62ea12e44ca46d79ff99bf4cb">  359</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  // Half-word</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abd9009cbe6cb94351b44ad0b7c2ce0a1">  360</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  // Word</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7e45c86da6f79bf321c73711224d30fb">  361</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  // No increment</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4d1a9c7817bc1a46b506451ac66a1cbd">  362</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_M    0x30000000  // Destination Data Size</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a257cd279faedd59fbb9db66ad74b77a9">  363</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac9d3a6a50319f5b3cb79dbe31e89e2f7">  364</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  // Half-word</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6e7cba2be4f561a40a1dd154296b06e9">  365</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  // Word</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#acd028d22f870c5e7f7c93759c97d4f93">  366</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_M     0x0C000000  // Source Address Increment</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8c6502de024250bbf8ad4ac458efba8b">  367</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac20d3a810f6d58e0e005730fec0854b6">  368</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  // Half-word</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a14161ca6906e08c2452e7429067af299">  369</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  // Word</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7f08cf481efbcf76a2a7fa37d78092f5">  370</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  // No increment</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a998df26f37c42e19df7c5df36a15a9cb">  371</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_M    0x03000000  // Source Data Size</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3d6075ce1dd8a21d4ab61112ca915d93">  372</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad34655fdf6768fc800e8437a10fe3128">  373</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  // Half-word</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac7de0686f7dbd06d508297492bd68ba9">  374</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  // Word</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a802e40ad374bebc334b43d532076961e">  375</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTPROT0     0x00200000  // Destination Privilege Access</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac7a52b133d40495e32abf8217962a951">  376</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCPROT0     0x00040000  // Source Privilege Access</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a47776240d7ab85f1582acd753443ce75">  377</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  // Arbitration Size</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac1c3eefd24146b61e77068fd861ae1a5">  378</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  // 1 Transfer</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae20985dcfedf16c0af1e9c1d47e72fc4">  379</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  // 2 Transfers</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abf5016e197e4f1ea31c6e77902587a43">  380</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  // 4 Transfers</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a039bdba2c3549e8d36be4399474c2617">  381</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  // 8 Transfers</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1b3d97e3c85c4866fc1742d7cbec5fc7">  382</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  // 16 Transfers</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a205653da8bedad4413c431acc50e3f33">  383</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  // 32 Transfers</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a949ccaab9b927850da47de1ce299a0ab">  384</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  // 64 Transfers</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5dd8041cb42b1f9afd84ab8cd7f748d6">  385</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  // 128 Transfers</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a34545f74053f0f303f009edb765b8780">  386</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  // 256 Transfers</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a386bb29be886cdc3625a95a2dd4a27f8">  387</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  // 512 Transfers</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afd45ce976c484102d0d4025ed056dde9">  388</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  // 1024 Transfers</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab20c09d0d72e80b1556c0215454ea1d8">  389</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  // Transfer Size (minus 1)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a31de6174f855ff5f8e1fb52f9d60f8a8">  390</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_NXTUSEBURST  0x00000008  // Next Useburst</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae3ea72dfa406ca2a250dd62d271d3566">  391</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_M   0x00000007  // uDMA Transfer Mode</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2bed6f687f40185763b9a9684710b5df">  392</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP                                              \</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">                                0x00000000  // Stop</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4b3114fbc9d63baf82c115a8f5c39f0a">  394</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC                                             \</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">                                0x00000001  // Basic</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab6cf1593fd910e6849174720c9e9f046">  396</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO                                              \</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">                                0x00000002  // Auto-Request</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab57520f9711fbe51ea580dbc7a9029c9">  398</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG                                          \</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">                                0x00000003  // Ping-Pong</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9e6063c5a69d1583b8771bd524ac176b">  400</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG                                            \</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">                                0x00000004  // Memory Scatter-Gather</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad1143840250415249c79af03d0581124">  402</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA                                           \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">                                0x00000005  // Alternate Memory Scatter-Gather</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaa64533f9fdec32bf78225bae7a0509d">  404</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG                                            \</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">                                0x00000006  // Peripheral Scatter-Gather</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#acbfb81d13b2d0ba94335a295d3f968c1">  406</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA                                           \</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">                                0x00000007  // Alternate Peripheral</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// Scatter-Gather</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3ba2fb1a3f7c5322d9785e77b5a8e9d4">  409</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_S   4</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#endif // __HW_UDMA_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
