{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571987774837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571987774842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 03:16:14 2019 " "Processing started: Fri Oct 25 03:16:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571987774842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571987774842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_counter -c clock_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_counter -c clock_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571987774842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571987775444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571987775444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 11 11 " "Found 11 design units, including 11 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayCounter " "Found entity 2: DisplayCounter" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_counter " "Found entity 3: clock_counter" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "4 EQ1seg0 " "Found entity 4: EQ1seg0" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "5 EQ2seg1 " "Found entity 5: EQ2seg1" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "6 EQ3seg2 " "Found entity 6: EQ3seg2" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "7 EQ4seg3 " "Found entity 7: EQ4seg3" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "8 EQ5seg4 " "Found entity 8: EQ5seg4" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "9 EQ6seg5 " "Found entity 9: EQ6seg5" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "10 EQ7seg6 " "Found entity 10: EQ7seg6" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""} { "Info" "ISGN_ENTITY_NAME" "11 bitsToHex " "Found entity 11: bitsToHex" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571987783798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571987783798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_counter " "Elaborating entity \"clock_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571987783829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:U1 " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:U1\"" {  } { { "clock_counter.v" "U1" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_counter.v(12) " "Verilog HDL assignment warning at clock_counter.v(12): truncated value with size 32 to match size of target (28)" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571987783845 "|clock_counter|RateDivider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter DisplayCounter:U2 " "Elaborating entity \"DisplayCounter\" for hierarchy \"DisplayCounter:U2\"" {  } { { "clock_counter.v" "U2" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_counter.v(24) " "Verilog HDL assignment warning at clock_counter.v(24): truncated value with size 32 to match size of target (4)" {  } { { "clock_counter.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571987783860 "|clock_counter|DisplayCounter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsToHex bitsToHex:U3 " "Elaborating entity \"bitsToHex\" for hierarchy \"bitsToHex:U3\"" {  } { { "clock_counter.v" "U3" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ1seg0 bitsToHex:U3\|EQ1seg0:eq1 " "Elaborating entity \"EQ1seg0\" for hierarchy \"bitsToHex:U3\|EQ1seg0:eq1\"" {  } { { "clock_counter.v" "eq1" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ2seg1 bitsToHex:U3\|EQ2seg1:eq2 " "Elaborating entity \"EQ2seg1\" for hierarchy \"bitsToHex:U3\|EQ2seg1:eq2\"" {  } { { "clock_counter.v" "eq2" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ3seg2 bitsToHex:U3\|EQ3seg2:eq3 " "Elaborating entity \"EQ3seg2\" for hierarchy \"bitsToHex:U3\|EQ3seg2:eq3\"" {  } { { "clock_counter.v" "eq3" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ4seg3 bitsToHex:U3\|EQ4seg3:eq4 " "Elaborating entity \"EQ4seg3\" for hierarchy \"bitsToHex:U3\|EQ4seg3:eq4\"" {  } { { "clock_counter.v" "eq4" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ5seg4 bitsToHex:U3\|EQ5seg4:eq5 " "Elaborating entity \"EQ5seg4\" for hierarchy \"bitsToHex:U3\|EQ5seg4:eq5\"" {  } { { "clock_counter.v" "eq5" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ6seg5 bitsToHex:U3\|EQ6seg5:eq6 " "Elaborating entity \"EQ6seg5\" for hierarchy \"bitsToHex:U3\|EQ6seg5:eq6\"" {  } { { "clock_counter.v" "eq6" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQ7seg6 bitsToHex:U3\|EQ7seg6:eq7 " "Elaborating entity \"EQ7seg6\" for hierarchy \"bitsToHex:U3\|EQ7seg6:eq7\"" {  } { { "clock_counter.v" "eq7" { Text "C:/Users/Americo/Documents/Quartus/lab5_part2/clock_counter.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987783970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571987784595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571987784938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571987784938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571987785001 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571987785001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571987785001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571987785001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571987785032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 03:16:25 2019 " "Processing ended: Fri Oct 25 03:16:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571987785032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571987785032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571987785032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571987785032 ""}
