Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_min.db'

I am ready...



icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> open_mw_lib orca_lib.mw
{orca_lib.mw}
icc_shell> copy_mw_cel -from place_opt -to clock_opt
1
icc_shell> open_mw_cel clock_opt
Warning: The library '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab4_cts/orca_lib.mw' contains cells with older data model versions and must be updated with the convert_mw_lib command. (MW-308)
Information: Performing CEL data model conversion. (MW-310)
Warning: The cell clock_opt.CEL contains following references of child macro cells which need to be converted: 
ram16x128.CEL   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram16x128.FRAM  /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram8x64.FRAM    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
ram8x64.CEL     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
 (MW-365)
Information: Performing data model conversion on cell "clock_opt.CEL". (MW-312)
Information: The cell's data model has been updated from version 5.1 to 8.1. (MW-300)
Preparing data for query................... 
Information: Cannot enable UPF tracking feature for a design that is created by disabling the UPF tracking feature. (MV-774)
Information: Opened "clock_opt.CEL;2" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab4_cts/orca_lib.mw" library. (MWUI-068)
{clock_opt}
icc_shell> report_clock -skew -attributes
Loading db file '/opt/synopsys/icc_2016/libraries/syn/gtech.db'
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (75 designs)              clock_opt.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db

# GUI Debug: Building dc from empty. -- Time: 3sec 759ms
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : clocks
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 08:52:35 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
PCI_CLK         15.00   {0 7.5}                       {pclk}
SDRAM_CLK        7.50   {0 3.75}                      {sdram_clk}
SD_DDR_CLK       7.50   {0 3.75}            G         {sd_CK}
SYS_2x_CLK       4.00   {0 2}                         {sys_2x_clk}
SYS_CLK          8.00   {0 4}                         {sys_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
SD_DDR_CLK    sdram_clk      {sd_CK}        SDRAM_CLK      divide_by(1)
--------------------------------------------------------------------------------
 
****************************************
Report : clock_skew
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 08:52:35 2023
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
SYS_CLK             -         -         -         -      0.10      0.20
PCI_CLK             -         -         -         -      0.20      0.30
SYS_2x_CLK          -         -         -         -      0.10      0.20
SDRAM_CLK           -         -         -         -      0.10      0.10
SD_DDR_CLK       1.00      1.00      1.00      1.00      0.05      0.05
1
icc_shell> report_constraint -all
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
 
****************************************
Report : constraint
        -all_violators
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 08:53:46 2023
****************************************


   min_delay/hold ('PCI_CLK' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[4]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[3]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[1]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[2]
                                0.35           0.17 r        -0.18  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[1]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[5]
                                0.35           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A1[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A1[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A2[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A1[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A1[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A2[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A2[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A2[0]
                                0.34           0.17 r        -0.17  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_4_/SD
                                0.16           0.10 f        -0.06  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/almost_full_int_reg/SD
                                0.16           0.10 f        -0.06  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_3_/SD
                                0.16           0.10 f        -0.06  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__11_/SD
                                0.16           0.11 f        -0.05  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg_3_/SD
                                0.16           0.11 f        -0.05  (VIOLATED)
   I_PARSER/sync_pcmd_out_reg_0_/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PARSER/sync_pcmd_out_valid_reg/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PARSER/sync_pcmd_out_reg_3_/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PARSER/sync_pcmd_out_reg_2_/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pc_be_en_reg/D
                                0.16           0.11 f        -0.05  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_en_reg/D
                                0.16           0.11 f        -0.05  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/almost_empty_int_reg/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_6_/SD
                                0.16           0.12 f        -0.05  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_0_/D
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_3_/D
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_1_/D
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_2_/D
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_valid_reg/D
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/full_int_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/half_full_int_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_4_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_reg_3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PARSER/r_pcmd_out_valid_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_0_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg_0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/full_int_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_8_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pc_be_en_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_14_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_7_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_4_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_4_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__4_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/almost_full_int_reg/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/this_addr_g_int_reg_1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__13_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__7_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/count_int_reg_2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__4_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__12_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_12_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_8_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_9_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_17_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_22_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_20_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg_6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__12_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__7_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__8_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__15_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__10_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__9_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__10_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_13_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__14_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__2_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__13_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__9_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__14_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__7_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__14_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__10_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__9_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__6_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__5_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__15_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__11_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__11_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__7_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__13_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__8_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__0_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__1_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__9_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__3_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__12_/SD
                                0.16           0.12 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__0_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__14_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__10_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_1__8_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__11_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_0__13_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_6_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__3_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__4_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__2_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__1_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_11_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__11_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__10_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__8_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/mega_shift_reg_4__15_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_3_/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/empty_int_reg/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/empty_int_reg/SD
                                0.16           0.13 f        -0.04  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg_5_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_5_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_6_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/half_full_int_reg/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_5_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_0_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_1_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_3_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/sync_reg_2_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/count_int_reg_2_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/count_int_reg_1_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_3_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_5_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_6_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_5_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_15_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_4_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_0_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_8_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_14_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_9_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_7_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_1_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_10_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_12_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_11_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_13_/D
                                0.16           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_2_/D
                                0.15           0.12 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/sync_reg_0_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_4_/SD
                                0.16           0.13 f        -0.03  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/count_int_reg_6_/SD
                                0.16           0.14 f        -0.02  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/count_int_reg_0_/SD
                                0.16           0.14 f        -0.02  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/almost_empty_int_reg/SD
                                0.16           0.15 f        -0.02  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/count_int_reg_5_/SD
                                0.16           0.16 f         0.00  (VIOLATED: increase significant digits)


   min_delay/hold ('SYS_2x_CLK' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[4]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[6]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[5]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[3]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[4]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[6]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[5]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[3]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[2]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[2]
                                0.25           0.15 r        -0.10  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[1]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[3]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[2]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[0]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[5]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[4]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A1[6]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[1]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[3]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[2]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[5]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[0]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[6]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A1[4]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[1]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[1]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[3]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[3]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[2]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[2]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[5]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[5]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[0]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[0]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[6]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A1[4]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[4]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A1[6]
                                0.25           0.16 r        -0.09  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[1]
                                0.24           0.17 r        -0.08  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/A2[0]
                                0.24           0.17 r        -0.08  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[1]
                                0.24           0.17 r        -0.08  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/A2[0]
                                0.24           0.17 r        -0.08  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[5]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[4]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[6]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[2]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[3]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[0]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[5]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[4]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[6]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[2]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[3]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[0]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/A2[1]
                                0.25           0.19 r        -0.06  (VIOLATED)
   I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/A2[1]
                                0.25           0.19 r        -0.06  (VIOLATED)


   min_delay/hold ('SYS_CLK' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[4]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[3]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[1]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[1]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[1]
                                0.25           0.17 r        -0.08  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[1]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[1]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[1]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[1]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[2]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[1]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[5]
                                0.25           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/A2[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/A2[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/A2[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/A1[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/A2[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/A1[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/A1[0]
                                0.24           0.17 r        -0.07  (VIOLATED)
   I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/A1[0]
                                0.24           0.17 r        -0.07  (VIOLATED)


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   ORCA_TOP                     0.00       79310.61       -79310.61 (VIOLATED)


1
icc_shell> report_clock_tree -clock_tree [get_clocks SDRAM_CLK]
 
****************************************
Report : clock tree
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 08:59:19 2023
****************************************


============ Global Skew Report ================

Clock Tree Name                : "SDRAM_CLK"
Clock Period                   : 7.50000        
Clock Tree root pin            : "sdram_clk"
Number of Levels               : 1
Number of Sinks                : 643
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 1
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 18.15480       
Max Global Skew                : 0.00000   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.000
Longest path delay                0.000
Shortest path delay               0.000

The longest path delay end pin: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_reg_20_/CP
The shortest path delay end pin: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_reg_20_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
sdram_clk                                   0.000            1  0.000     0.000     0.000     r
sdram_clk                                   0.000          661  0.000     0.000     0.000     r
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_reg_20_/CP
                                            0.000            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
sdram_clk                                   0.000            1  0.000     0.000     0.000     r
sdram_clk                                   0.000          661  0.000     0.000     0.000     r
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_reg_20_/CP
                                            0.000            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------

icc_shell> 
Loading db file '/opt/synopsys/icc_2016/libraries/syn/generic.sdb'
icc_shell> clock_opt -only_cts -no_clock_route
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.48
LR: Layer METAL4: Average tracks per gcell 7.2, utilization 0.46
LR: Layer METAL5: Average tracks per gcell 4.6, utilization 0.40
LR: Layer METAL6: Average tracks per gcell 3.8, utilization 0.41
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is macro. Will not treat as pad.
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
Warning: Net I_BLENDER_1/gclk is an Ideal Net, Removing the attribute. (CTS-260)
Information: Replaced the library cell of I_BLENDER_1/U483 from ora21d1 to ora21d4. (CTS-152)
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
Warning: Net pclk is an Ideal Net, Removing the attribute. (CTS-260)
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net pclk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
Warning: Net sys_clk is an Ideal Net, Removing the attribute. (CTS-260)
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is macro. Will not treat as pad.
CTS: Info: Found net sys_clk,  on cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is macro. Will not treat as pad.
Warning: Net sys_2x_clk is an Ideal Net, Removing the attribute. (CTS-260)
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is macro. Will not treat as pad.
CTS: Info: Found net sys_2x_clk,  on cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is macro. Will not treat as pad.
Warning: Net sdram_clk is an Ideal Net, Removing the attribute. (CTS-260)
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_15/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_7/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_8/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_9/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_10/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_12/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_13/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_14/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_CK/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_0/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_1/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_2/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_3/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_4/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_5/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_6/S is implicit ignore
CTS: I_SDRAM_TOP/I_SDRAM_IF/sd_mux_CKn/S is implicit ignore
Warning: Ignore net sd_CK since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: BA: Net 'sdram_clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 2
CTS: Root clock net sdram_clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 643
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net sdram_clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net sdram_clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
CTS: Root clock net sys_2x_clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 254
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net sys_2x_clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net sys_2x_clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
CTS: Root clock net sys_clk
CTS:  clock gate levels = 2
CTS:    clock sink pins = 902
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net sys_clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net sys_clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
CTS: Root clock net pclk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 201
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net pclk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net pclk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)
Information: Removing clock transition on clock SYS_2x_CLK ... (CTS-103)
Information: Removing clock transition on clock SYS_2x_CLK ... (CTS-103)
Information: Removing clock transition on clock SYS_CLK ... (CTS-103)
Information: Removing clock transition on clock SYS_CLK ... (CTS-103)
Information: Removing clock transition on clock PCI_CLK ... (CTS-103)
Information: Removing clock transition on clock PCI_CLK ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = sdram_clk
CTS:        driving pin = sdram_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.1284

CTS: gate level 1 clock tree synthesis
CTS:          clock net = sys_2x_clk
CTS:        driving pin = sys_2x_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = I_BLENDER_1/gclk
CTS:        driving pin = I_BLENDER_1/U483/Z
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 1 clock tree synthesis
CTS:          clock net = sys_clk
CTS:        driving pin = sys_clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 1 clock tree synthesis
CTS:          clock net = pclk
CTS:        driving pin = pclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       4 clock domain synthesized
CTS:       5 gated clock nets synthesized
CTS:       5 buffer trees inserted
CTS:      42 buffers used (total size = 918.33)
CTS:      47 clock nets total capacitance = worst[7.470 7.470]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net sdram_clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      13 buffers used (total size = 332.838)
CTS:      14 clock nets total capacitance = worst[2.356 2.356]
CTS: Root clock net sys_2x_clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       5 buffers used (total size = 102.877)
CTS:       6 clock nets total capacitance = worst[0.981 0.981]
CTS: Root clock net sys_clk
CTS:       2 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:      20 buffers used (total size = 399.406)
CTS:      22 clock nets total capacitance = worst[3.348 3.348]
CTS: Root clock net pclk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       4 buffers used (total size = 83.2095)
CTS:       5 clock nets total capacitance = worst[0.785 0.785]

CTS: ==================================================
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     1 seconds on crazy_one
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: I_SDRAM_TOP/I_SDRAM_IF/bufbdk_G1IP/I is implicit ignore
CTS: bufbdk_G1IP/I is implicit ignore
Warning: Ignore net sd_CK since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
Information: Removing clock transition on clock SD_DDR_CLK ... (CTS-103)
Information: Removing clock source latency on clock SD_DDR_CLK ... (CTS-289)
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)

CTS: fixing DRC beyond exception pins under clock sdram_clk

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = sdram_clk_G1IP
CTS:        driving pin = bufbdk_G1IP/Z
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: gate level 3 DRC fixing (exception level 2)
CTS:          clock net = I_SDRAM_TOP/I_SDRAM_IF/sd_CK
CTS:        driving pin = I_SDRAM_TOP/I_SDRAM_IF/sd_mux_CK/Z
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       1 clock domain completed
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net sdram_clk
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on crazy_one
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : SDRAM_CLK 
Clock name : SYS_2x_CLK 
Clock name : SYS_CLK 
Clock name : PCI_CLK 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: I_SDRAM_TOP/I_SDRAM_IF/bufbdk_G1IP/I is implicit ignore
CTS: bufbdk_G1IP/I is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000354075.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.496 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
        bufbd1
        buffd1
        bufbd2
        buffd2
        bufbd3
        buffd3
        bufbd4
        buffd4
        buffd7
        bufbd7
        bufbda
        buffda
        bufbdf

    Final pruned inverter set (12 inverters):
        inv0d0
        inv0d1
        inv0d2
        invbd2
        inv0d4
        invbd4
        inv0d7
        invbd7
        invbda
        inv0da
        invbdf
        invbdk


Initializing parameters for clock SD_DDR_CLK:
Root pin: sd_CK
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SDRAM_CLK:
Root pin: sdram_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SYS_2x_CLK:
Root pin: sys_2x_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SYS_CLK:
Root pin: sys_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SYS_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock PCI_CLK:
Root pin: pclk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock PCI_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns


Starting optimization for clock SD_DDR_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns

***********************************************
* Preoptimization report (clock 'SD_DDR_CLK') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock SD_DDR_CLK (initial)
Total 0 DRC violations for clock SD_DDR_CLK (initial)
RC optimization for clock 'SD_DDR_CLK'
100%   
100%   
Coarse optimization for clock 'SD_DDR_CLK'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
Detailed optimization for clock 'SD_DDR_CLK'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Starting optimization pass for clock SD_DDR_CLK:
Start path based optimization 
100%   
Start area recovery: (inf, -inf)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Switch to low metal layer for clock 'SD_DDR_CLK':

 Total 0 out of 0 nets switched to low metal layer for clock 'SD_DDR_CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'SD_DDR_CLK':
100%   
Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'SD_DDR_CLK'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

********************************************************
* Multicorner optimization report (clock 'SD_DDR_CLK') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock SD_DDR_CLK in corner 'max':
No path.


++ Shortest path for clock SD_DDR_CLK in corner 'max':
No path.


++ Longest path for clock SD_DDR_CLK in corner 'RC-ONLY':
No path.


++ Shortest path for clock SD_DDR_CLK in corner 'RC-ONLY':
No path.

Report DRC violations for clock SD_DDR_CLK (final)
Total 0 DRC violations for clock SD_DDR_CLK (final)


Starting optimization for clock SDRAM_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns

**********************************************
* Preoptimization report (clock 'SDRAM_CLK') *
**********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.020 0.044 0.044)
    Estimated Insertion Delay (r/f/b) = (0.287 0.298 0.298)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.002 0.004)
    Estimated Insertion Delay (r/f/b) = (0.006 0.004 0.006)
  Wire capacitance =  0.0 pf
  Total capacitance = 2.4 pf
  Max transition = 0.271 ns
  Cells = 13 (area=48.750000)
  Buffers = 12 (area=48.750000)
  Buffer Types
  ============
    bufbdf: 5
    buffd7: 5
    bufbda: 2

Report DRC violations for clock SDRAM_CLK (initial)
Total 0 DRC violations for clock SDRAM_CLK (initial)
 Start (0.254, 0.299), End (0.254, 0.299) 

RC optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Coarse optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
 No back-to-back buffer chains found
 Start (0.238, 0.293), End (0.238, 0.293) 

Detailed optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Starting optimization pass for clock SDRAM_CLK:
Start path based optimization 
 Start (0.237, 0.292), End (0.237, 0.292) 

 iteration 1: (0.054734, 0.291848) [0]
 Total 1 cells sized on clock SDRAM_CLK (LP) (corner 0)
 Start (0.237, 0.292), End (0.237, 0.292) 

15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
 Start (0.237, 0.292), End (0.237, 0.292) 

 Start (0.237, 0.292), End (0.237, 0.292) 

 Start (0.237, 0.292), End (0.237, 0.292) 

 Start (0.237, 0.292), End (0.237, 0.292) 

 Start (0.237, 0.292), End (0.237, 0.292) 

 iteration 2: (0.050609, 0.292617) [0]
 iteration 3: (0.048482, 0.293410) [0]
 iteration 4: (0.044298, 0.293218) [0]
 iteration 5: (0.043787, 0.293020) [0]
 iteration 6: (0.039475, 0.292636) [0]
 iteration 7: (0.037372, 0.292239) [0]
 iteration 8: (0.036780, 0.292043) [0]
 Total 7 cells sized on clock SDRAM_CLK (SP) (corner 0)
 Start (0.237, 0.292), End (0.255, 0.292) 

Start area recovery: (0.255263, 0.292043)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Switch to low metal layer for clock 'SDRAM_CLK':

 Total 8 out of 13 nets switched to low metal layer for clock 'SDRAM_CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.255263, 0.292043)
 Start (0.255, 0.292), End (0.255, 0.292) 

Buffer removal for area recovery: (0.255263, 0.292043)
Area recovery optimization for clock 'SDRAM_CLK':
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Sizing for area recovery: (0.255263, 0.292043)

 Total 0 buffers removed (all paths) for clock 'SDRAM_CLK'
Path buffer removal for area recovery: (0.255263, 0.292043)
Buffer pair removal for area recovery: (0.255263, 0.292043)
End area recovery: (0.255263, 0.292043)

*******************************************************
* Multicorner optimization report (clock 'SDRAM_CLK') *
*******************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.033 0.037 0.037)
    Estimated Insertion Delay (r/f/b) = (0.289 0.292 0.292)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.004 0.004)
    Estimated Insertion Delay (r/f/b) = (0.006 0.006 0.006)
  Wire capacitance =  0.0 pf
  Total capacitance = 2.4 pf
  Max transition = 0.240 ns
  Cells = 13 (area=45.500000)
  Buffers = 12 (area=45.500000)
  Buffer Types
  ============
    bufbdf: 2
    bufbda: 6
    buffd7: 4


++ Longest path for clock SDRAM_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 f ( 440  748) 
 sdram_clk (port)                              156  63   63 f ( 440  748) 
 sdram_clk (net)                       14 107                 
 I_SDRAM_TOP/bufbda_G1B1I11/I (bufbda)         157   4   67 f ( 684  719) 
 I_SDRAM_TOP/bufbda_G1B1I11/Z (bufbda)         223 222  289 f ( 680  720) 
 I_SDRAM_TOP/sdram_clk_G1B1I11 (net)   68 238                 
 I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CPN (sdcfq1)
                                               223   3  292 f ( 712  671) 


++ Shortest path for clock SDRAM_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 f ( 440  748) 
 sdram_clk (port)                              156  63   63 f ( 440  748) 
 sdram_clk (net)                       14 107                 
 I_SDRAM_TOP/bufbdf_G1B1I8/I (bufbdf)          157   3   65 f ( 299  471) 
 I_SDRAM_TOP/bufbdf_G1B1I8/Z (bufbdf)          118 189  255 f ( 303  471) 
 I_SDRAM_TOP/sdram_clk_G1B1I8 (net)    36 126                 
 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/CPN (sdcfq1)
                                               118   0  255 f ( 295  471) 


++ Longest path for clock SDRAM_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 r ( 440  748) 
 sdram_clk (port)                                0   0    0 r ( 440  748) 
 sdram_clk (net)                       14 107                 
 I_SDRAM_TOP/buffd7_G1B1I10/I (bufbda)           6   2    2 r ( 536  557) 
 I_SDRAM_TOP/buffd7_G1B1I10/Z (bufbda)           0   0    2 r ( 532  557) 
 I_SDRAM_TOP/sdram_clk_G1B1I10 (net)   59 207                 
 I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_3__8_/CP (senrq1)
                                                13   4    6 r ( 521  520) 


++ Shortest path for clock SDRAM_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 r ( 440  748) 
 sdram_clk (port)                                0   0    0 r ( 440  748) 
 sdram_clk (net)                       14 107                 
 I_SDRAM_TOP/buffd7_G1B1I2/I (buffd7)            5   1    1 r ( 505  560) 
 I_SDRAM_TOP/buffd7_G1B1I2/Z (buffd7)            0   0    1 r ( 508  559) 
 I_SDRAM_TOP/sdram_clk_G1B1I2 (net)    56 196                 
 I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_2__4_/CP (senrq1)
                                                 1   0    2 r ( 511  560) 

Report DRC violations for clock SDRAM_CLK (final)
Total 0 DRC violations for clock SDRAM_CLK (final)


Starting optimization for clock SYS_2x_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns

***********************************************
* Preoptimization report (clock 'SYS_2x_CLK') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.043 0.000 0.043)
    Estimated Insertion Delay (r/f/b) = (0.259 0.226 0.259)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.011 0.000 0.011)
    Estimated Insertion Delay (r/f/b) = (0.013 0.002 0.013)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.0 pf
  Max transition = 0.288 ns
  Cells = 6 (area=17.000000)
  Buffers = 5 (area=17.000000)
  Buffer Types
  ============
    bufbdf: 1
    bufbda: 2
    bufbd2: 1
    buffd7: 1

Report DRC violations for clock SYS_2x_CLK (initial)
Total 0 DRC violations for clock SYS_2x_CLK (initial)
 Start (0.216, 0.264), End (0.216, 0.264) 

RC optimization for clock 'SYS_2x_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
Coarse optimization for clock 'SYS_2x_CLK'
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
 No back-to-back buffer chains found
 Start (0.209, 0.254), End (0.209, 0.254) 

Detailed optimization for clock 'SYS_2x_CLK'
16%   33%   50%   66%   83%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Starting optimization pass for clock SYS_2x_CLK:
Start path based optimization 
 Start (0.209, 0.254), End (0.209, 0.254) 

 iteration 1: (0.026128, 0.234615) [0]
 Total 1 cells sized on clock SYS_2x_CLK (LP) (corner 0)
 Start (0.209, 0.254), End (0.208, 0.235) 

16%   33%   50%   66%   83%   100%   
 Start (0.208, 0.235), End (0.208, 0.235) 

 Start (0.208, 0.235), End (0.208, 0.235) 

 Start (0.208, 0.235), End (0.208, 0.235) 

 Start (0.208, 0.235), End (0.208, 0.235) 

 Start (0.208, 0.235), End (0.208, 0.235) 

 iteration 2: (0.020509, 0.235576) [0]
 iteration 3: (0.020120, 0.235336) [0]
 Total 2 cells sized on clock SYS_2x_CLK (SP) (corner 0)
 Start (0.208, 0.235), End (0.215, 0.235) 

Start area recovery: (0.215216, 0.235336)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Switch to low metal layer for clock 'SYS_2x_CLK':

 Total 5 out of 6 nets switched to low metal layer for clock 'SYS_2x_CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.215216, 0.235336)
 Start (0.215, 0.235), End (0.215, 0.235) 

Buffer removal for area recovery: (0.215216, 0.235336)
Area recovery optimization for clock 'SYS_2x_CLK':
16%   33%   50%   66%   83%   100%   
Sizing for area recovery: (0.215216, 0.235336)

 Total 0 buffers removed (all paths) for clock 'SYS_2x_CLK'
Path buffer removal for area recovery: (0.215216, 0.235336)
Buffer pair removal for area recovery: (0.215216, 0.235336)
End area recovery: (0.215216, 0.235336)

********************************************************
* Multicorner optimization report (clock 'SYS_2x_CLK') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.020 0.000 0.020)
    Estimated Insertion Delay (r/f/b) = (0.235 0.226 0.235)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.005 0.000 0.005)
    Estimated Insertion Delay (r/f/b) = (0.006 0.002 0.006)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.0 pf
  Max transition = 0.287 ns
  Cells = 6 (area=15.500000)
  Buffers = 5 (area=15.500000)
  Buffer Types
  ============
    bufbda: 1
    buffd7: 2
    bufbd2: 1
    buffda: 1


++ Longest path for clock SYS_2x_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                              82  21   21 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbda_G1B1I4/I (buffda)           83   2   24 r ( 461  405) 
 I_RISC_CORE/bufbda_G1B1I4/Z (buffda)          243 205  229 r ( 464  404) 
 I_RISC_CORE/sys_2x_clk_G1B1I4 (net)   80 287                 
 I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg_15_/CP (senrq1)
                                               243   7  235 r ( 369  468) 


++ Shortest path for clock SYS_2x_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                              82  21   21 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbdf_G1B1I1/I (bufbda)           83   3   24 r ( 589  416) 
 I_RISC_CORE/bufbdf_G1B1I1/Z (bufbda)          177 190  215 r ( 586  417) 
 I_RISC_CORE/sys_2x_clk_G1B1I1 (net)   51 179                 
 I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg_1_/CP (sdcrq1)
                                               177   0  215 r ( 589  412) 


++ Longest path for clock SYS_2x_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                               0   0    0 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbda_G1B1I4/I (buffda)            5   1    1 r ( 461  405) 
 I_RISC_CORE/bufbda_G1B1I4/Z (buffda)            0   0    1 r ( 464  404) 
 I_RISC_CORE/sys_2x_clk_G1B1I4 (net)   80 287                 
 I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg_15_/CP (senrq1)
                                                16   5    6 r ( 369  468) 


++ Shortest path for clock SYS_2x_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                               0   0    0 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbd2_G1B1I3/I (bufbd2)            2   1    1 r ( 500  198) 
 I_RISC_CORE/bufbd2_G1B1I3/Z (bufbd2)            0   0    1 r ( 501  198) 
 I_RISC_CORE/sys_2x_clk_G1B1I3 (net)    7  66                 
 I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (ram16x128)
                                                 1   0    1 r ( 483  188) 

Report DRC violations for clock SYS_2x_CLK (final)
Total 0 DRC violations for clock SYS_2x_CLK (final)


Starting optimization for clock SYS_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns

********************************************
* Preoptimization report (clock 'SYS_CLK') *
********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.038 0.128 0.139)
    Estimated Insertion Delay (r/f/b) = (0.575 0.564 0.575)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.006 0.002 0.006)
    Estimated Insertion Delay (r/f/b) = (0.007 0.003 0.007)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.3 pf
  Max transition = 0.282 ns
  Cells = 22 (area=68.750000)
  Buffers = 20 (area=66.000000)
  Others = 1 (area=2.750000)
  Buffer Types
  ============
    bufbd4: 5
    bufbda: 7
    bufbdf: 4
    buffd7: 3
    bufbd2: 1
  Other Cells
  ===========
    ora21d4: 1

Report DRC violations for clock SYS_CLK (initial)
Total 0 DRC violations for clock SYS_CLK (initial)
Deleting cell bufbda_G1B4I1 and output net sys_clk_G1B1I1.
 iteration 1: (0.135599, 0.561342) [1]
 Total 1 buffers removed on clock SYS_CLK  (corner 1)
 Start (0.435, 0.574), End (0.426, 0.561) 

RC optimization for clock 'SYS_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
Coarse optimization for clock 'SYS_CLK'
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.409, 0.548), End (0.409, 0.548) 

Detailed optimization for clock 'SYS_CLK'
14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Starting optimization pass for clock SYS_CLK:
Start path based optimization 
 Start (0.410, 0.549), End (0.410, 0.549) 

 iteration 1: (0.131198, 0.540816) [0]
 iteration 2: (0.128983, 0.538601) [0]
 iteration 3: (0.127867, 0.537484) [0]
 iteration 4: (0.125087, 0.534705) [0]
 iteration 5: (0.122590, 0.532207) [0]
 Total 5 cells sized on clock SYS_CLK (LP) (corner 0)
 Start (0.410, 0.549), End (0.410, 0.532) 

14%   23%   33%   42%   52%   61%   71%   80%   90%   100%   
 Start (0.410, 0.532), End (0.410, 0.532) 

 Start (0.410, 0.532), End (0.410, 0.532) 

 Start (0.410, 0.532), End (0.410, 0.532) 

 Start (0.410, 0.532), End (0.410, 0.532) 

 iteration 6: (0.117644, 0.532207) [0]
 iteration 7: (0.114229, 0.532207) [0]
 iteration 8: (0.112561, 0.532207) [0]
 iteration 9: (0.065951, 0.532207) [0]
 iteration 10: (0.059476, 0.532207) [0]
 Total 1 delay buffers added on clock SYS_CLK (SP) (corner 0)
 Total 4 cells sized on clock SYS_CLK (SP) (corner 0)
 Start (0.410, 0.532), End (0.473, 0.532) 

 iteration 11: (0.057819, 0.534091) [0]
 Total 1 cells sized on clock SYS_CLK (SP) (corner 0)
 Start (0.473, 0.532), End (0.476, 0.534) 

Start area recovery: (0.476272, 0.534091)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Switch to low metal layer for clock 'SYS_CLK':

 Total 17 out of 22 nets switched to low metal layer for clock 'SYS_CLK' with largest cap change 10.38 percent
Switch metal layer for area recovery: (0.476938, 0.534091)
 Start (0.477, 0.534), End (0.477, 0.534) 

Buffer removal for area recovery: (0.476938, 0.534091)
Area recovery optimization for clock 'SYS_CLK':
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
Sizing for area recovery: (0.476938, 0.533271)

 Total 0 buffers removed (all paths) for clock 'SYS_CLK'
Path buffer removal for area recovery: (0.476938, 0.533271)
Buffer pair removal for area recovery: (0.476938, 0.533271)
End area recovery: (0.476938, 0.533271)

*****************************************************
* Multicorner optimization report (clock 'SYS_CLK') *
*****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.055 0.005 0.056)
    Estimated Insertion Delay (r/f/b) = (0.533 0.482 0.533)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.006 0.000 0.006)
    Estimated Insertion Delay (r/f/b) = (0.006 0.003 0.006)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.3 pf
  Max transition = 0.375 ns
  Cells = 22 (area=53.250000)
  Buffers = 20 (area=51.000000)
  Others = 1 (area=2.250000)
  Buffer Types
  ============
    bufbd4: 2
    buffd4: 2
    buffd7: 6
    buffda: 2
    bufbd7: 2
    bufbd3: 3
    buffd2: 1
    buffd3: 2
  Other Cells
  ===========
    ora21d2: 1


++ Longest path for clock SYS_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                 52   5    5 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                       52   0    5 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                       52  95  100 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)             52   0  100 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)            177 156  256 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 bufbdf_G1B1I8/I (buffd3)                      177   0  257 r ( 381  475) 
 bufbdf_G1B1I8/Z (buffd3)                      374 274  530 r ( 380  476) 
 sys_clk_G1B3I8 (net)                  46 161                 
 I_PARSER/r_pcmd_reg_2_/CP (sdnrn1)            374   3  533 r ( 384  527) 


++ Shortest path for clock SYS_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 f ( 312  748) 
 sys_clk (port)                                 46   5    5 f ( 312  748) 
 sys_clk (net)                          2   8                 
 I_BLENDER_1/U483/A (ora21d2)                   46   0    5 f ( 265  261) 
 I_BLENDER_1/U483/Z (ora21d2)                  245 207  212 f ( 262  261) 
 I_BLENDER_1/gclk (net)                 8  52                 
 I_BLENDER_1/bufbda_G2B1I8/I (buffda)          245   2  214 f ( 209  379) 
 I_BLENDER_1/bufbda_G2B1I8/Z (buffda)          237 262  476 f ( 206  380) 
 I_BLENDER_1/gclk_G2B1I8 (net)         70 245                 
 I_BLENDER_1/LOCKUP/EN (lanlq1)                237   1  477 f ( 155  401) 


++ Longest path for clock SYS_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                  0   0    0 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                        0   0    0 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                        0   0    0 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)              0   0    0 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)              0   0    0 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 buffd7_G1B1I6/I (bufbd7)                        2   1    1 r ( 187  431) 
 buffd7_G1B1I6/Z (bufbd7)                        0   0    1 r ( 184  432) 
 sys_clk_G1B3I6 (net)                  53 206                 
 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/reg_array_reg_7__24_/CP (senrq1)
                                                19   6    6 r ( 229  449) 


++ Shortest path for clock SYS_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                  0   0    0 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                        0   0    0 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                        0   0    0 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)              0   0    0 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)              0   0    0 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 bufbdf_G1B1I8/I (buffd3)                        1   0    0 r ( 381  475) 
 bufbdf_G1B1I8/Z (buffd3)                        0   0    0 r ( 380  476) 
 sys_clk_G1B3I8 (net)                  46 161                 
 I_PARSER/i_reg_reg_15_/CP (sdnrn1)              0   0    0 r ( 377  476) 

Report DRC violations for clock SYS_CLK (final)
Total 0 DRC violations for clock SYS_CLK (final)


Starting optimization for clock PCI_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns

********************************************
* Preoptimization report (clock 'PCI_CLK') *
********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.027 0.000 0.027)
    Estimated Insertion Delay (r/f/b) = (0.238 0.223 0.238)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.004 0.002 0.004)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.8 pf
  Max transition = 0.249 ns
  Cells = 5 (area=13.750000)
  Buffers = 4 (area=13.750000)
  Buffer Types
  ============
    bufbda: 1
    bufbd4: 1
    buffd7: 1
    bufbdf: 1

Report DRC violations for clock PCI_CLK (initial)
Total 0 DRC violations for clock PCI_CLK (initial)
 Start (0.213, 0.240), End (0.213, 0.240) 

RC optimization for clock 'PCI_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
Coarse optimization for clock 'PCI_CLK'
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
 No back-to-back buffer chains found
 Start (0.202, 0.239), End (0.202, 0.239) 

Detailed optimization for clock 'PCI_CLK'
20%   40%   60%   80%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns
Starting optimization pass for clock PCI_CLK:
Start path based optimization 
 Start (0.201, 0.238), End (0.201, 0.238) 

 iteration 1: (0.032324, 0.232476) [0]
 iteration 2: (0.031105, 0.231591) [0]
 Total 2 cells sized on clock PCI_CLK (LP) (corner 0)
 Start (0.201, 0.238), End (0.200, 0.232) 

20%   40%   60%   80%   100%   
 Start (0.200, 0.232), End (0.200, 0.232) 

 Start (0.200, 0.232), End (0.200, 0.232) 

 Start (0.200, 0.232), End (0.200, 0.232) 

 Start (0.200, 0.232), End (0.200, 0.232) 

 Start (0.200, 0.232), End (0.200, 0.232) 

 Start (0.200, 0.232), End (0.200, 0.232) 

Start area recovery: (0.200486, 0.231591)
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns
Switch to low metal layer for clock 'PCI_CLK':

 Total 3 out of 5 nets switched to low metal layer for clock 'PCI_CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.200486, 0.231591)
 Start (0.200, 0.232), End (0.200, 0.232) 

Buffer removal for area recovery: (0.200486, 0.231591)
Area recovery optimization for clock 'PCI_CLK':
20%   40%   60%   80%   100%   
Sizing for area recovery: (0.200486, 0.231591)

 Total 0 buffers removed (all paths) for clock 'PCI_CLK'
Path buffer removal for area recovery: (0.200486, 0.231591)
Buffer pair removal for area recovery: (0.200486, 0.231591)
End area recovery: (0.200486, 0.231591)

*****************************************************
* Multicorner optimization report (clock 'PCI_CLK') *
*****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.020 0.000 0.031)
    Estimated Insertion Delay (r/f/b) = (0.220 0.232 0.232)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.004 0.003 0.004)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.8 pf
  Max transition = 0.256 ns
  Cells = 5 (area=12.500000)
  Buffers = 4 (area=12.500000)
  Buffer Types
  ============
    buffd7: 2
    buffda: 1
    buffd4: 1


++ Longest path for clock PCI_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 f ( 328  748) 
 pclk (port)                                    68  17   17 f ( 328  748) 
 pclk (net)                             4  27                 
 I_PCI_TOP/bufbd4_G1B1I1/I (buffd4)             68   1   18 f ( 225  726) 
 I_PCI_TOP/bufbd4_G1B1I1/Z (buffd4)            256 210  228 f ( 227  726) 
 I_PCI_TOP/pclk_G1B1I1 (net)           31 108                 
 I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/EN (lanlq1)
                                               256   4  232 f ( 137  700) 


++ Shortest path for clock PCI_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                    72  17   17 r ( 328  748) 
 pclk (net)                             4  27                 
 I_PCI_TOP/bufbd4_G1B1I1/I (buffd4)             72   1   18 r ( 225  726) 
 I_PCI_TOP/bufbd4_G1B1I1/Z (buffd4)            217 180  197 r ( 227  726) 
 I_PCI_TOP/pclk_G1B1I1 (net)           31 108                 
 I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__10_/CP (sdcrq1)
                                               218   3  200 r ( 145  719) 


++ Longest path for clock PCI_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                     0   0    0 r ( 328  748) 
 pclk (net)                             4  27                 
 buffd7_G1B1I2/I (buffd7)                        3   1    1 r ( 161  486) 
 buffd7_G1B1I2/Z (buffd7)                        0   0    1 r ( 164  485) 
 pclk_G1B1I2 (net)                     50 203                 
 I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE2 (ram8x64)
                                                12   4    4 r ( 138  216) 


++ Shortest path for clock PCI_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                     0   0    0 r ( 328  748) 
 pclk (net)                             4  27                 
 buffd7_G1B1I2/I (buffd7)                        3   1    1 r ( 161  486) 
 buffd7_G1B1I2/Z (buffd7)                        0   0    1 r ( 164  485) 
 pclk_G1B1I2 (net)                     50 203                 
 I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_21_/CP (sdcrq2)
                                                 1   0    1 r ( 161  486) 

Report DRC violations for clock PCI_CLK (final)
Total 0 DRC violations for clock PCI_CLK (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:14:46 2023
****************************************
Std cell utilization: 79.89%  (142171/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 79.83%  (141627/(333120-155716))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142171   sites, (non-fixed:141627 fixed:544)
                      10713    cells, (non-fixed:10669  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155716   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       75 
Avg. std cell width:  5.51 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:14:46 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 53 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:14:47 2023
****************************************

avg cell displacement:    2.470 um ( 0.67 row height)
max cell displacement:    8.992 um ( 2.44 row height)
std deviation:            2.012 um ( 0.55 row height)
number of cell moved:       472 cells (out of 10669 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 32 out of 46 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
icc_shell> clock_opt -only_psyn -no_clock_route
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Cannot freeze clock timing since none of the clock nets are routed/extracted. (TIM-224)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

  Design  WNS: 0.0301  TNS: 0.0301  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 214267.5
  Total fixed cell area: 215682.5
  Total physical cell area: 429950.0
  Core area: (20000 20000 731350 728480)


                  Incremental high fanout optimization starts
================================================================

 Updating Timing ........ 
 Done


 Beginning Buffering Optimizations
 ---------------------------------

 Collecting Buffer Trees ... Found 13

 Processing Buffer Trees ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [13] 100% Done ...


Information: Automatic high-fanout synthesis deletes 2 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 48 new cells. (PSYN-864)


                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0301  TNS: 0.0301  Number of Violating Paths: 1

  Nets with DRC Violations: 0
  Total moveable cell area: 214751.6
  Total fixed cell area: 215682.5
  Total physical cell area: 430434.1
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   71127.3      0.03       0.0       1.3                          
    0:00:13   71128.8      0.00       0.0       1.3                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   71128.8      0.00       0.0       1.3                          
    0:00:15   71125.3      0.00       0.0      52.0                          
    0:00:16   71118.3      0.00       0.0      52.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:16   71078.3      0.00       0.0     506.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/synopsys/icc_2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
43%...57%...71%...86%...100% done.
Memory usage for placement task 68 Mbytes -- main task 425 Mbytes.

Information: Analyzing channel congestion ... 
LC: =      16233;  NCBT =          2;  CBI =         20;  CBT =          2;  OBT =        839;  PBT = 0.238379%;  ABI =        992;  PCBI = 2.016129%;  PCT = 0.123206%
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:16:56 2023
****************************************
Std cell utilization: 79.96%  (142295/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 79.90%  (141751/(333120-155716))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142295   sites, (non-fixed:141751 fixed:544)
                      10743    cells, (non-fixed:10699  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155716   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       67 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:16:56 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 8672 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:16:57 2023
****************************************

avg cell displacement:    1.080 um ( 0.29 row height)
max cell displacement:   12.359 um ( 3.35 row height)
std deviation:            1.106 um ( 0.30 row height)
number of cell moved:      8871 cells (out of 10699 cells)

Largest displacement cells:
  Cell: I_SDRAM_TOP/I_SDRAM_READ_FIFO/U435 (aoi2222d1)
    Input location: (672.555 647.300)
    Legal location: (678.050 658.370)
    Displacement: 12.359 um, e.g. 3.35 row height.
  Cell: I_BLENDER_1/sub_170/U22 (nd02d0)
    Input location: (149.560 235.670)
    Legal location: (156.530 245.090)
    Displacement: 11.718 um, e.g. 3.18 row height.

Total 2 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214455.1
  Total fixed cell area: 215682.5
  Total physical cell area: 430137.6
  Core area: (20000 20000 731350 728480)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00   71078.3      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
    0:01:03   71077.1      0.00       0.0     506.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:17:04 2023
****************************************
Std cell utilization: 79.96%  (142290/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 79.90%  (141746/(333120-155716))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142290   sites, (non-fixed:141746 fixed:544)
                      10742    cells, (non-fixed:10698  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155716   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       67 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:17:04 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:17:04 2023
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214447.5
  Total fixed cell area: 215682.5
  Total physical cell area: 430130.0
  Core area: (20000 20000 731350 728480)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 303, MEM: 449585152


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        1.3127
  Critical Path Slack:         1.9510
  Critical Path Clk Period:    7.5000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.0044
  Critical Path Slack:         0.6868
  Critical Path Clk Period:    7.5000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.0408
  Critical Path Slack:         1.9230
  Critical Path Clk Period:    7.5000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:             0.0000
  Critical Path Length:        0.8419
  Critical Path Slack:         6.3769
  Critical Path Clk Period:   15.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.5860
  Critical Path Slack:         2.6116
  Critical Path Clk Period:    7.5000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:            16.0000
  Critical Path Length:        3.4000
  Critical Path Slack:         0.0365
  Critical Path Clk Period:    4.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:            29.0000
  Critical Path Length:        7.6062
  Critical Path Slack:         0.0044
  Critical Path Clk Period:    8.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5240
  Leaf Cell Count:              10754
  Buf/Inv Cell Count:            1190
  Buf Cell Count:                 179
  Inv Cell Count:                1011
  CT Buf/Inv Cell Count:           42
  Combinational Cell Count:      8766
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      18508.7500
  Noncombinational Area:   17056.2500
  Buf/Inv Area:             1072.0000
  Total Buffer Area:         313.7500
  Total Inverter Area:       758.2500
  Macro/Black Box Area:    35512.0605
  Net Area:                 9672.4539
  Net XLength        :    242105.9062
  Net YLength        :    244163.6875
  -----------------------------------
  Cell Area:               71077.0605
  Design Area:             80749.5145
  Net Length        :     486269.5938


  Design Rules
  -----------------------------------
  Total Number of Nets:         12750
  Nets With Violations:            50
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           50
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             19.5250
  -----------------------------------------
  Overall Compile Time:             20.5719
  Overall Compile Wall Clock Time:  22.6816



Information: Updating database...
clock_opt completed Successfully
1
icc_shell> set_clock_tree_references
Error: Required argument '-references' was not found (CMD-007)
icc_shell> source scripts/ndr.tcl
Information: creating wire rule 'CLOCK_DOUBLE_SPACING'...
Setting global CTS options...
1
icc_shell> report_routing_rule CLOCK_DOUBLE_SPACING
================================================================================

Nondefault routing rule name ( CLOCK_DOUBLE_SPACING ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   METAL     160       180       DEFAULT        N/A            N/A
   METAL2    200       210       DEFAULT        N/A            N/A
   METAL3    200       420       DEFAULT        N/A            N/A
   METAL4    200       630       DEFAULT        N/A            N/A
   METAL5    400       820       DEFAULT        N/A            N/A
   METAL6    440       460       DEFAULT        N/A            N/A

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   METAL     180       1.00      0
   METAL2    210       1.00      0
   METAL3    420       1.00      0
   METAL4    630       1.00      0
   METAL5    820       1.00      0
   METAL6    460       1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
1
icc_shell> report_clock_tree -settings
  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 143 Mbytes -- main task 428 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
 
****************************************
Report : clock tree
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:24:16 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Global Settings for clock trees
-------------------------------
Logic Level Balance: False
OCV Aware Clustering: False
OCV Path Sharing: True
Advanced DRC fixing: False
Insert Boundary cell: False
Operating condition: max
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400.000000
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No
Config file read: None
Config file write: None
Use default routing rule for sinks: Yes, for bottom level
Use leaf routing rule for sinks: Not specified
Global nondefault routing rule: CLOCK_DOUBLE_SPACING
Global layer_list: METAL3 METAL5

Clock Tree Settings for clock PCI_CLK at root pin pclk
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No

Nets with nondefault routing rules for clock PCI_CLK at root pin pclk:
pclk :   CLOCK_DOUBLE_SPACING
pclk_G1B1I2 :   CLOCK_DOUBLE_SPACING
pclk_G1B1I3 :   CLOCK_DOUBLE_SPACING
I_PCI_TOP/pclk_G1B1I1 :   CLOCK_DOUBLE_SPACING
I_PCI_TOP/I_PCI_CORE/pclk_G1B1I4 :   CLOCK_DOUBLE_SPACING
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "METAL3"
    "METAL5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/dl04d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl04d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl03d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl03d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl02d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl02d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl01d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl01d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/buffd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/bufbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/bufbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/bufbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/bufbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl04d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl03d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl02d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl01d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/clk2d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/buffd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/buffd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/buffd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/bufbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/bufbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/bufbd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/bufbd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
}
Inverters Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/invbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/invbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/invbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/invbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/invbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/invbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0da"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/inv0d7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/inv0d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/inv0d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/inv0d0"  ( maxTrans: 3.000     , maxLoad: 0.175     , maxFanout: 18      )
}
Clock Tree Settings for clock SYS_CLK at root pin sys_clk
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No

Nets with nondefault routing rules for clock SYS_CLK at root pin sys_clk:
sys_clk :   CLOCK_DOUBLE_SPACING
sys_clk_G1B2I1 :   CLOCK_DOUBLE_SPACING
CTS_SYS_CLK_CTO_delay261 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/I_SDRAM_READ_FIFO/sys_clk_G1B3I1 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I7 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I10 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I4 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I3 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I9 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I5 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I2 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I6 :   CLOCK_DOUBLE_SPACING
sys_clk_G1B3I8 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I1 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I2 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I3 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I4 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I5 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I6 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I7 :   CLOCK_DOUBLE_SPACING
I_BLENDER_1/gclk_G2B1I8 :   CLOCK_DOUBLE_SPACING
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "METAL3"
    "METAL5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/dl04d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl04d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl03d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl03d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl02d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl02d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl01d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl01d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/buffd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/bufbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/bufbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/bufbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/bufbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl04d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl03d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl02d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl01d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/clk2d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/buffd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/buffd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/buffd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/bufbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/bufbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/bufbd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/bufbd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
}
Inverters Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/invbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/invbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/invbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/invbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/invbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/invbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0da"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/inv0d7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/inv0d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/inv0d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/inv0d0"  ( maxTrans: 3.000     , maxLoad: 0.175     , maxFanout: 18      )
}
Clock Tree Settings for clock SYS_2x_CLK at root pin sys_2x_clk
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No

Nets with nondefault routing rules for clock SYS_2x_CLK at root pin sys_2x_clk:
sys_2x_clk :   CLOCK_DOUBLE_SPACING
I_RISC_CORE/sys_2x_clk_G1B1I3 :   CLOCK_DOUBLE_SPACING
I_RISC_CORE/sys_2x_clk_G1B1I4 :   CLOCK_DOUBLE_SPACING
I_RISC_CORE/sys_2x_clk_G1B1I1 :   CLOCK_DOUBLE_SPACING
I_RISC_CORE/sys_2x_clk_G1B1I2 :   CLOCK_DOUBLE_SPACING
I_RISC_CORE/sys_2x_clk_G1B1I5 :   CLOCK_DOUBLE_SPACING
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "METAL3"
    "METAL5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/dl04d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl04d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl03d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl03d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl02d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl02d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl01d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl01d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/buffd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/bufbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/bufbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/bufbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/bufbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl04d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl03d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl02d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl01d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/clk2d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/buffd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/buffd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/buffd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/bufbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/bufbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/bufbd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/bufbd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
}
Inverters Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/invbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/invbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/invbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/invbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/invbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/invbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0da"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/inv0d7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/inv0d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/inv0d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/inv0d0"  ( maxTrans: 3.000     , maxLoad: 0.175     , maxFanout: 18      )
}
Clock Tree Settings for clock SDRAM_CLK at root pin sdram_clk
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No

Nets with nondefault routing rules for clock SDRAM_CLK at root pin sdram_clk:
sdram_clk :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I11 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I1 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I2 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I4 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I5 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I6 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I9 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I10 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I7 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/sdram_clk_G1B1I8 :   CLOCK_DOUBLE_SPACING
sdram_clk_G1IP :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/I_SDRAM_IF/sd_CK :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_G1B1I3 :   CLOCK_DOUBLE_SPACING
I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_G1B1I12 :   CLOCK_DOUBLE_SPACING
 ---------- All other nets use DEFAULT routing rule -----------

Layers Available for Clock Routing {
    "METAL3"
    "METAL5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/dl04d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl04d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl03d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl03d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl02d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl02d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl01d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl01d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/buffd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/bufbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/bufbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/bufbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/bufbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl04d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl03d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl02d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl01d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/clk2d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/buffd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/buffd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/buffd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/bufbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/bufbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/bufbd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/bufbd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
}
Inverters Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/invbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/invbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/invbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/invbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/invbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/invbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0da"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/inv0d7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/inv0d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/inv0d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/inv0d0"  ( maxTrans: 3.000     , maxLoad: 0.175     , maxFanout: 18      )
}
Clock Tree Settings for clock SD_DDR_CLK at root pin sd_CK
Target skew: 0.000000
Target early delay: 0.000000
Max buffer levels: 400
Max transition: 0.500000
Leaf max transition: Not specified
Use macro pin as leaf: Not specified
Use exception pin as leaf: Not specified
Max capacitance: 0.600000
Max fanout: 2000
Buffer relocation: Yes
Buffer sizing: Yes
Gate relocation: Yes
Gate sizing: No

Nets with nondefault routing rules for clock SD_DDR_CLK at root pin sd_CK:
 ---------- All nets use DEFAULT routing rule ----------
 -------------------------------------------------------

Layers Available for Clock Routing {
    "METAL3"
    "METAL5"
     and all layers in between min and max layers if applicable.
}
Buffers Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/dl04d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl04d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl03d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl03d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl02d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl02d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl01d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/dl01d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/buffd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/bufbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/bufbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/bufbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/bufbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/dl04d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl03d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl02d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/dl01d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/clk2d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/buffda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/buffd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/buffd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/buffd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/bufbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/bufbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/bufbd3"  ( maxTrans: 3.000     , maxLoad: 1.050     , maxFanout: 105     )
    "cb13fs120_tsmc_max/bufbd1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
}
Inverters Available for Clock Tree Synthesis {
    "cb13fs120_tsmc_max/invbdk"  ( maxTrans: 3.000     , maxLoad: 7.000     , maxFanout: 700     )
    "cb13fs120_tsmc_max/invbdf"  ( maxTrans: 3.000     , maxLoad: 5.250     , maxFanout: 525     )
    "cb13fs120_tsmc_max/invbda"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/invbd7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/invbd4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/invbd2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0da"  ( maxTrans: 3.000     , maxLoad: 3.500     , maxFanout: 350     )
    "cb13fs120_tsmc_max/inv0d7"  ( maxTrans: 3.000     , maxLoad: 2.450     , maxFanout: 245     )
    "cb13fs120_tsmc_max/inv0d4"  ( maxTrans: 3.000     , maxLoad: 1.400     , maxFanout: 140     )
    "cb13fs120_tsmc_max/inv0d2"  ( maxTrans: 3.000     , maxLoad: 0.700     , maxFanout: 70      )
    "cb13fs120_tsmc_max/inv0d1"  ( maxTrans: 3.000     , maxLoad: 0.350     , maxFanout: 35      )
    "cb13fs120_tsmc_max/inv0d0"  ( maxTrans: 3.000     , maxLoad: 0.175     , maxFanout: 18      )
}
1
icc_shell> check_physical_design -stage pre_clock_opt -display
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 428 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 428 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 428 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_ideal CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_for_dont_touch_net_with_drc_violation CPU:          1 s (  0.00 hr) MEM 428 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_clock_opt CPU:          0 s (  0.00 hr) MEM 428 Mb
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          1 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_legality_violation CPU:          1 s (  0.00 hr) MEM 428 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 428 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 428 Mb
CPD_Runtime: check_unplaced_cells CPU:          0 s (  0.00 hr) MEM 428 Mb
checking clock trees...
CPD_Runtime: check_clock_tree CPU:          2 s (  0.00 hr) MEM 428 Mb
checking clock routing rules...
CPD_Runtime: check_net_routing_rules CPU:          0 s (  0.00 hr) MEM 428 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:27:41 2023
**************************************************
Total messages: 0 errors, 31 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  CTS-832       1               the clock loops to itself
  CTS-851       4               cells on clk structure has multiple arc delays
  PSYN-523      26              Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2023May14092736_12106/index.html
Warning: Can not decide the default browser, the result will not be opened by browser automatically.
1
icc_shell> set_delay_calculation -clock_arnoldi
Error: unknown option '-clock_arnoldi' (CMD-010)
icc_shell> set_delay_calculation -clock_elmore
Error: unknown option '-clock_elmore' (CMD-010)
icc_shell> set_delay_calculation
Error: Invalid combination of options enabled. (UID-146)
0
icc_shell> set_delay_calculation -clock_Arnoldi
Error: unknown option '-clock_Arnoldi' (CMD-010)
icc_shell> set_delay_calculation -arnoldi
Error: value not specified for option '-arnoldi_effort' (CMD-008)
icc_shell> set_delay_calculation -elmore
Error: unknown option '-elmore' (CMD-010)
icc_shell> set_delay_calculation -arnoldi
Error: value not specified for option '-arnoldi_effort' (CMD-008)
icc_shell> check_clock_tree
Warning: The clock 'SD_DDR_CLK' defined at port 'sd_CK' loops to itself. (CTS-832)
  0:  sd_CK
  1:  sd_CK
Information: The clock 'SD_DDR_CLK' defined at port 'sd_CK' has no synchronous pins. (CTS-831)
Warning: There are multiple arcs between input and output pins for cb13fs120_tsmc_max/mx02d4. (CTS-851)
Warning: There are multiple arcs between input and output pins for cb13fs120_tsmc_max/mx02d2. (CTS-851)
Warning: There are multiple arcs between input and output pins for cb13fs120_tsmc_max/mx02d1. (CTS-851)
Warning: There are multiple arcs between input and output pins for cb13fs120_tsmc_max/mx02d0. (CTS-851)

*********************** Check_Clock_Tree Summary Report ************************
CTS-831:      1
CTS-832:      1
CTS-851:      4
******************** End of Check_Clock_Tree Summary Report ********************
0
icc_shell> clock_opt -only_cts -no_clock_route
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.48
LR: Layer METAL4: Average tracks per gcell 7.2, utilization 0.46
LR: Layer METAL5: Average tracks per gcell 4.6, utilization 0.40
LR: Layer METAL6: Average tracks per gcell 3.8, utilization 0.41
LR: 3215 initial glinks on 46 nets
LR: 7 nets fully connected by initial glinks
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
Warning: Net pclk has been marked as synthesized. (CTS-232)
Warning: Net sys_clk has been marked as synthesized. (CTS-232)
Warning: Net sys_2x_clk has been marked as synthesized. (CTS-232)
Warning: Net sdram_clk has been marked as synthesized. (CTS-232)
Warning: Ignore net sd_CK since it has no synchronous pins. (CTS-231)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: I_SDRAM_TOP/I_SDRAM_IF/bufbdk_G1IP/I is implicit ignore
CTS: bufbdk_G1IP/I is implicit ignore
Warning: Ignore net sd_CK since it has no synchronous pins. (CTS-231)

Pruning library cells (r/f, pwr)
    Min drive = 0.00035472.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.00035472.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: BA: Net 'sdram_clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.214545
CTS: BA: Max skew at toplevel pins = 0.004689
CTS: Prepare sources for clock domain SD_DDR_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
Information: Removing clock transition on clock SD_DDR_CLK ... (CTS-103)
Information: Removing clock source latency on clock SD_DDR_CLK ... (CTS-289)
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)
Information: Removing clock transition on clock SDRAM_CLK ... (CTS-103)

CTS: fixing DRC beyond exception pins under clock sdram_clk

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = sdram_clk_G1IP
CTS:        driving pin = bufbdk_G1IP/Z
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: gate level 3 DRC fixing (exception level 2)
CTS:          clock net = I_SDRAM_TOP/I_SDRAM_IF/sd_CK
CTS:        driving pin = I_SDRAM_TOP/I_SDRAM_IF/sd_mux_CK/Z
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       1 clock domain completed
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net sdram_clk
CTS:       2 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on crazy_one
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : SDRAM_CLK 
Clock name : SYS_2x_CLK 
Clock name : SYS_CLK 
Clock name : PCI_CLK 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: Prepare sources for clock domain PCI_CLK
CTS: Prepare sources for clock domain SDRAM_CLK
CTS: Prepare sources for clock domain SYS_2x_CLK
CTS: Prepare sources for clock domain SYS_CLK
CTS: I_SDRAM_TOP/I_SDRAM_IF/bufbdk_G1IP/I is implicit ignore
CTS: bufbdk_G1IP/I is implicit ignore

Pruning library cells (r/f, pwr)
    Min drive = 0.00035472.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.00035472.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
        bufbd1
        buffd1
        bufbd2
        buffd2
        bufbd3
        buffd3
        bufbd4
        buffd4
        buffd7
        bufbd7
        bufbda
        buffda
        bufbdf

    Final pruned inverter set (12 inverters):
        inv0d0
        inv0d1
        inv0d2
        invbd2
        inv0d4
        invbd4
        inv0d7
        invbd7
        invbda
        inv0da
        invbdf
        invbdk
setting ndr CLOCK_DOUBLE_SPACING to clock SD_DDR_CLK
setting ndr CLOCK_DOUBLE_SPACING to clock SDRAM_CLK
setting ndr CLOCK_DOUBLE_SPACING to clock SYS_2x_CLK
setting ndr CLOCK_DOUBLE_SPACING to clock SYS_CLK
setting ndr CLOCK_DOUBLE_SPACING to clock PCI_CLK


Initializing parameters for clock SD_DDR_CLK:
Root pin: sd_CK
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SDRAM_CLK:
Root pin: sdram_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SYS_2x_CLK:
Root pin: sys_2x_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock SYS_CLK:
Root pin: sys_clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock SYS_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Initializing parameters for clock PCI_CLK:
Root pin: pclk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock PCI_CLK: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns


Starting optimization for clock SD_DDR_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns

***********************************************
* Preoptimization report (clock 'SD_DDR_CLK') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock SD_DDR_CLK (initial)
Total 0 DRC violations for clock SD_DDR_CLK (initial)
RC optimization for clock 'SD_DDR_CLK'
100%   
100%   
Coarse optimization for clock 'SD_DDR_CLK'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
Detailed optimization for clock 'SD_DDR_CLK'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Starting optimization pass for clock SD_DDR_CLK:
Start path based optimization 
100%   
Start area recovery: (inf, -inf)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SD_DDR_CLK : 0.500 ns
Switch to low metal layer for clock 'SD_DDR_CLK':

 Total 0 out of 0 nets switched to low metal layer for clock 'SD_DDR_CLK' with largest cap change 0.00 percent
Switch metal layer for area recovery: (inf, -inf)
Buffer removal for area recovery: (inf, -inf)
Area recovery optimization for clock 'SD_DDR_CLK':
100%   
Sizing for area recovery: (inf, -inf)

 Total 0 buffers removed (all paths) for clock 'SD_DDR_CLK'
Path buffer removal for area recovery: (inf, -inf)
Buffer pair removal for area recovery: (inf, -inf)
End area recovery: (inf, -inf)

********************************************************
* Multicorner optimization report (clock 'SD_DDR_CLK') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = ( -inf  -inf  -inf)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock SD_DDR_CLK in corner 'max':
No path.


++ Shortest path for clock SD_DDR_CLK in corner 'max':
No path.


++ Longest path for clock SD_DDR_CLK in corner 'RC-ONLY':
No path.


++ Shortest path for clock SD_DDR_CLK in corner 'RC-ONLY':
No path.

Report DRC violations for clock SD_DDR_CLK (final)
Total 0 DRC violations for clock SD_DDR_CLK (final)


Starting optimization for clock SDRAM_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns

**********************************************
* Preoptimization report (clock 'SDRAM_CLK') *
**********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.036 0.040 0.040)
    Estimated Insertion Delay (r/f/b) = (0.295 0.296 0.296)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.009 0.009 0.009)
    Estimated Insertion Delay (r/f/b) = (0.015 0.015 0.015)
  Wire capacitance =  0.0 pf
  Total capacitance = 2.4 pf
  Max transition = 0.241 ns
  Cells = 13 (area=45.500000)
  Buffers = 12 (area=45.500000)
  Buffer Types
  ============
    bufbda: 6
    bufbdf: 2
    buffd7: 4

Report DRC violations for clock SDRAM_CLK (initial)
Total 0 DRC violations for clock SDRAM_CLK (initial)
 Start (0.259, 0.300), End (0.259, 0.300) 

RC optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Coarse optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
 No back-to-back buffer chains found
 Start (0.240, 0.298), End (0.240, 0.298) 

Detailed optimization for clock 'SDRAM_CLK'
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Starting optimization pass for clock SDRAM_CLK:
Start path based optimization 
 Start (0.239, 0.296), End (0.239, 0.296) 

 Start (0.239, 0.296), End (0.239, 0.296) 

15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
 Start (0.239, 0.296), End (0.239, 0.296) 

 Start (0.239, 0.296), End (0.239, 0.296) 

 Start (0.239, 0.296), End (0.239, 0.296) 

 Start (0.239, 0.296), End (0.239, 0.296) 

 Start (0.239, 0.296), End (0.239, 0.296) 

 iteration 1: (0.052649, 0.297502) [0]
 iteration 2: (0.051345, 0.298299) [0]
 iteration 3: (0.048243, 0.298120) [0]
 iteration 4: (0.046101, 0.297761) [0]
 iteration 5: (0.043013, 0.297562) [0]
 iteration 6: (0.041340, 0.297164) [0]
 Total 6 cells sized on clock SDRAM_CLK (SP) (corner 0)
 Start (0.239, 0.296), End (0.256, 0.297) 

Start area recovery: (0.255824, 0.297164)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SDRAM_CLK : 0.500 ns
Switch to low metal layer for clock 'SDRAM_CLK':

 Total 6 out of 13 nets switched to low metal layer for clock 'SDRAM_CLK' with largest cap change 13.48 percent
Switch metal layer for area recovery: (0.255824, 0.297164)
 Start (0.256, 0.297), End (0.256, 0.297) 

Buffer removal for area recovery: (0.255824, 0.297164)
Area recovery optimization for clock 'SDRAM_CLK':
15%   23%   30%   46%   53%   61%   76%   84%   92%   100%   
Sizing for area recovery: (0.255825, 0.296866)

 Total 0 buffers removed (all paths) for clock 'SDRAM_CLK'
Path buffer removal for area recovery: (0.255825, 0.296866)
Buffer pair removal for area recovery: (0.255825, 0.296866)
End area recovery: (0.255825, 0.296866)

*******************************************************
* Multicorner optimization report (clock 'SDRAM_CLK') *
*******************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.038 0.041 0.041)
    Estimated Insertion Delay (r/f/b) = (0.297 0.296 0.297)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.007 0.006 0.007)
    Estimated Insertion Delay (r/f/b) = (0.013 0.012 0.013)
  Wire capacitance =  0.0 pf
  Total capacitance = 2.4 pf
  Max transition = 0.253 ns
  Cells = 13 (area=48.250000)
  Buffers = 12 (area=48.250000)
  Buffer Types
  ============
    bufbdf: 4
    bufbda: 3
    buffd7: 4
    buffda: 1


++ Longest path for clock SDRAM_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 r ( 440  748) 
 sdram_clk (port)                              151  53   53 r ( 440  748) 
 sdram_clk (net)                       14 102                 
 I_SDRAM_TOP/I_SDRAM_IF/buffd7_G1B1I12/I (bufbdf)
                                               153   9   63 r ( 181  700) 
 I_SDRAM_TOP/I_SDRAM_IF/buffd7_G1B1I12/Z (bufbdf)
                                               165 232  294 r ( 186  699) 
 I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_G1B1I12 (net)
                                       59 207                 
 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/CP (sdcrq1)
                                               165   2  297 r ( 153  693) 


++ Shortest path for clock SDRAM_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 f ( 440  748) 
 sdram_clk (port)                              156  57   57 f ( 440  748) 
 sdram_clk (net)                       14 102                 
 I_SDRAM_TOP/bufbdf_G1B1I8/I (bufbdf)          158   9   66 f ( 299  471) 
 I_SDRAM_TOP/bufbdf_G1B1I8/Z (bufbdf)          118 190  255 f ( 303  471) 
 I_SDRAM_TOP/sdram_clk_G1B1I8 (net)    36 126                 
 I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__7_/CPN (sdcfq1)
                                               118   1  256 f ( 294  475) 


++ Longest path for clock SDRAM_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 r ( 440  748) 
 sdram_clk (port)                                0   0    0 r ( 440  748) 
 sdram_clk (net)                       14 102                 
 I_SDRAM_TOP/buffd7_G1B1I10/I (bufbda)          21   6    6 r ( 536  557) 
 I_SDRAM_TOP/buffd7_G1B1I10/Z (bufbda)           0   0    6 r ( 532  557) 
 I_SDRAM_TOP/sdram_clk_G1B1I10 (net)   59 207                 
 I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_5__8_/CP (senrq1)
                                                22   6   13 r ( 536  531) 


++ Shortest path for clock SDRAM_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sdram_clk (port)                               32   0    0 r ( 440  748) 
 sdram_clk (port)                                0   0    0 r ( 440  748) 
 sdram_clk (net)                       14 102                 
 I_SDRAM_TOP/bufbda_G1B1I9/I (bufbda)           18   5    5 r ( 326  553) 
 I_SDRAM_TOP/bufbda_G1B1I9/Z (bufbda)            0   0    5 r ( 330  552) 
 I_SDRAM_TOP/sdram_clk_G1B1I9 (net)    64 224                 
 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/sync_reg_1_/CP (sdcrq1)
                                                 2   1    6 r ( 333  557) 

Report DRC violations for clock SDRAM_CLK (final)
Total 0 DRC violations for clock SDRAM_CLK (final)


Starting optimization for clock SYS_2x_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns

***********************************************
* Preoptimization report (clock 'SYS_2x_CLK') *
***********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.027 0.000 0.027)
    Estimated Insertion Delay (r/f/b) = (0.242 0.225 0.242)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.018 0.002 0.018)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.0 pf
  Max transition = 0.286 ns
  Cells = 6 (area=15.500000)
  Buffers = 5 (area=15.500000)
  Buffer Types
  ============
    buffd7: 2
    bufbda: 1
    buffda: 1
    bufbd2: 1

Report DRC violations for clock SYS_2x_CLK (initial)
Total 0 DRC violations for clock SYS_2x_CLK (initial)
 Start (0.216, 0.252), End (0.216, 0.252) 

RC optimization for clock 'SYS_2x_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
Coarse optimization for clock 'SYS_2x_CLK'
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
16%   33%   50%   66%   83%   100%   
 No back-to-back buffer chains found
 Start (0.214, 0.247), End (0.214, 0.247) 

Detailed optimization for clock 'SYS_2x_CLK'
16%   33%   50%   66%   83%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Starting optimization pass for clock SYS_2x_CLK:
Start path based optimization 
 Start (0.213, 0.241), End (0.213, 0.241) 

 Start (0.213, 0.241), End (0.213, 0.241) 

16%   33%   50%   66%   83%   100%   
 Start (0.213, 0.241), End (0.213, 0.241) 

 Start (0.213, 0.241), End (0.213, 0.241) 

 Start (0.213, 0.241), End (0.213, 0.241) 

 Start (0.213, 0.241), End (0.213, 0.241) 

 Start (0.213, 0.241), End (0.213, 0.241) 

 iteration 1: (0.023042, 0.242265) [0]
 Total 1 cells sized on clock SYS_2x_CLK (SP) (corner 0)
 Start (0.213, 0.241), End (0.219, 0.242) 

Start area recovery: (0.219223, 0.242265)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_2x_CLK : 0.500 ns
Switch to low metal layer for clock 'SYS_2x_CLK':

 Total 5 out of 6 nets switched to low metal layer for clock 'SYS_2x_CLK' with largest cap change 3.97 percent
Switch metal layer for area recovery: (0.219403, 0.242265)
 Start (0.219, 0.242), End (0.219, 0.242) 

Buffer removal for area recovery: (0.219403, 0.242265)
Area recovery optimization for clock 'SYS_2x_CLK':
16%   33%   50%   66%   83%   100%   
Sizing for area recovery: (0.219403, 0.242265)

 Total 0 buffers removed (all paths) for clock 'SYS_2x_CLK'
Path buffer removal for area recovery: (0.219403, 0.242265)
Buffer pair removal for area recovery: (0.219403, 0.242265)
End area recovery: (0.219403, 0.242265)

********************************************************
* Multicorner optimization report (clock 'SYS_2x_CLK') *
********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.023 0.000 0.023)
    Estimated Insertion Delay (r/f/b) = (0.242 0.226 0.242)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.013 0.000 0.013)
    Estimated Insertion Delay (r/f/b) = (0.015 0.003 0.015)
  Wire capacitance =  0.0 pf
  Total capacitance = 1.0 pf
  Max transition = 0.285 ns
  Cells = 6 (area=14.750000)
  Buffers = 5 (area=14.750000)
  Buffer Types
  ============
    buffd7: 2
    bufbd7: 1
    bufbd2: 1
    buffda: 1


++ Longest path for clock SYS_2x_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                              87  20   20 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbda_G1B1I4/I (buffda)           89   6   27 r ( 442  431) 
 I_RISC_CORE/bufbda_G1B1I4/Z (buffda)          247 202  228 r ( 438  432) 
 I_RISC_CORE/sys_2x_clk_G1B1I4 (net)   80 287                 
 I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE1 (ram16x128)
                                               250  14  242 r ( 483  368) 


++ Shortest path for clock SYS_2x_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                              87  20   20 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbdf_G1B1I1/I (bufbd7)           89   7   27 r ( 588  417) 
 I_RISC_CORE/bufbdf_G1B1I1/Z (bufbd7)          217 191  219 r ( 585  417) 
 I_RISC_CORE/sys_2x_clk_G1B1I1 (net)   51 179                 
 I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg_1_/CP (sdcrq1)
                                               218   1  219 r ( 589  412) 


++ Longest path for clock SYS_2x_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                               0   0    0 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbda_G1B1I4/I (buffda)           15   4    4 r ( 442  431) 
 I_RISC_CORE/bufbda_G1B1I4/Z (buffda)            0   0    4 r ( 438  432) 
 I_RISC_CORE/sys_2x_clk_G1B1I4 (net)   80 287                 
 I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/CE1 (ram16x128)
                                                35  10   15 r ( 483  368) 


++ Shortest path for clock SYS_2x_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_2x_clk (port)                              32   0    0 r ( 500    0) 
 sys_2x_clk (port)                               0   0    0 r ( 500    0) 
 sys_2x_clk (net)                       5  34                 
 I_RISC_CORE/bufbd2_G1B1I3/I (bufbd2)            7   2    2 r ( 500  198) 
 I_RISC_CORE/bufbd2_G1B1I3/Z (bufbd2)            0   0    2 r ( 501  198) 
 I_RISC_CORE/sys_2x_clk_G1B1I3 (net)    7  66                 
 I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/CE1 (ram16x128)
                                                 1   0    2 r ( 483  188) 

Report DRC violations for clock SYS_2x_CLK (final)
Total 0 DRC violations for clock SYS_2x_CLK (final)


Starting optimization for clock SYS_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns

********************************************
* Preoptimization report (clock 'SYS_CLK') *
********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.058 0.004 0.058)
    Estimated Insertion Delay (r/f/b) = (0.535 0.481 0.535)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.009 0.001 0.009)
    Estimated Insertion Delay (r/f/b) = (0.009 0.003 0.009)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.3 pf
  Max transition = 0.374 ns
  Cells = 22 (area=53.250000)
  Buffers = 20 (area=51.000000)
  Others = 1 (area=2.250000)
  Buffer Types
  ============
    buffda: 2
    buffd7: 6
    buffd4: 2
    bufbd4: 2
    buffd3: 2
    bufbd7: 2
    bufbd3: 3
    buffd2: 1
  Other Cells
  ===========
    ora21d2: 1

Report DRC violations for clock SYS_CLK (initial)
Total 0 DRC violations for clock SYS_CLK (initial)
 Start (0.478, 0.535), End (0.478, 0.535) 

RC optimization for clock 'SYS_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
Coarse optimization for clock 'SYS_CLK'
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
 No back-to-back buffer chains found
 Start (0.468, 0.533), End (0.468, 0.533) 

Detailed optimization for clock 'SYS_CLK'
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Starting optimization pass for clock SYS_CLK:
Start path based optimization 
 Start (0.467, 0.533), End (0.467, 0.533) 

 Start (0.467, 0.533), End (0.467, 0.533) 

13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
 Start (0.467, 0.533), End (0.467, 0.533) 

 Start (0.467, 0.533), End (0.467, 0.533) 

 Start (0.467, 0.533), End (0.467, 0.533) 

 Start (0.467, 0.533), End (0.467, 0.533) 

 iteration 1: (0.063343, 0.533017) [0]
 Total 1 cells sized on clock SYS_CLK (SP) (corner 0)
 Start (0.467, 0.533), End (0.470, 0.533) 

 iteration 2: (0.061578, 0.535327) [0]
 iteration 3: (0.056934, 0.536960) [0]
 Total 2 cells sized on clock SYS_CLK (SP) (corner 0)
 Start (0.470, 0.533), End (0.480, 0.537) 

Start area recovery: (0.480026, 0.536960)
Using max_transition 0.500 ns
Using leaf_max_transition for clock SYS_CLK : 0.500 ns
Switch to low metal layer for clock 'SYS_CLK':

 Total 16 out of 22 nets switched to low metal layer for clock 'SYS_CLK' with largest cap change 5.81 percent
Switch metal layer for area recovery: (0.480026, 0.536960)
 Start (0.480, 0.537), End (0.480, 0.537) 

Buffer removal for area recovery: (0.480026, 0.536960)
Area recovery optimization for clock 'SYS_CLK':
13%   22%   31%   40%   50%   63%   72%   81%   90%   100%   
Sizing for area recovery: (0.480538, 0.536960)

 Total 0 buffers removed (all paths) for clock 'SYS_CLK'
Path buffer removal for area recovery: (0.480538, 0.536960)
Buffer pair removal for area recovery: (0.480538, 0.536960)
End area recovery: (0.480538, 0.536960)

*****************************************************
* Multicorner optimization report (clock 'SYS_CLK') *
*****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.056 0.003 0.056)
    Estimated Insertion Delay (r/f/b) = (0.537 0.486 0.537)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.008 0.001 0.008)
    Estimated Insertion Delay (r/f/b) = (0.009 0.005 0.009)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.3 pf
  Max transition = 0.374 ns
  Cells = 22 (area=53.000000)
  Buffers = 20 (area=50.750000)
  Others = 1 (area=2.250000)
  Buffer Types
  ============
    buffda: 2
    bufbd7: 3
    buffd7: 5
    buffd4: 2
    bufbd4: 2
    bufbd3: 4
    bufbd2: 1
    buffd3: 1
  Other Cells
  ===========
    ora21d2: 1


++ Longest path for clock SYS_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                 53   5    5 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                       54   1    5 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                       52  95  101 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)             52   0  101 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)            178 156  256 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 bufbdf_G1B1I8/I (bufbd4)                      178   1  257 r ( 381  475) 
 bufbdf_G1B1I8/Z (bufbd4)                      342 278  535 r ( 379  475) 
 sys_clk_G1B3I8 (net)                  46 161                 
 I_PARSER/r_pcmd_reg_2_/CP (sdnrn1)            342   2  537 r ( 384  527) 


++ Shortest path for clock SYS_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                 53   5    5 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                       54   1    5 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                       52  95  101 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)             52   0  101 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)            178 156  256 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 buffd7_G1B1I6/I (bufbd7)                      178   2  258 r ( 208  456) 
 buffd7_G1B1I6/Z (bufbd7)                      247 222  480 r ( 210  456) 
 sys_clk_G1B3I6 (net)                  53 206                 
 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/reg_array_reg_0__25_/CP (senrq1)
                                               247   1  481 r ( 206  457) 


++ Longest path for clock SYS_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                  0   0    0 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                        1   0    0 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                        0   0    0 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)              0   0    0 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)              0   0    0 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 buffd7_G1B1I6/I (bufbd7)                        4   1    2 r ( 208  456) 
 buffd7_G1B1I6/Z (bufbd7)                        0   0    2 r ( 210  456) 
 sys_clk_G1B3I6 (net)                  53 206                 
 I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/CE1 (ram8x64)
                                                24   7    9 r (  23  187) 


++ Shortest path for clock SYS_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 sys_clk (port)                                 32   0    0 r ( 312  748) 
 sys_clk (port)                                  0   0    0 r ( 312  748) 
 sys_clk (net)                          2   8                 
 bufbd2_G1B2I1/I (buffd3)                        1   0    0 r ( 315  571) 
 bufbd2_G1B2I1/Z (buffd3)                        0   0    0 r ( 313  571) 
 sys_clk_G1B2I1 (net)                   1   4                 
 CTS_SYS_CLK_CTO_delay26/I (bufbd3)              0   0    0 r ( 315  530) 
 CTS_SYS_CLK_CTO_delay26/Z (bufbd3)              0   0    0 r ( 317  530) 
 CTS_SYS_CLK_CTO_delay261 (net)        10  56                 
 bufbdf_G1B1I9/I (bufbd3)                        1   0    1 r ( 345  560) 
 bufbdf_G1B1I9/Z (bufbd3)                        0   0    1 r ( 346  560) 
 sys_clk_G1B3I9 (net)                  35 129                 
 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/empty_int_reg/CP (sdcrn1)
                                                 1   0    1 r ( 365  560) 

Report DRC violations for clock SYS_CLK (final)
Total 0 DRC violations for clock SYS_CLK (final)


Starting optimization for clock PCI_CLK.
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns

********************************************
* Preoptimization report (clock 'PCI_CLK') *
********************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.023 0.000 0.032)
    Estimated Insertion Delay (r/f/b) = (0.220 0.229 0.229)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.006 0.000 0.006)
    Estimated Insertion Delay (r/f/b) = (0.008 0.003 0.008)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.8 pf
  Max transition = 0.261 ns
  Cells = 5 (area=12.500000)
  Buffers = 4 (area=12.500000)
  Buffer Types
  ============
    buffda: 1
    buffd4: 1
    buffd7: 2

Report DRC violations for clock PCI_CLK (initial)
Total 0 DRC violations for clock PCI_CLK (initial)
 Start (0.202, 0.235), End (0.202, 0.235) 

RC optimization for clock 'PCI_CLK'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
Coarse optimization for clock 'PCI_CLK'
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
20%   40%   60%   80%   100%   
 No back-to-back buffer chains found
 Start (0.174, 0.226), End (0.174, 0.226) 

Detailed optimization for clock 'PCI_CLK'
20%   40%   60%   80%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns
Starting optimization pass for clock PCI_CLK:
Start path based optimization 
 Start (0.175, 0.226), End (0.175, 0.226) 

 Start (0.175, 0.226), End (0.175, 0.226) 

20%   40%   60%   80%   100%   
 Start (0.175, 0.226), End (0.175, 0.226) 

 Start (0.175, 0.226), End (0.175, 0.226) 

 Start (0.175, 0.226), End (0.175, 0.226) 

 Start (0.175, 0.226), End (0.175, 0.226) 

 Start (0.175, 0.226), End (0.175, 0.226) 

 iteration 1: (0.031311, 0.231162) [0]
 iteration 2: (0.028730, 0.232071) [0]
 Total 2 cells sized on clock PCI_CLK (SP) (corner 0)
 Start (0.175, 0.226), End (0.203, 0.232) 

Start area recovery: (0.203340, 0.232071)
Using max_transition 0.500 ns
Using leaf_max_transition for clock PCI_CLK : 0.500 ns
Switch to low metal layer for clock 'PCI_CLK':

 Total 3 out of 5 nets switched to low metal layer for clock 'PCI_CLK' with largest cap change 0.23 percent
Switch metal layer for area recovery: (0.203340, 0.232071)
 Start (0.203, 0.232), End (0.203, 0.232) 

Buffer removal for area recovery: (0.203340, 0.232071)
Area recovery optimization for clock 'PCI_CLK':
20%   40%   60%   80%   100%   
Sizing for area recovery: (0.203340, 0.232071)

 Total 0 buffers removed (all paths) for clock 'PCI_CLK'
Path buffer removal for area recovery: (0.203340, 0.232071)
Buffer pair removal for area recovery: (0.203340, 0.232071)
End area recovery: (0.203340, 0.232071)

*****************************************************
* Multicorner optimization report (clock 'PCI_CLK') *
*****************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.021 0.000 0.029)
    Estimated Insertion Delay (r/f/b) = (0.225 0.232 0.232)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.005 0.000 0.005)
    Estimated Insertion Delay (r/f/b) = (0.005 0.002 0.005)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.8 pf
  Max transition = 0.254 ns
  Cells = 5 (area=12.250000)
  Buffers = 4 (area=12.250000)
  Buffer Types
  ============
    bufbd7: 1
    buffd7: 1
    buffda: 1
    buffd4: 1


++ Longest path for clock PCI_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 f ( 328  748) 
 pclk (port)                                    69  17   17 f ( 328  748) 
 pclk (net)                             4  28                 
 I_PCI_TOP/bufbd4_G1B1I1/I (buffd4)             69   1   18 f ( 225  726) 
 I_PCI_TOP/bufbd4_G1B1I1/Z (buffd4)            254 211  229 f ( 226  726) 
 I_PCI_TOP/pclk_G1B1I1 (net)           31 108                 
 I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/EN (lanlq1)
                                               254   3  232 f ( 137  700) 


++ Shortest path for clock PCI_CLK in corner 'max':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                    77  19   19 r ( 328  748) 
 pclk (net)                             4  28                 
 I_PCI_TOP/bufbd4_G1B1I1/I (buffd4)             77   1   20 r ( 225  726) 
 I_PCI_TOP/bufbd4_G1B1I1/Z (buffd4)            216 181  201 r ( 226  726) 
 I_PCI_TOP/pclk_G1B1I1 (net)           31 108                 
 I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__11_/CP (sdcrq1)
                                               216   2  203 r ( 145  715) 


++ Longest path for clock PCI_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                     0   0    0 r ( 328  748) 
 pclk (net)                             4  28                 
 bufbdf_G1B1I3/I (bufbd7)                        2   1    1 r ( 383  586) 
 bufbdf_G1B1I3/Z (bufbd7)                        0   0    1 r ( 380  587) 
 pclk_G1B1I3 (net)                     43 178                 
 I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/CE1 (ram8x64)
                                                16   5    5 r ( 631  609) 


++ Shortest path for clock PCI_CLK in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 pclk (port)                                    32   0    0 r ( 328  748) 
 pclk (port)                                     0   0    0 r ( 328  748) 
 pclk (net)                             4  28                 
 bufbdf_G1B1I3/I (bufbd7)                        2   1    1 r ( 383  586) 
 bufbdf_G1B1I3/Z (bufbd7)                        0   0    1 r ( 380  587) 
 pclk_G1B1I3 (net)                     43 178                 
 I_PCI_TOP/I_PCI_CORE/d_out_i_bus_reg_0_/CP (sdcrq1)
                                                 1   0    1 r ( 382  589) 

Report DRC violations for clock PCI_CLK (final)
Total 0 DRC violations for clock PCI_CLK (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:41:40 2023
****************************************
Std cell utilization: 79.96%  (142296/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 79.90%  (141746/(333120-155722))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142296   sites, (non-fixed:141746 fixed:550)
                      10742    cells, (non-fixed:10698  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155722   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       67 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:41:40 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 18 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:41:41 2023
****************************************

avg cell displacement:    1.591 um ( 0.43 row height)
max cell displacement:    6.483 um ( 1.76 row height)
std deviation:            1.582 um ( 0.43 row height)
number of cell moved:       101 cells (out of 10698 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 8 out of 46 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
icc_shell> report_clock_tree -summary
  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 142 Mbytes -- main task 450 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
 
****************************************
Report : clock tree
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:42:34 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
PCI_CLK              201       4         4         0.0287    0.2321      0             74.1321
SYS_CLK              902       20        21        0.0566    0.5370      0            307.1187
SYS_2x_CLK           254       5         5         0.0234    0.2424      0             89.2611
SDRAM_CLK            643       13        14        0.0413    0.2971      0            329.8122
SD_DDR_CLK           0         0         0         0.0000    0.0000      0              0.0000
1
icc_shell> report_clock_timing -type skew -significant_digits 3
 
****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:44:10 2023
****************************************

  Clock: PCI_CLK
  Clock Pin                              Latency             Skew
----------------------------------------------------------------------------
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__6_/CP
                                         0.223                         wrp-+
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_2__11_/CP
                                         0.193               0.030     wrp-+
----------------------------------------------------------------------------

  Clock: SDRAM_CLK
  Clock Pin                              Latency             Skew
----------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CPN
                                         0.296                         wfp-+
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_2__26_/CP
                                         0.247               0.049     wrp-+
----------------------------------------------------------------------------

  Clock: SD_DDR_CLK
  No local skews.


  Clock: SYS_2x_CLK
  Clock Pin                              Latency             Skew
----------------------------------------------------------------------------
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_7_/CP
                                         0.242                         wrp-+
  I_RISC_CORE/I_ALU/Zro_Flag_reg/CP      0.209               0.033     wrp-+
----------------------------------------------------------------------------

  Clock: SYS_CLK
  Clock Pin                              Latency             Skew
----------------------------------------------------------------------------
  I_PARSER/sd_w_mux_select_reg_0_/CP     0.537                         wrp-+
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/reg_array_reg_0__25_/CP
                                         0.456               0.080     wrp-+
----------------------------------------------------------------------------

1
icc_shell> report_timing
Warning: Clock network timing may not be up-to-date since only 95.833336 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:45:50 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  4.79%

  Startpoint: sdram_clk (clock source 'SDRAM_CLK')
  Endpoint: sd_DQ_out[12]
            (output port clocked by SD_DDR_CLK)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  sdram_clk (in)                                          0.06 @     3.81 f
  I_SDRAM_TOP/sdram_clk (SDRAM_TOP)                       0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk (SDRAM_IF)             0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/bufbdk_G1IP/Z (bufbd1)           0.39 @     4.20 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_12/Z (mx02d4)      0.85 *     5.05 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (SDRAM_IF)         0.00       5.05 f
  I_SDRAM_TOP/sd_DQ_out[12] (SDRAM_TOP)                   0.00       5.05 f
  sd_DQ_out[12] (out)                                     0.01 *     5.06 f
  data arrival time                                                  5.06

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.56       9.06
  clock uncertainty                                      -0.05       9.01
  output external delay                                  -2.00       7.01
  data required time                                                 7.01
  --------------------------------------------------------------------------
  data required time                                                 7.01
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: sd_DQ_in[14]
              (input port clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    3.00       3.00 f
  sd_DQ_in[14] (in)                                       0.00       3.00 f
  I_SDRAM_TOP/sd_DQ_in[14] (SDRAM_TOP)                    0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_in[14] (SDRAM_IF)          0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D (sdnfb1)       0.00 *     3.00 f
  data arrival time                                                  3.00

  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.25       4.00
  clock uncertainty                                      -0.10       3.90
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CPN (sdnfb1)     0.00       3.90 f
  library setup time                                     -0.21       3.69
  data required time                                                 3.69
  --------------------------------------------------------------------------
  data required time                                                 3.69
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
            (output port clocked by SD_DDR_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.29       4.04
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CPN (sdcfq1)
                                                          0.00       4.04 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (sdcfq1)      0.32       4.36 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Z (mx02d4)      0.71 *     5.08 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (SDRAM_IF)         0.00       5.08 f
  I_SDRAM_TOP/sd_DQ_out[11] (SDRAM_TOP)                   0.00       5.08 f
  sd_DQ_out[11] (out)                                     0.01 *     5.08 f
  data arrival time                                                  5.08

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.56       9.06
  clock uncertainty                                      -0.05       9.01
  output external delay                                  -2.00       7.01
  data required time                                                 7.01
  --------------------------------------------------------------------------
  data required time                                                 7.01
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: I_PCI_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP
            (negative level-sensitive latch clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.20       0.20
  I_PCI_TOP/I_PCI_CORE/pc_be_en_reg/CP (sdcrq4)           0.00       0.20 r
  I_PCI_TOP/I_PCI_CORE/pc_be_en_reg/Q (sdcrq4)            0.84       1.05 f
  I_PCI_TOP/I_PCI_CORE/pc_be_en (PCI_CORE)                0.00       1.05 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/test_si7 (PCI_FIFO_1)        0.00       1.05 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/test_si7 (PCI_FIFO_1_DW_fifoctl_s2_sf_0)
                                                          0.00       1.05 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test_si5 (PCI_FIFO_1_DW_FIFOCTL_IF_0)
                                                          0.00       1.05 f
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/D (lanlq1)
                                                          0.00 *     1.05 f
  data arrival time                                                  1.05

  clock PCI_CLK (fall edge)                               7.50       7.50
  clock network delay (propagated)                        0.22       7.72
  clock uncertainty                                      -0.30       7.42
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/EN (lanlq1)
                                                          0.00       7.42 f
  time borrowed from endpoint                             0.00       7.42
  data required time                                                 7.42
  --------------------------------------------------------------------------
  data required time                                                 7.42
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.37

  Time Borrowing Information
  --------------------------------------------------------------
  PCI_CLK nominal pulse width                             7.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                         7.41   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_2__31_
            (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.29       4.04
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CPN (sdnfb1)     0.00       4.04 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q (sdnfb1)       0.33       4.37 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[31] (SDRAM_IF)
                                                          0.00       4.37 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/fifo_data_in[31] (SDRAM_FIFO_0)
                                                          0.00       4.37 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/U379/Z (an02d0)           0.27 *     4.64 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_2__31_/D (senrq1)
                                                          0.00 *     4.64 f
  data arrival time                                                  4.64

  clock SDRAM_CLK (rise edge)                             7.50       7.50
  clock network delay (propagated)                        0.25       7.75
  clock uncertainty                                      -0.10       7.65
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_2__31_/CP (senrq1)
                                                          0.00       7.65 r
  library setup time                                     -0.43       7.22
  data required time                                                 7.22
  --------------------------------------------------------------------------
  data required time                                                 7.22
  data arrival time                                                 -4.64
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_4_
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        0.23       0.23
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_4_/CP (senrq1)      0.00       0.23 r
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_4_/Q (senrq1)       0.57       0.81 f
  I_RISC_CORE/I_DATA_PATH/Oprnd_A[4] (DATA_PATH)          0.00       0.81 f
  I_RISC_CORE/I_ALU/Oprnd_A[4] (ALU)                      0.00       0.81 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/A[4] (ALU_DW01_sub_2)
                                                          0.00       0.81 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U123/ZN (nd02d1)
                                                          0.14 *     0.95 r
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U56/ZN (oai21d1)
                                                          0.27 *     1.21 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U145/ZN (aoi21d1)
                                                          0.20 *     1.41 r
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U74/ZN (oai21d1)
                                                          0.22 *     1.64 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U148/ZN (aoi21d1)
                                                          0.22 *     1.86 r
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U109/ZN (oai21d1)
                                                          0.23 *     2.08 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U121/CO (ad01d0)
                                                          0.25 *     2.33 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U119/CO (ad01d0)
                                                          0.26 *     2.59 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/U126/S (ad01d0)     0.34 *     2.93 f
  I_RISC_CORE/I_ALU/sub_1_root_sub_92/DIFF[14] (ALU_DW01_sub_2)
                                                          0.00       2.93 f
  I_RISC_CORE/I_ALU/U146/Z (an12d1)                       0.12 *     3.04 f
  I_RISC_CORE/I_ALU/U358/ZN (nr02d0)                      0.06 *     3.11 r
  I_RISC_CORE/I_ALU/U43/Z (an03d1)                        0.15 *     3.26 r
  I_RISC_CORE/I_ALU/U56/Z (an04d1)                        0.16 *     3.42 r
  I_RISC_CORE/I_ALU/U40/Z (an02d1)                        0.10 *     3.52 r
  I_RISC_CORE/I_ALU/U48/ZN (nd02d1)                       0.05 *     3.57 f
  I_RISC_CORE/I_ALU/U59/ZN (nd12d0)                       0.06 *     3.64 r
  I_RISC_CORE/I_ALU/Zro_Flag_reg/D (secrq4)               0.00 *     3.64 r
  data arrival time                                                  3.64

  clock SYS_2x_CLK (rise edge)                            4.00       4.00
  clock network delay (propagated)                        0.21       4.21
  clock uncertainty                                      -0.20       4.01
  I_RISC_CORE/I_ALU/Zro_Flag_reg/CP (secrq4)              0.00       4.01 r
  library setup time                                     -0.33       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: I_BLENDER_1/mega_shift_reg_1__27_
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/mega_shift_reg_0__30_
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  I_BLENDER_1/mega_shift_reg_1__27_/CP (sdcrq1)           0.00       0.52 r
  I_BLENDER_1/mega_shift_reg_1__27_/Q (sdcrq1)            0.36       0.88 f
  I_BLENDER_1/mult_50_L43980_C203/a[11] (BLENDER_DW_mult_uns_5)
                                                          0.00       0.88 f
  I_BLENDER_1/mult_50_L43980_C203/U681/ZN (inv0d0)        0.42 *     1.30 r
  I_BLENDER_1/mult_50_L43980_C203/U210/ZN (nr02d0)        0.26 *     1.56 f
  I_BLENDER_1/mult_50_L43980_C203/U344/S (ah01d0)         0.33 *     1.89 f
  I_BLENDER_1/mult_50_L43980_C203/U688/S (ad01d0)         0.39 *     2.28 f
  I_BLENDER_1/mult_50_L43980_C203/U691/ZN (nd02d0)        0.09 *     2.37 r
  I_BLENDER_1/mult_50_L43980_C203/U655/Z (an02d0)         0.11 *     2.48 r
  I_BLENDER_1/mult_50_L43980_C203/U668/ZN (nd02d0)        0.16 *     2.64 f
  I_BLENDER_1/mult_50_L43980_C203/U765/S (ad01d0)         0.40 *     3.04 f
  I_BLENDER_1/mult_50_L43980_C203/U725/S (ad01d0)         0.35 *     3.39 f
  I_BLENDER_1/mult_50_L43980_C203/U660/ZN (nd02d0)        0.10 *     3.49 r
  I_BLENDER_1/mult_50_L43980_C203/U717/ZN (inv0d0)        0.08 *     3.56 f
  I_BLENDER_1/mult_50_L43980_C203/U715/ZN (aoi21d1)       0.21 *     3.77 r
  I_BLENDER_1/mult_50_L43980_C203/U610/ZN (oai21d1)       0.20 *     3.97 f
  I_BLENDER_1/mult_50_L43980_C203/U695/ZN (aoi21d1)       0.20 *     4.17 r
  I_BLENDER_1/mult_50_L43980_C203/U631/ZN (oai21d1)       0.22 *     4.40 f
  I_BLENDER_1/mult_50_L43980_C203/U705/CO (ad01d0)        0.25 *     4.64 f
  I_BLENDER_1/mult_50_L43980_C203/U702/CO (ad01d0)        0.26 *     4.90 f
  I_BLENDER_1/mult_50_L43980_C203/U703/CO (ad01d0)        0.26 *     5.17 f
  I_BLENDER_1/mult_50_L43980_C203/U704/CO (ad01d0)        0.26 *     5.43 f
  I_BLENDER_1/mult_50_L43980_C203/U729/CO (ad01d0)        0.26 *     5.69 f
  I_BLENDER_1/mult_50_L43980_C203/U730/CO (ad01d0)        0.26 *     5.95 f
  I_BLENDER_1/mult_50_L43980_C203/U731/CO (ad01d0)        0.26 *     6.22 f
  I_BLENDER_1/mult_50_L43980_C203/U732/CO (ad01d0)        0.26 *     6.48 f
  I_BLENDER_1/mult_50_L43980_C203/U733/CO (ad01d0)        0.26 *     6.74 f
  I_BLENDER_1/mult_50_L43980_C203/U734/CO (ad01d0)        0.26 *     7.00 f
  I_BLENDER_1/mult_50_L43980_C203/U669/CO (ad01d0)        0.26 *     7.27 f
  I_BLENDER_1/mult_50_L43980_C203/U670/CO (ad01d0)        0.26 *     7.53 f
  I_BLENDER_1/mult_50_L43980_C203/U826/CO (ad01d0)        0.26 *     7.79 f
  I_BLENDER_1/mult_50_L43980_C203/U897/S (ad01d0)         0.33 *     8.12 r
  I_BLENDER_1/mult_50_L43980_C203/product[30] (BLENDER_DW_mult_uns_5)
                                                          0.00       8.12 r
  I_BLENDER_1/mega_shift_reg_0__30_/D (sdcrq1)            0.00 *     8.12 r
  data arrival time                                                  8.12

  clock SYS_CLK (rise edge)                               8.00       8.00
  clock network delay (propagated)                        0.51       8.51
  clock uncertainty                                      -0.20       8.31
  I_BLENDER_1/mega_shift_reg_0__30_/CP (sdcrq1)           0.00       8.31 r
  library setup time                                     -0.18       8.13
  data required time                                                 8.13
  --------------------------------------------------------------------------
  data required time                                                 8.13
  data arrival time                                                 -8.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
icc_shell> save_mw_cel -as clock_opt_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named clock_opt_cts. (UIG-5)
1
icc_shell> set_fix_hold [all_clocks]
1
icc_shell> report_qor
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:55:58 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.31
  Critical Path Slack:           1.95
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.68
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.04
  Critical Path Slack:           1.92
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.84
  Critical Path Slack:           6.37
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:        -13.32
  No. of Hold Violations:      210.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.60
  Critical Path Slack:           2.58
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        1.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.40
  Critical Path Slack:           0.05
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -4.92
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.61
  Critical Path Slack:           0.00
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -3.05
  No. of Hold Violations:       48.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5240
  Leaf Cell Count:              10754
  Buf/Inv Cell Count:            1190
  Buf Cell Count:                 179
  Inv Cell Count:                1011
  CT Buf/Inv Cell Count:           42
  Combinational Cell Count:      8766
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18510.250000
  Noncombinational Area: 17056.250000
  Buf/Inv Area:           1073.500000
  Total Buffer Area:           315.25
  Total Inverter Area:         758.25
  Macro/Black Box Area:  35512.060547
  Net Area:               9672.453936
  Net XLength        :      256284.66
  Net YLength        :      258406.44
  -----------------------------------
  Cell Area:             71078.560547
  Design Area:           80751.014483
  Net Length        :       514691.09


  Design Rules
  -----------------------------------
  Total Number of Nets:         12756
  Nets With Violations:            50
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           50
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               19.53
  -----------------------------------------
  Overall Compile Time:               20.57
  Overall Compile Wall Clock Time:    22.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 21.30  Number of Violating Paths: 315

  --------------------------------------------------------------------


1
icc_shell> set_max_area 0
1
icc_shell> set physopt_area_critical_range 0.2
0.2
icc_shell> extract_rc
1
icc_shell> clock_opt -only_psyn -area_recovery -optimize_dft \-no_clock_route
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : Yes
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Start Scan Chain Re-Ordering
  number of valid scan chains :  11
  number of failed scan chains:  0

  Wire Length Before Timing Scan Cell Ordering = 34748
  Wire Length After Timing Scan Cell Ordering  = 38808

  Number of Clock Buffer Crossing Before Timing Ordering = 214
  Number of Clock Buffer Crossing After Timing Ordering  = 55

  Routing Scan Chains
 Complete Scan Chain Re-Ordering.
Information: Updating database...

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 142 Mbytes -- main task 450 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 09:58:19 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.31
  Critical Path Slack:           1.95
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.68
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.04
  Critical Path Slack:           1.92
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.38
  Critical Path Slack:           6.84
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:        -13.33
  No. of Hold Violations:      210.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.60
  Critical Path Slack:           2.58
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.40
  Critical Path Slack:           0.05
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -4.92
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.61
  Critical Path Slack:           0.00
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -3.06
  No. of Hold Violations:       48.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5333
  Leaf Cell Count:              10754
  Buf/Inv Cell Count:            1190
  Buf Cell Count:                 179
  Inv Cell Count:                1011
  CT Buf/Inv Cell Count:           42
  Combinational Cell Count:      8766
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18510.250000
  Noncombinational Area: 17056.250000
  Buf/Inv Area:           1073.500000
  Total Buffer Area:           315.25
  Total Inverter Area:         758.25
  Macro/Black Box Area:  35512.060547
  Net Area:               9672.453936
  Net XLength        :      258310.00
  Net YLength        :      261867.69
  -----------------------------------
  Cell Area:             71078.560547
  Design Area:           80751.014483
  Net Length        :       520177.69


  Design Rules
  -----------------------------------
  Total Number of Nets:         12756
  Nets With Violations:            50
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           50
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               19.53
  -----------------------------------------
  Overall Compile Time:               20.57
  Overall Compile Wall Clock Time:    22.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 21.30  Number of Violating Paths: 315

  --------------------------------------------------------------------


Performing optimization...

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Freezing clock timing with 95.833336 percentage of clock nets routed and extracted. (TIM-219)
Information: Saving clock skews and source latencies on layer  since clock timing is frozen. (TIM-226)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214447.5
  Total fixed cell area: 215691.6
  Total physical cell area: 430139.1
  Core area: (20000 20000 731350 728480)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 214447.5
  Total fixed cell area: 215691.6
  Total physical cell area: 430139.1
  Core area: (20000 20000 731350 728480)



  Design (Hold)  WNS: 0.19  TNS: 21.30  Number of Violating Paths: 315

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   71078.6      0.00       0.0     506.0                              -21.30  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   71078.6      0.00       0.0     506.0                              -21.30  
    0:00:09   71384.3      0.00       0.0     506.0                                0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09   71384.3      0.00       0.0     506.0                                0.00  
    0:00:09   71384.3      0.00       0.0     506.0                                0.00  
    0:00:10   71380.6      0.00       0.0     508.0                               -0.00  
    0:00:10   71380.6      0.00       0.0     508.0                               -0.00  
    0:00:10   71380.6      0.00       0.0     508.0                               -0.00  
    0:00:10   71380.6      0.00       0.0     508.0                               -0.00  
    0:00:10   71380.6      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:10   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:11   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:11   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
    0:00:12   71373.1      0.00       0.0     508.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:12   71374.1      0.00       0.0     508.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/synopsys/icc_2016/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
43%...57%...71%...86%...100% done.
Memory usage for placement task 69 Mbytes -- main task 450 Mbytes.

Information: Analyzing channel congestion ... 
LC: =      16540;  NCBT =          1;  CBI =         11;  CBT =          1;  OBT =        943;  PBT = 0.106045%;  ABI =       1200;  PCBI = 0.916667%;  PCT = 0.066505%
Information: Congestion analysis found 0 buffer-trees to rebuild


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:00 2023
****************************************
Std cell utilization: 80.63%  (143478/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 80.57%  (142928/(333120-155722))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        143478   sites, (non-fixed:142928 fixed:550)
                      10951    cells, (non-fixed:10907  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155722   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       73 
Avg. std cell width:  5.48 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:00 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 8854 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:02 2023
****************************************

avg cell displacement:    1.068 um ( 0.29 row height)
max cell displacement:   10.953 um ( 2.97 row height)
std deviation:            1.048 um ( 0.28 row height)
number of cell moved:      9098 cells (out of 10907 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 216235.8
  Total fixed cell area: 215691.6
  Total physical cell area: 431927.4
  Core area: (20000 20000 731350 728480)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:47   71374.1      0.00       0.0     508.0                               -0.00  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:47   71374.1      0.00       0.0     508.0                               -0.00  
    0:00:51   71374.8      0.00       0.0     508.0                                0.00  
    0:00:51   71374.8      0.00       0.0     508.0                                0.00  
    0:00:51   71374.8      0.00       0.0     508.0                                0.00  
    0:00:51   71374.8      0.00       0.0     508.0                                0.00  
    0:00:52   71374.8      0.00       0.0     508.0                                0.00  
    0:00:52   71374.8      0.00       0.0     508.0                                0.00  
    0:00:52   71374.8      0.00       0.0     508.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:11 2023
****************************************
Std cell utilization: 80.63%  (143481/(333120-155172))
(Non-fixed + Fixed)
Std cell utilization: 80.57%  (142931/(333120-155722))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        143481   sites, (non-fixed:142931 fixed:550)
                      10953    cells, (non-fixed:10909  fixed:44)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  155172   sites, (excluding fixed std cells)
                      155722   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       72 
Avg. std cell width:  5.43 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:11 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sun May 14 09:59:11 2023
****************************************

avg cell displacement:    0.928 um ( 0.25 row height)
max cell displacement:    3.690 um ( 1.00 row height)
std deviation:            1.086 um ( 0.29 row height)
number of cell moved:         3 cells (out of 10909 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 216240.3
  Total fixed cell area: 215691.6
  Total physical cell area: 431931.9
  Core area: (20000 20000 731350 728480)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 752, MEM: 473923584


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.31
  Critical Path Slack:           1.95
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.68
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.04
  Critical Path Slack:           1.92
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           6.74
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.60
  Critical Path Slack:           2.58
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          3.40
  Critical Path Slack:           0.05
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.61
  Critical Path Slack:           0.00
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5333
  Leaf Cell Count:              10965
  Buf/Inv Cell Count:            1401
  Buf Cell Count:                 362
  Inv Cell Count:                1046
  CT Buf/Inv Cell Count:           42
  Combinational Cell Count:      8977
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18806.500000
  Noncombinational Area: 17056.250000
  Buf/Inv Area:           1369.750000
  Total Buffer Area:           566.00
  Total Inverter Area:         842.25
  Macro/Black Box Area:  35512.060547
  Net Area:               9698.834126
  Net XLength        :      245429.92
  Net YLength        :      250905.22
  -----------------------------------
  Cell Area:             71374.810547
  Design Area:           81073.644673
  Net Length        :       496335.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         12967
  Nets With Violations:            50
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           50
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               30.27
  -----------------------------------------
  Overall Compile Time:               32.29
  Overall Compile Wall Clock Time:    34.44



Information: Updating database...
clock_opt completed Successfully
1
icc_shell> route_zrt_group -all_clock_nets \-reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   29  Proc 1540 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 1540 
Net statistics:
Total number of nets     = 12799
Number of nets to route  = 49
Number of nets with min-layer-mode soft = 46
Number of nets with min-layer-mode soft-cost-medium = 46
Number of nets with max-layer-mode hard = 46
39 nets are partially connected,
 of which 0 are detail routed and 39 are global routed.
7 nets are fully connected,
 of which 0 are detail routed and 7 are global routed.
7 nets have non-default rule CLOCK_DOUBLE_SPACING
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 1540 
Average gCell capacity  1.63     on layer (1)    METAL
Average gCell capacity  5.19     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  2.76     on layer (5)    METAL5
Average gCell capacity  2.34     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Build Congestion map] Total (MB): Used   36  Alloctr   37  Proc 1543 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    7  Proc    3 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 1543 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 1544 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   36  Alloctr   37  Proc 1544 
Initial. Routing result:
Initial. Both Dirs: Overflow =   815 Max = 4 GRCs =   776 (0.95%)
Initial. H routing: Overflow =   511 Max = 4 (GRCs =   1) GRCs =   557 (1.36%)
Initial. V routing: Overflow =   304 Max = 2 (GRCs = 105) GRCs =   219 (0.53%)
Initial. METAL      Overflow =   272 Max = 1 (GRCs = 272) GRCs =   272 (0.66%)
Initial. METAL2     Overflow =     3 Max = 1 (GRCs =   3) GRCs =     9 (0.02%)
Initial. METAL3     Overflow =   222 Max = 4 (GRCs =   1) GRCs =   217 (0.53%)
Initial. METAL4     Overflow =   300 Max = 2 (GRCs = 105) GRCs =   210 (0.51%)
Initial. METAL5     Overflow =    17 Max = 0 (GRCs =  68) GRCs =    68 (0.17%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    38 Max =  1 GRCs =   104 (0.32%)
Initial. H routing: Overflow =    22 Max =  1 (GRCs =  5) GRCs =    74 (0.45%)
Initial. V routing: Overflow =    16 Max =  1 (GRCs =  2) GRCs =    30 (0.18%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. METAL3     Overflow =     5 Max =  1 (GRCs =  5) GRCs =     6 (0.04%)
Initial. METAL4     Overflow =    15 Max =  1 (GRCs =  2) GRCs =    29 (0.18%)
Initial. METAL5     Overflow =    17 Max =  0 (GRCs = 68) GRCs =    68 (0.41%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27604.68
Initial. Layer METAL wire length = 125.64
Initial. Layer METAL2 wire length = 792.90
Initial. Layer METAL3 wire length = 5917.27
Initial. Layer METAL4 wire length = 13755.51
Initial. Layer METAL5 wire length = 7013.35
Initial. Layer METAL6 wire length = 0.00
Initial. Total Number of Contacts = 8989
Initial. Via VIA12A count = 2530
Initial. Via VIA23 count = 2512
Initial. Via VIA34 count = 2685
Initial. Via VIA45 count = 1262
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   36  Alloctr   37  Proc 1544 
phase1. Routing result:
phase1. Both Dirs: Overflow =   255 Max = 1 GRCs =   309 (0.38%)
phase1. H routing: Overflow =   247 Max = 1 (GRCs = 230) GRCs =   300 (0.73%)
phase1. V routing: Overflow =     7 Max = 1 (GRCs =   7) GRCs =     9 (0.02%)
phase1. METAL      Overflow =   225 Max = 1 (GRCs = 225) GRCs =   225 (0.55%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     5 Max = 1 (GRCs =   5) GRCs =     7 (0.02%)
phase1. METAL4     Overflow =     7 Max = 1 (GRCs =   7) GRCs =     9 (0.02%)
phase1. METAL5     Overflow =    17 Max = 0 (GRCs =  68) GRCs =    68 (0.17%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    17 Max =  0 GRCs =    70 (0.21%)
phase1. H routing: Overflow =    17 Max =  0 (GRCs = 69) GRCs =    69 (0.42%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. METAL4     Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. METAL5     Overflow =    17 Max =  0 (GRCs = 68) GRCs =    68 (0.41%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 27932.91
phase1. Layer METAL wire length = 154.86
phase1. Layer METAL2 wire length = 1403.92
phase1. Layer METAL3 wire length = 6224.45
phase1. Layer METAL4 wire length = 13647.68
phase1. Layer METAL5 wire length = 6501.99
phase1. Layer METAL6 wire length = 0.00
phase1. Total Number of Contacts = 7444
phase1. Via VIA12A count = 2134
phase1. Via VIA23 count = 2046
phase1. Via VIA34 count = 2281
phase1. Via VIA45 count = 983
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   36  Alloctr   37  Proc 1544 
phase2. Routing result:
phase2. Both Dirs: Overflow =     9 Max = 1 GRCs =    10 (0.01%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
phase2. METAL      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL4     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 27944.99
phase2. Layer METAL wire length = 154.86
phase2. Layer METAL2 wire length = 1416.83
phase2. Layer METAL3 wire length = 6228.48
phase2. Layer METAL4 wire length = 13642.83
phase2. Layer METAL5 wire length = 6501.99
phase2. Layer METAL6 wire length = 0.00
phase2. Total Number of Contacts = 7441
phase2. Via VIA12A count = 2135
phase2. Via VIA23 count = 2044
phase2. Via VIA34 count = 2279
phase2. Via VIA45 count = 983
phase2. Via VIA56 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   36  Alloctr   37  Proc 1544 
phase3. Routing result:
phase3. Both Dirs: Overflow =     8 Max = 1 GRCs =     9 (0.01%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
phase3. METAL      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 27948.68
phase3. Layer METAL wire length = 154.86
phase3. Layer METAL2 wire length = 1420.52
phase3. Layer METAL3 wire length = 6228.48
phase3. Layer METAL4 wire length = 13642.83
phase3. Layer METAL5 wire length = 6501.99
phase3. Layer METAL6 wire length = 0.00
phase3. Total Number of Contacts = 7440
phase3. Via VIA12A count = 2135
phase3. Via VIA23 count = 2044
phase3. Via VIA34 count = 2278
phase3. Via VIA45 count = 983
phase3. Via VIA56 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    6  Alloctr    7  Proc    4 
[End of Whole Chip Routing] Total (MB): Used   36  Alloctr   37  Proc 1544 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.58 %
Peak    vertical track utilization   = 36.84 %
Average horizontal track utilization =  1.88 %
Peak    horizontal track utilization = 62.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 1544 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    5  Alloctr    6  Proc    4 
[GR: Done] Total (MB): Used   35  Alloctr   36  Proc 1544 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    4 
[End of Global Routing] Total (MB): Used   29  Alloctr   30  Proc 1544 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used   27  Alloctr   28  Proc 1544 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1471 of 8051


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc   11 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 1555 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc   11 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 1555 

Number of wires with overlap after iteration 1 = 340 of 6359


Wire length and via report:
---------------------------
Number of METAL wires: 29                poly_con: 0
Number of METAL2 wires: 522              VIA12A: 2100
Number of METAL3 wires: 2465             VIA23: 2080
Number of METAL4 wires: 2561             VIA34: 2455
Number of METAL5 wires: 782              VIA45: 1109
Number of METAL6 wires: 0                VIA56: 0
Total number of wires: 6359              vias: 7744

Total METAL wire length: 168.2
Total METAL2 wire length: 1600.7
Total METAL3 wire length: 6681.4
Total METAL4 wire length: 13696.6
Total METAL5 wire length: 6516.9
Total METAL6 wire length: 0.0
Total wire length: 28663.8

Longest METAL wire length: 149.2
Longest METAL2 wire length: 149.6
Longest METAL3 wire length: 279.6
Longest METAL4 wire length: 308.6
Longest METAL5 wire length: 174.7
Longest METAL6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   11 
[Track Assign: Done] Total (MB): Used   26  Alloctr   27  Proc 1555 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   29  Alloctr   30  Proc 1556 
Total number of nets = 12799, of which 0 are not extracted
Total number of open nets = 12750, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  15/441 Partitions, Violations = 0
Routed  17/441 Partitions, Violations = 0
Routed  18/441 Partitions, Violations = 0
Routed  21/441 Partitions, Violations = 0
Routed  23/441 Partitions, Violations = 0
Routed  24/441 Partitions, Violations = 0
Routed  25/441 Partitions, Violations = 0
Routed  28/441 Partitions, Violations = 0
Routed  30/441 Partitions, Violations = 0
Routed  31/441 Partitions, Violations = 1
Routed  32/441 Partitions, Violations = 1
Routed  33/441 Partitions, Violations = 1
Routed  36/441 Partitions, Violations = 1
Routed  38/441 Partitions, Violations = 1
Routed  39/441 Partitions, Violations = 0
Routed  40/441 Partitions, Violations = 0
Routed  41/441 Partitions, Violations = 0
Routed  42/441 Partitions, Violations = 0
Routed  45/441 Partitions, Violations = 0
Routed  46/441 Partitions, Violations = 0
Routed  47/441 Partitions, Violations = 0
Routed  48/441 Partitions, Violations = 0
Routed  49/441 Partitions, Violations = 0
Routed  50/441 Partitions, Violations = 0
Routed  51/441 Partitions, Violations = 0
Routed  52/441 Partitions, Violations = 0
Routed  55/441 Partitions, Violations = 0
Routed  56/441 Partitions, Violations = 0
Routed  57/441 Partitions, Violations = 0
Routed  58/441 Partitions, Violations = 0
Routed  60/441 Partitions, Violations = 0
Routed  62/441 Partitions, Violations = 0
Routed  65/441 Partitions, Violations = 0
Routed  66/441 Partitions, Violations = 0
Routed  68/441 Partitions, Violations = 0
Routed  70/441 Partitions, Violations = 0
Routed  72/441 Partitions, Violations = 0
Routed  74/441 Partitions, Violations = 0
Routed  76/441 Partitions, Violations = 0
Routed  78/441 Partitions, Violations = 0
Routed  80/441 Partitions, Violations = 0
Routed  82/441 Partitions, Violations = 0
Routed  84/441 Partitions, Violations = 0
Routed  86/441 Partitions, Violations = 0
Routed  88/441 Partitions, Violations = 0
Routed  91/441 Partitions, Violations = 0
Routed  92/441 Partitions, Violations = 0
Routed  95/441 Partitions, Violations = 0
Routed  96/441 Partitions, Violations = 0
Routed  98/441 Partitions, Violations = 0
Routed  100/441 Partitions, Violations =        0
Routed  102/441 Partitions, Violations =        0
Routed  104/441 Partitions, Violations =        0
Routed  106/441 Partitions, Violations =        0
Routed  110/441 Partitions, Violations =        0
Routed  111/441 Partitions, Violations =        0
Routed  112/441 Partitions, Violations =        0
Routed  114/441 Partitions, Violations =        0
Routed  116/441 Partitions, Violations =        0
Routed  118/441 Partitions, Violations =        0
Routed  120/441 Partitions, Violations =        0
Routed  122/441 Partitions, Violations =        0
Routed  125/441 Partitions, Violations =        0
Routed  126/441 Partitions, Violations =        0
Routed  128/441 Partitions, Violations =        0
Routed  130/441 Partitions, Violations =        0
Routed  132/441 Partitions, Violations =        1
Routed  134/441 Partitions, Violations =        1
Routed  137/441 Partitions, Violations =        1
Routed  138/441 Partitions, Violations =        1
Routed  141/441 Partitions, Violations =        1
Routed  142/441 Partitions, Violations =        1
Routed  144/441 Partitions, Violations =        1
Routed  146/441 Partitions, Violations =        1
Routed  148/441 Partitions, Violations =        0
Routed  150/441 Partitions, Violations =        0
Routed  152/441 Partitions, Violations =        0
Routed  154/441 Partitions, Violations =        0
Routed  158/441 Partitions, Violations =        0
Routed  159/441 Partitions, Violations =        0
Routed  161/441 Partitions, Violations =        0
Routed  162/441 Partitions, Violations =        0
Routed  164/441 Partitions, Violations =        0
Routed  166/441 Partitions, Violations =        0
Routed  168/441 Partitions, Violations =        1
Routed  170/441 Partitions, Violations =        1
Routed  173/441 Partitions, Violations =        1
Routed  177/441 Partitions, Violations =        1
Routed  180/441 Partitions, Violations =        1
Routed  181/441 Partitions, Violations =        1
Routed  182/441 Partitions, Violations =        1
Routed  183/441 Partitions, Violations =        1
Routed  184/441 Partitions, Violations =        1
Routed  186/441 Partitions, Violations =        0
Routed  188/441 Partitions, Violations =        0
Routed  190/441 Partitions, Violations =        0
Routed  196/441 Partitions, Violations =        0
Routed  200/441 Partitions, Violations =        0
Routed  201/441 Partitions, Violations =        0
Routed  202/441 Partitions, Violations =        0
Routed  203/441 Partitions, Violations =        0
Routed  204/441 Partitions, Violations =        0
Routed  205/441 Partitions, Violations =        0
Routed  206/441 Partitions, Violations =        0
Routed  208/441 Partitions, Violations =        4
Routed  216/441 Partitions, Violations =        4
Routed  220/441 Partitions, Violations =        4
Routed  221/441 Partitions, Violations =        4
Routed  222/441 Partitions, Violations =        4
Routed  223/441 Partitions, Violations =        4
Routed  224/441 Partitions, Violations =        4
Routed  225/441 Partitions, Violations =        5
Routed  226/441 Partitions, Violations =        7
Routed  227/441 Partitions, Violations =        3
Routed  228/441 Partitions, Violations =        6
Routed  230/441 Partitions, Violations =        6
Routed  235/441 Partitions, Violations =        6
Routed  236/441 Partitions, Violations =        6
Routed  240/441 Partitions, Violations =        6
Routed  241/441 Partitions, Violations =        6
Routed  242/441 Partitions, Violations =        6
Routed  243/441 Partitions, Violations =        7
Routed  244/441 Partitions, Violations =        7
Routed  246/441 Partitions, Violations =        7
Routed  248/441 Partitions, Violations =        2
Routed  250/441 Partitions, Violations =        2
Routed  254/441 Partitions, Violations =        2
Routed  255/441 Partitions, Violations =        2
Routed  259/441 Partitions, Violations =        2
Routed  260/441 Partitions, Violations =        2
Routed  261/441 Partitions, Violations =        2
Routed  262/441 Partitions, Violations =        1
Routed  264/441 Partitions, Violations =        3
Routed  266/441 Partitions, Violations =        3
Routed  268/441 Partitions, Violations =        2
Routed  273/441 Partitions, Violations =        2
Routed  277/441 Partitions, Violations =        2
Routed  278/441 Partitions, Violations =        2
Routed  279/441 Partitions, Violations =        2
Routed  280/441 Partitions, Violations =        4
Routed  281/441 Partitions, Violations =        17
Routed  282/441 Partitions, Violations =        18
Routed  284/441 Partitions, Violations =        17
Routed  286/441 Partitions, Violations =        17
Routed  294/441 Partitions, Violations =        17
Routed  295/441 Partitions, Violations =        17
Routed  296/441 Partitions, Violations =        17
Routed  297/441 Partitions, Violations =        17
Routed  298/441 Partitions, Violations =        4
Routed  299/441 Partitions, Violations =        3
Routed  300/441 Partitions, Violations =        3
Routed  303/441 Partitions, Violations =        3
Routed  304/441 Partitions, Violations =        4
Routed  310/441 Partitions, Violations =        4
Routed  311/441 Partitions, Violations =        4
Routed  312/441 Partitions, Violations =        4
Routed  313/441 Partitions, Violations =        4
Routed  314/441 Partitions, Violations =        2
Routed  316/441 Partitions, Violations =        5
Routed  318/441 Partitions, Violations =        5
Routed  320/441 Partitions, Violations =        4
Routed  325/441 Partitions, Violations =        4
Routed  326/441 Partitions, Violations =        4
Routed  327/441 Partitions, Violations =        4
Routed  328/441 Partitions, Violations =        4
Routed  330/441 Partitions, Violations =        11
Routed  332/441 Partitions, Violations =        11
Routed  334/441 Partitions, Violations =        11
Routed  336/441 Partitions, Violations =        11
Routed  339/441 Partitions, Violations =        11
Routed  340/441 Partitions, Violations =        11
Routed  342/441 Partitions, Violations =        14
Routed  344/441 Partitions, Violations =        6
Routed  346/441 Partitions, Violations =        7
Routed  348/441 Partitions, Violations =        7
Routed  350/441 Partitions, Violations =        7
Routed  352/441 Partitions, Violations =        7
Routed  354/441 Partitions, Violations =        4
Routed  356/441 Partitions, Violations =        5
Routed  358/441 Partitions, Violations =        5
Routed  360/441 Partitions, Violations =        5
Routed  362/441 Partitions, Violations =        5
Routed  365/441 Partitions, Violations =        5
Routed  366/441 Partitions, Violations =        5
Routed  368/441 Partitions, Violations =        2
Routed  370/441 Partitions, Violations =        1
Routed  372/441 Partitions, Violations =        2
Routed  374/441 Partitions, Violations =        2
Routed  377/441 Partitions, Violations =        2
Routed  378/441 Partitions, Violations =        4
Routed  380/441 Partitions, Violations =        5
Routed  382/441 Partitions, Violations =        4
Routed  384/441 Partitions, Violations =        4
Routed  386/441 Partitions, Violations =        4
Routed  388/441 Partitions, Violations =        4
Routed  390/441 Partitions, Violations =        1
Routed  392/441 Partitions, Violations =        1
Routed  395/441 Partitions, Violations =        1
Routed  396/441 Partitions, Violations =        1
Routed  398/441 Partitions, Violations =        1
Routed  400/441 Partitions, Violations =        1
Routed  404/441 Partitions, Violations =        1
Routed  405/441 Partitions, Violations =        1
Routed  407/441 Partitions, Violations =        1
Routed  408/441 Partitions, Violations =        1
Routed  412/441 Partitions, Violations =        1
Routed  413/441 Partitions, Violations =        1
Routed  415/441 Partitions, Violations =        1
Routed  416/441 Partitions, Violations =        1
Routed  419/441 Partitions, Violations =        1
Routed  420/441 Partitions, Violations =        1
Routed  422/441 Partitions, Violations =        1
Routed  425/441 Partitions, Violations =        1
Routed  426/441 Partitions, Violations =        1
Routed  428/441 Partitions, Violations =        1
Routed  431/441 Partitions, Violations =        3
Routed  433/441 Partitions, Violations =        3
Routed  434/441 Partitions, Violations =        1
Routed  437/441 Partitions, Violations =        1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 0] Total (MB): Used   30  Alloctr   31  Proc 1556 

End DR iteration 0 with 441 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 1] Total (MB): Used   30  Alloctr   31  Proc 1556 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   26  Alloctr   27  Proc 1556 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 1556 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    29688 micron
Total Number of Contacts =             7593
Total Number of Wires =                5688
Total Number of PtConns =              2596
Total Number of Routed Wires =       5688
Total Routed Wire Length =           28645 micron
Total Number of Routed Contacts =       7593
        Layer       METAL :        198 micron
        Layer      METAL2 :       2445 micron
        Layer      METAL3 :       6905 micron
        Layer      METAL4 :      13747 micron
        Layer      METAL5 :       6394 micron
        Layer      METAL6 :          0 micron
        Via         VIA45 :       1017
        Via         VIA34 :       2413
        Via    VIA34(rot) :          1
        Via         VIA23 :       2071
        Via        VIA12A :       2000
        Via   VIA12A(rot) :          4
        Via        VIA12B :         60
        Via        VIA12f :         27

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.36% (27 / 7593 vias)
 
    Layer VIA        =  1.29% (27     / 2091    vias)
        Weight 1     =  1.29% (27      vias)
        Un-optimized = 98.71% (2064    vias)
    Layer VIA2       =  0.00% (0      / 2071    vias)
        Un-optimized = 100.00% (2071    vias)
    Layer VIA3       =  0.00% (0      / 2414    vias)
        Un-optimized = 100.00% (2414    vias)
    Layer VIA4       =  0.00% (0      / 1017    vias)
        Un-optimized = 100.00% (1017    vias)
 
  Total double via conversion rate    =  0.00% (0 / 7593 vias)
 
    Layer VIA        =  0.00% (0      / 2091    vias)
    Layer VIA2       =  0.00% (0      / 2071    vias)
    Layer VIA3       =  0.00% (0      / 2414    vias)
    Layer VIA4       =  0.00% (0      / 1017    vias)
 
  The optimized via conversion rate based on total routed via count =  0.36% (27 / 7593 vias)
 
    Layer VIA        =  1.29% (27     / 2091    vias)
        Weight 1     =  1.29% (27      vias)
        Un-optimized = 98.71% (2064    vias)
    Layer VIA2       =  0.00% (0      / 2071    vias)
        Un-optimized = 100.00% (2071    vias)
    Layer VIA3       =  0.00% (0      / 2414    vias)
        Un-optimized = 100.00% (2414    vias)
    Layer VIA4       =  0.00% (0      / 1017    vias)
        Un-optimized = 100.00% (1017    vias)
 

Total number of nets = 12799
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> report_design ?physical
Error: extra positional option '?physical' (CMD-012)
icc_shell> report_design -physical
 
****************************************
Report : design
        -physical
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sun May 14 10:02:15 2023
****************************************

****************************** P&R Summary ********************************
Date : Sun May 14 10:02:15 2023
Machine Host Name: crazy_one
Working Directory: /home/crazy/Work/IC_Compiler_2010.12-SP2/lab4_cts
Library Name:      orca_lib.mw
Cell Name:         clock_opt.CEL;2
Design Statistics:
    Number of Macro Cells:         12
    Number of Module Cells:        10953
    Number of Pins:                65872
    Number of IO Pins:             144
    Number of Nets:                12799
    Average Pins Per Net (Signal): 3.26428

Chip Utilization:
    Total Macro Cell Area:         220296.39
    Total Std Cell Area:           217072.40
    Total Blockage Area:           234759.72
    Core Size:     width 711.35, height 708.48; area 503977.25
    Chip Size:     width 751.76, height 748.48; area 562677.32
    Std cells utilization:         80.63% 
    Cell/Core Ratio:               86.78%
    Cell/Chip Ratio:               77.73%
    Number of Cell Rows:            192

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        nr02d0          STD     2224
        ad01d0          STD     1479
        inv0d0          STD     1004
        senrq1          STD     731
        nd02d0          STD     662
        sdcrq1          STD     582
        nd12d0          STD     496
        sdnrq1          STD     446
        xr02d1          STD     340
        xn02d1          STD     306
        an02d0          STD     195
        ah01d0          STD     190
        bufbd1          STD     189
        aoi2222d1       STD     183
        oai21d1         STD     173
        aor22d1         STD     172
        or02d0          STD     162
        aor222d1        STD     138
        nd03d0          STD     112
        sdcfq1          STD     96
        aoi21d1         STD     94
        nr03d0          STD     81
        xr03d1          STD     73
        aor21d1         STD     66
        buffd1          STD     62
        mx02d0          STD     59
        nd04d0          STD     53
        an12d1          STD     45
        nd02d1          STD     40
        sdcrq4          STD     39
        nr04d0          STD     34
        dl01d1          STD     33
        inv0d1          STD     28
        an03d0          STD     27
        aor221d1        STD     26
        sdnrn1          STD     25
        an02d1          STD     24
        sdcrn1          STD     22
        bufbda          STD     19
        mx02d4          STD     18
        aor211d1        STD     17
        sdnfb1          STD     16
        an04d0          STD     14
        buffd7          STD     12
        aoim22d1        STD     11
        an03d1          STD     10
        secrq4          STD     10
        bufbd2          STD     10
        ora21d1         STD     10
        or02d1          STD     7
        clk2d2          STD     7
        invbdf          STD     7
        or03d0          STD     6
        bufbd7          STD     5
        buffda          STD     5
        buffd3          STD     5
        lanlq1          STD     4
        oai221d1        STD     4
        ad01d1          STD     4
        bufbdf          STD     4
        bufbd3          STD     4
        aor31d1         STD     3
        an04d1          STD     3
        buffd4          STD     3
        secrq1          STD     3
        nd23d1          STD     3
        or04d0          STD     3
        bufbd4          STD     2
        aon211d1        STD     1
        slnlq1          STD     1
        ah01d1          STD     1
        buffd2          STD     1
        oaim211d1       STD     1
        nd12d1          STD     1
        mi02d0          STD     1
        oan211d1        STD     1
        senrq2          STD     1
        nr23d1          STD     1
        ora21d2         STD     1
        bufbdk          STD     1
        cg01d0          STD     1
        ram8x64         MACRO   8
        ram16x128       MACRO   4
        =================================

Timing/Optimization Information:

Global Routing Information:
    layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
    layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
    layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
    layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
     
    Average gCell capacity  1.63         on layer (1)    METAL
    Average gCell capacity  5.19         on layer (2)    METAL2
    Average gCell capacity  4.02         on layer (3)    METAL3
    Average gCell capacity  3.51         on layer (4)    METAL4
    Average gCell capacity  2.76         on layer (5)    METAL5
    Average gCell capacity  2.34         on layer (6)    METAL6
     
    Initial. Both Dirs: Overflow =   815 Max = 4 GRCs =   776 (0.95%)
    Initial. H routing: Overflow =   511 Max = 4 (GRCs =   1) GRCs =   557 (1.36%)
    Initial. V routing: Overflow =   304 Max = 2 (GRCs = 105) GRCs =   219 (0.53%)
     
    phase1. Both Dirs: Overflow =   255 Max = 1 GRCs =   309 (0.38%)
    phase1. H routing: Overflow =   247 Max = 1 (GRCs = 230) GRCs =   300 (0.73%)
    phase1. V routing: Overflow =     7 Max = 1 (GRCs =   7) GRCs =     9 (0.02%)
     
    phase2. Both Dirs: Overflow =     9 Max = 1 GRCs =    10 (0.01%)
    phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
    phase2. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
     
    phase3. Both Dirs: Overflow =     8 Max = 1 GRCs =     9 (0.01%)
    phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
    phase3. V routing: Overflow =     7 Max = 1 (GRCs =  7) GRCs =     8 (0.02%)
     
    Total Wire Length = 27948.68
    Layer METAL wire length = 154.86
    Layer METAL2 wire length = 1420.52
    Layer METAL3 wire length = 6228.48
    Layer METAL4 wire length = 13642.83
    Layer METAL5 wire length = 6501.99
    Layer METAL6 wire length = 0.00
    Total Number of Contacts = 7440
    Via VIA12A count = 2135
    Via VIA23 count = 2044
    Via VIA34 count = 2278
    Via VIA45 count = 983
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 1544

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 1471 of 8051

    Number of wires with overlap after iteration 1 = 340 of 6359

    Total METAL wire length: 168.2
    Total METAL2 wire length: 1600.7
    Total METAL3 wire length: 6681.4
    Total METAL4 wire length: 13696.6
    Total METAL5 wire length: 6516.9
    Total METAL6 wire length: 0.0
    Total wire length: 28663.8

    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 1555

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 1556
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
    Total number of nets = 12799
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1556
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    Total Wire Length =                    29688 micron
    Total Number of Contacts =             7593
    Total Number of Wires =                5688
    Total Number of PtConns =              2596
    Total Number of Routed Wires =       5688
    Total Routed Wire Length =           28645 micron
    Total Number of Routed Contacts =       7593
        Layer       METAL :        198 micron
        Layer      METAL2 :       2445 micron
        Layer      METAL3 :       6905 micron
        Layer      METAL4 :      13747 micron
        Layer      METAL5 :       6394 micron
        Layer      METAL6 :          0 micron
        Via         VIA45 :       1017
        Via         VIA34 :       2413
        Via    VIA34(rot) :          1
        Via         VIA23 :       2071
        Via        VIA12A :       2000
        Via   VIA12A(rot) :          4
        Via        VIA12B :         60
        Via        VIA12f :         27
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate =  0.36% (27 / 7593 vias)
     
        Layer VIA        =  1.29% (27     / 2091    vias)
            Weight 1     =  1.29% (27      vias)
            Un-optimized = 98.71% (2064    vias)
        Layer VIA2       =  0.00% (0      / 2071    vias)
            Un-optimized = 100.00% (2071    vias)
        Layer VIA3       =  0.00% (0      / 2414    vias)
            Un-optimized = 100.00% (2414    vias)
        Layer VIA4       =  0.00% (0      / 1017    vias)
            Un-optimized = 100.00% (1017    vias)
     
      Total double via conversion rate    =  0.00% (0 / 7593 vias)
     
        Layer VIA        =  0.00% (0      / 2091    vias)
        Layer VIA2       =  0.00% (0      / 2071    vias)
        Layer VIA3       =  0.00% (0      / 2414    vias)
        Layer VIA4       =  0.00% (0      / 1017    vias)
     
      The optimized via conversion rate based on total routed via count =  0.36% (27 / 7593 vias)
     
        Layer VIA        =  1.29% (27     / 2091    vias)
            Weight 1     =  1.29% (27      vias)
            Un-optimized = 98.71% (2064    vias)
        Layer VIA2       =  0.00% (0      / 2071    vias)
            Un-optimized = 100.00% (2071    vias)
        Layer VIA3       =  0.00% (0      / 2414    vias)
            Un-optimized = 100.00% (2414    vias)
        Layer VIA4       =  0.00% (0      / 1017    vias)
            Un-optimized = 100.00% (1017    vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               2237.91(8)
    metal3 Wire Length(count):               5212.88(12)
    metal4 Wire Length(count):               2993.92(4)
  ==============================================
    Total Wire Length(count):               10444.71(24)
    Number of via2 Contacts:             16
    Number of via3 Contacts:             14
  ==============================================
    Total Number of Contacts:       30

Stripe Wiring Statistics:
    metal3 Wire Length(count):              10105.32(30)
    metal4 Wire Length(count):              10725.18(30)
  ==============================================
    Total Wire Length(count):               20830.50(60)
    Number of via2 Contacts:             38
    Number of via3 Contacts:            268
  ==============================================
    Total Number of Contacts:      306

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             102989.85(425)
    metal2 Wire Length(count):                 76.21(39)
    metal3 Wire Length(count):                153.47(58)
    metal4 Wire Length(count):                  0.59(1)
    metal5 Wire Length(count):                 11.56(1)
  ==============================================
    Total Wire Length(count):              103231.68(524)
    Number of via1 Contacts:           1648
    Number of via2 Contacts:           1358
    Number of via3 Contacts:           1272
    Number of via4 Contacts:              2
  ==============================================
    Total Number of Contacts:     4280

Signal Wiring Statistics:
    metal1 Wire Length(count):                200.32(220)
    metal2 Wire Length(count):               2445.22(2200)
    metal3 Wire Length(count):               6905.19(2588)
    metal4 Wire Length(count):              13758.49(2552)
    metal5 Wire Length(count):               6399.12(757)
  ==============================================
    Total Wire Length(count):               29708.35(8317)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA12A(1)              2004              95.8
        via1          VIA12B(2)                60              2.87
        via1          VIA12f(9)                27              1.29
        via2           VIA23(3)              2071               100
        via3           VIA34(4)              2414               100
        via4           VIA45(5)              1017               100
  ==============================================
    Total Number of Contacts:     7593

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1           150.49 ( 1.10%)            49.84 ( 0.31%)
    metal2            70.64 ( 0.51%)          2374.58 (14.85%)
    metal3          6854.73 (49.96%)            50.47 ( 0.32%)
    metal4           296.49 ( 2.16%)         13462.00 (84.20%)
    metal5          6348.46 (46.27%)            50.66 ( 0.32%)
  ==============================================================
    Total          13720.80                  15987.55
1
icc_shell> 