ldpc decod implement usrp swapnil mhask david uliana hojin kee tai ahsan aziz predrag spasojev wireless network laboratori rutger univers brunswick usa email spasojev nation instrument corpor austin usa email abstract increas data rate expect order futur wireless system direct impact throughput requir modul code subsi tem physic layer effort design suitabl channel code solut wireless system massiv parallel quasi cyclic low densiti pariti check ldpc decod implement erat usrp singl fpga algorithm innov lead architectur awar design central work present high level descript entir massiv parallel decod translat hardwar descript languag hdl vhdl algorithm compil nation instrument labviewtm communic system design suit csdstm minut implement demonstr scalabl initi work rapid prototyp capabl labviewtm csdstm tool knowledg time write paper fastest implement standard compliant ldpc decod usrp algorithm compil term wave sdr usrp ldpc layer decod introduct wireless data traffic expect increas fold year billion devic connect wireless network peak data rate upto ten address challeng generat wireless cellular technolog envis research today collect term envis oper system wave spectrum challeng relianc sight los communic short rang communic increas shadow loss rapid fade time necessit techniqu larg antenna array rapid adapt beamsteer physic layer perspect process budget time channel encod decod will decreas relat current generat system lte mind ongo focus high throughput low latenc error control code solut base low densiti pariti check ldpc famili code special suit wave system time write paper detail progress report focus algorithm innov high throughput subsequ case studi lead standard compliant quasi cyclic ldpc decod pre sent adapt evolv specif technolog implement ongo reconfigur scalabl exhibit state art perform choos fpga approach develop hardwar asic approach univers softwar radio peripher usrp softwar defin radio sdr system flexibl afford transceiv potenti turn standard host power wireless pro totyp system avail state art high reconfigur hardwar platform fpga usrp open huge space implement theoret algorithm high speed crucial system requir wireless applic work fpga base ldpc decod implement usrp xilinx fpga fpga compil labviewtm csdstm massiv parallel accomplish employ decod core parallel modif hdl level compil translat entir high level descript parallel graphic algorithm dataflow languag vhdl generat optim hard ware implement algorithm descript main contribut work demonstr scalabl decod architectur abil labviewtm csdstm tool rapid prototyp high level algorithm descript fpga hardwar remaind paper organ outlin construct ldpc code decod ing algorithm implement overview techniqu lead softwar pipelin decod core iii process implement decod perform detail section final conclud quasi cyclic ldpc code decod mathemat messag bit ldpc code null space pcm denot number pariti check equat pariti bit denot number variabl node code bit tanner graph represent tanner incid matrix bipartit graph compris set check node set pariti check equat variabl node set variabl bit node ith connect jth ldpc code repres base matrix compris cyclic shift ident submatric size shift pcm matrix expand map ident matrix size cyclic shift matrix size structur provid ldpc code decod code simpler hardwar simplifi interconnect complex iti compar unstructur ldpc code famili structur ldpc code high candid system demonstr initi phase fpga decod architectur provid case studi base ldpc code ieee standard throughput well surpass requir standard ldpc code decod messag pass belief propag bipartit tanner graph cns vns communic success pass revis estim log likelihood ratio llr associ decod iter coder employ effici decod algorithm pipelin process layer base row layer decod techniqu stepwis descript version algorithm employ iii softwar pipelin decod architectur loss general present strategi achiev high throughput decod architec ture understand softwar pipelin accomplish singl core parallel core impl mentat sake continu complet provid overview layer decod architectur perspect process cns process time independ vns code bit common term arbitrari subset row process time provid row column subset row term row layer refer layer set layer structur ldpc code column perspect impli column divid subset size refer block column set vns block column particip equat layer divid block column block block intersect layer block column submatric defin invalid block edg correspond cns vns submatric valid block convent proach schedul messag comput valid invalid block avoid process invalid block propos altern represent form matric block matrix block shift matrix hold locat column number block row layer shift valu defin connect cns vns correspond valid block fact decod architectur process perform singl process unit term node process unit npu npu split unit local npu lnpu global npu gnpu reduc decod complex naiv schedul layer level process fig outer loop execut time process node metric layer inner loop gnpu output comput block layer algorithm fed second loop lnpu produc respect metric set block call baselin architectur evid npu idl process avoid idl fact process gnpu lnpu pipelin fig version call pipelin architectur emphas pipelin describ softwar algorithm descript level hdl level algorithm compil translat high level descript hdl descript case studi decod implement minut remark fig upto layer pipelin bound number layer pipelin manner deriv ldpc code case studi maximum number multi core decod decod implement base pipelin chitectur achiev throughput refer core core oper code length bit code rate worthwhil note pipelin version decod pipelin fulli describ softwar algorithm describ high level languag graphic code labviewtm hardwar descript languag algorithm compil figur illustr softwar pipelin layer case studi layer level process view baselin architectur show cascad gnpu lnpu loop layer level process view pipelin architectur show loop oper parallel half decod iter note gnpu lnpu array refer collect gnpus lnpus oper parallel exploit structur provid ldpc code labviewtm csdstm translat high level descript vhdl descript account scalabl reconfigur decod architectur achiev high throughput employ multipl decod core paral lel fig top level multi core decod virtual instrument core deploy singl xilinx fpga high level oper decod describ step correspond highlight section fig serial stream encod data read frame host target direct memori access dma mechan host arbitrari process platform real time control target xilinx fpga usrp data subsequ store dynam random access memori dram request frame dram read buffer frame dram distribut incom frame core round robin manner perform decod fix latenc parallel process frame stagger respect time buffer decod frame collect decod frame serial respect round robin manner step write frame target host dma mechan perform resourc util baselin pipelin version compar tabl resourc consum pipelin decod baselin decod spite increas throughput perform decod develop stage stage core stage perform resourc figur record stage compar tabl bit error rate ber perform version figur bit error rate ber perform comparison uncod bpsk green rate ldpc decod red usrp xilinx fpga core fig demonstr work ieee globecom throughput achiev decod core parallel xilinx fpga usrp conclus work valid scalabl decod architectur deploy multipl decod core parallel develop algorithm compil translat high level descript decod algorithm hdl minut standalon standard compliant decod achiev throughput oper frequenc xilinx kintex fpga usrp modif decod appli larg famili standard compliant ldpc code ieee digit video broadcast lle liz ili baselin pipelin throughput clock rate mhz time generat vhdl min total compil time min total slice lut dsp bram tabl perform resourc util comparison baselin architectur pipelin architectur ldpc decod usrp xilinx fpga core throughput clock rate mhz time vhdl min total compil min total slice lut dsp bram tabl perform resourc util comparison version vari number core ldpc decod implement usrp xilinx fpga dvb acknowledg author depart elec trical comput engin rutger univers continu support work labviewtm fpga advanc wireless team nation instrument valuabl feedback support refer mhask kee aziz spasojev high throughput fpga base ldpc decod architectur arxiv http kee mhask uliana arnesen petersen rich blasig rapid high level constraint driven prototyp labview fpga ieee globalsip raaf zirwa friederich tiirola laitila marsch wichman vision broadband radio system person indoor mobil radio communic pimrc ieee intern symposium sept cudak ghosh kovarik ratasuk thoma vook moorut move mmwave base technolog vehicular technolog confer vtc spring ieee june gallag low densiti pariti check code theori ire transact mhask kee aziz spasojev high throughput fpga base ldpc decod architectur vehicular technolog confer vtc fall ieee sep submit public costello lin error control code pearson tanner recurs approach low complex code theori ieee transact sep ieee std technolog telecommun format exchang lan man wireless lan medium access control mac physic layer phi specifica tion ieee revmb nov mar kschischang frey loelig factor graph sum product algorithm ieee transact theori feb sharon litsyn goldberg effici serial messag pass schedul ldpc decod ieee transact infor mation theori nov mansour shanbhag high throughput ldpc decod ieee transact vlsi system dec kee uliana arnesen petersen aziz mhask spasojev demonstr ldpc decod ieee globecom dec https watch 