 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ascon_datapath
Version: R-2020.09-SP2
Date   : Fri Sep 12 16:36:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[3][26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  state_register_3   ZeroWireload          tcbn65lplvttc
  state_register_2   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_4   ZeroWireload          tcbn65lplvttc
  ascon_datapath     ZeroWireload          tcbn65lplvttc
  state_register_5   ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                          0.00 #     0.00 r
  gen_state_regs[0].state_reg_share/state_reg[3][26]/Q (DFCNQD1LVT)
                                                          0.13       0.13 r
  gen_state_regs[0].state_reg_share/data_out[218] (state_register_5)
                                                          0.00       0.13 r
  U6664/ZN (XNR4D0LVT)                                    0.12       0.26 r
  U6663/ZN (XNR3D0LVT)                                    0.10       0.36 r
  U5829/ZN (XNR3D0LVT)                                    0.14       0.50 r
  U10403/ZN (MUX3ND0LVT)                                  0.03       0.54 f
  U6414/ZN (NR2XD0LVT)                                    0.04       0.58 r
  U5680/ZN (AOI211XD0LVT)                                 0.03       0.61 f
  U7168/Z (AO211D0LVT)                                    0.10       0.71 f
  gen_state_regs[0].state_reg_share/data_in[218] (state_register_5)
                                                          0.00       0.71 f
  gen_state_regs[0].state_reg_share/U321/ZN (AOI22D0LVT)
                                                          0.06       0.77 r
  gen_state_regs[0].state_reg_share/U320/ZN (OAI211D0LVT)
                                                          0.06       0.82 f
  gen_state_regs[0].state_reg_share/state_reg[3][26]/D (DFCNQD1LVT)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[3][26]/CP (DFCNQD1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


1
