project -load "C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/synthesis/Controller_syn.prj"
project -run -clean
project -save
