
*** Running vivado
    with args -log pikachu_jump_pixel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pikachu_jump_pixel.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pikachu_jump_pixel.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 295.883 ; gain = 84.043
INFO: [Synth 8-638] synthesizing module 'pikachu_jump_pixel' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/pikachu_jump_pixel/synth/pikachu_jump_pixel.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'pikachu_jump_pixel' (11#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/pikachu_jump_pixel/synth/pikachu_jump_pixel.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 494.129 ; gain = 282.289
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:45 . Memory (MB): peak = 494.129 ; gain = 282.289
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 563.203 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.203 ; gain = 351.363
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.203 ; gain = 351.363
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 563.203 ; gain = 351.363
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:02 . Memory (MB): peak = 563.203 ; gain = 351.363
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:03 . Memory (MB): peak = 563.203 ; gain = 351.363
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:20 . Memory (MB): peak = 586.820 ; gain = 374.980
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:20 . Memory (MB): peak = 586.820 ; gain = 374.980
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:20 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:22 . Memory (MB): peak = 607.250 ; gain = 395.410
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:22 . Memory (MB): peak = 607.250 ; gain = 395.410

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |     8|
|3     |RAMB36E1   |     1|
|4     |RAMB36E1_1 |     1|
|5     |RAMB36E1_2 |     1|
|6     |FDRE       |     2|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:22 . Memory (MB): peak = 607.250 ; gain = 395.410
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:15 . Memory (MB): peak = 625.301 ; gain = 408.363
