[Inputs]
AS_N_i
fpgaClk_i
in_init_i
RACK_N_i
SACK_N_i
sdClkFb_i
WR_N_i
=MA_i[31:0]=
=MD_i[31:0]=
=RD_i[31:0]=
=SD_i[31:0]=
[Outputs]
CLK
MACK_N_o
RESET
Rsel_o
sdCas_bo
sdCe_bo
sdCke_o
sdClk_o
sdDqmh_o
sdDqml_o
sdRas_bo
sdWe_bo
Ssel_o
step_en_o
WR_N_o
=A_o[9:0]=
=DO[31:0]=
=sdAddr_o[12:0]=
=sdBs_o[1:0]=
[BiDir]
=sdData_io[15:0]=
