Create a module that implements a NOR gate. A NOR gate is an OR gate with its output inverted. A NOR function needs two operators when written in Verilog.



<img width="494" height="239" alt="image" src="https://github.com/user-attachments/assets/93eae5dc-cca1-4d8c-8a48-17a3e23b0aec" />
