read -sv run_verilog_mid/adder_32b_8_88_c8b8522d586ffe140a0761f77ffc6da1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_c8b8522d586ffe140a0761f77ffc6da1_yosys.v
