[DONE> core0 pc=0x180113e0 null(null) B EQ imm32(-32) PC(R15[402723816 0x180113e8]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180113c8 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R7[536920468 0x2000c194]) Rt(R5[1 0x1]) : Rn(R7[536920468 0x2000c194]) CPSR(0x60000093)  
[DONE> core0 pc=0x180113cc null(null) MSR2 imm32(19) mask(0xf) write_spsr(0) : CPSR(0x13)  
[DONE> core0 pc=0x180113d0 null(null) NOP : CPSR(0x13) [Skip] 

šŠ„‚èž‚Ý”­¶II
[DONE> core0 pc=0x18004418 null(null) LDR imm32(20) add(1) PC(R15[402670624 0x18004420]) Rt(R15[402670624 0x18004420]) : Rt(R15[402726408 0x18011e08]) CPSR(0x92)  
[DONE> core0 pc=0x18011e08 null(null) SUB Rd(R14[402723800 0x180113d8]) Rn(R14[402723800 0x180113d8]) imm32(4) : Rd(R14[402723796 0x180113d4]) CF[0010] CPSR(0x92)  
[DONE> core0 pc=0x18011e0c null(null) SRS mode(Supervisor) wback(1) increment(0) wordhigher(0) SP(R13[536900064 0x200071e0]) LR(R14[402723796 0x180113d4]) SPSR(0x13) : SP(R13[536900064 0x200071e0]) CPSR(0x92)  
[DONE> core0 pc=0x18011e10 null(null) MSR2 imm32(147) mask(0xf) write_spsr(0) : CPSR(0x93)  
[DONE> core0 pc=0x18011e14 null(null) PUSH bitcount(6) UnalignedAllowd(0) rlist(0x500f) SP(R13[536900056 0x200071d8]) : SP(R13[536900032 0x200071c0]) CPSR(0x93)  
[DONE> core0 pc=0x18011e18 null(null) LDR imm32(428) add(1) PC(R15[402726432 0x18011e20]) Rt(R2[536920620 0x2000c22c]) : Rt(R2[-400547828 0xe820200c]) CPSR(0x93)  
[DONE> core0 pc=0x18011e1c null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R2[-400547828 0xe820200c]) Rt(R12[536871168 0x20000100]) : Rt(R12[231 0xe7]) CPSR(0x93)  
[DONE> core0 pc=0x18011e20 null(null) LSL Rd(R1[0 0x0]) SRType(LSL) shift_n(22) Rm(R12[231 0xe7]) : Rd(R1[968884224 0x39c00000]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18011e24 null(null) LSR Rd(R1[968884224 0x39c00000]) SRType(LSR) shift_n(22) Rm(R1[968884224 0x39c00000]) : Rd(R1[231 0xe7]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18011e28 null(null) LDR imm32(416) add(1) PC(R15[402726448 0x18011e30]) Rt(R2[-400547828 0xe820200c]) : Rt(R2[1023 0x3ff]) CPSR(0x93)  
[DONE> core0 pc=0x18011e2c null(null) CMP Rn(R2[1023 0x3ff]) Rm(R1[231 0xe7]) SRType(LSL) shift_n(0) : compare(792) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18011e30 null(null) LDR EQ imm32(412) add(1) PC(R15[402726456 0x18011e38]) Rt(R2[1023 0x3ff]) : Rt(R2[1023 0x3ff]) CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18011e34 null(null) STR EQ imm32(0) add(1) index(1) wback(0) Rn(R2[1023 0x3ff]) Rt(R12[231 0xe7]) : Rn(R2[1023 0x3ff]) CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18011e38 null(null) B EQ imm32(-2560) PC(R15[402726464 0x18011e40]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18011e3c null(null) MOV Rd(R14[402713080 0x1800e9f8]) Rm(R13[536900032 0x200071c0]) : Rd(R14[536900032 0x200071c0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18011e40 null(null) LDR imm32(400) add(1) PC(R15[402726472 0x18011e48]) Rt(R2[1023 0x3ff]) : Rt(R2[536920468 0x2000c194]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e44 null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R2[536920468 0x2000c194]) Rt(R3[536891736 0x20005158]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e48 null(null) ADD Rd(R0[402730816 0x18012f40]) Rn(R3[1 0x1]) imm32(1) : Rd(R0[2 0x2]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18011e4c null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R2[536920468 0x2000c194]) Rt(R0[2 0x2]) : Rn(R2[536920468 0x2000c194]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e50 null(null) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18011e54 null(null) B NE imm32(4) PC(R15[402726492 0x18011e5c]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18011e60 null(null) STMFD bitcount(1) wback(1) rlist(0x4000) Rn(R13[536900032 0x200071c0]) : Rn(R13[536900028 0x200071bc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e64 null(null) LDR imm32(372) add(1) PC(R15[402726508 0x18011e6c]) Rt(R2[536920468 0x2000c194]) : Rt(R2[402730848 0x18012f60]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e68 null(null) LDR add(1) index(1) wback(0) SRType(LSL) shift_n(2) Rn(R2[402730848 0x18012f60]) Rt(R0[2 0x2]) Rm(R1[231 0xe7]) : Rt(R0[402690112 0x18009040]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e6c null(null) LDR imm32(368) add(1) PC(R15[402726516 0x18011e74]) Rt(R14[536900032 0x200071c0]) : Rt(R14[-400547820 0xe8202014]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e70 null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R14[-400547820 0xe8202014]) Rt(R2[402730848 0x18012f60]) : Rt(R2[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e74 null(null) LDR imm32(364) add(1) PC(R15[402726524 0x18011e7c]) Rt(R3[1 0x1]) : Rt(R3[-400547836 0xe8202004]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e78 null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[-400547836 0xe8202004]) Rt(R14[-400547820 0xe8202014]) : Rt(R14[248 0xf8]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e7c null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R3[-400547836 0xe8202004]) Rt(R2[0 0x0]) : Rn(R3[-400547836 0xe8202004]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e80 null(null) STMFD bitcount(1) wback(1) rlist(0x4000) Rn(R13[536900028 0x200071bc]) : Rn(R13[536900024 0x200071b8]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e84 null(null) STMFD bitcount(1) wback(1) rlist(0x1000) Rn(R13[536900024 0x200071b8]) : Rn(R13[536900020 0x200071b4]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e88 null(null) STMFD bitcount(1) wback(1) rlist(0x2) Rn(R13[536900020 0x200071b4]) : Rn(R13[536900016 0x200071b0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011e8c null(null) MSR2 imm32(19) mask(0xf) write_spsr(0) : CPSR(0x13)  
[DONE> core0 pc=0x18011e90 null(null) MOV Rd(R14[248 0xf8]) Rm(R15[402726552 0x18011e98]) : Rd(R14[402726552 0x18011e98]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18011e94 null(null) BX Rm(R0[402690112 0x18009040]) : CPSR(0x13)  
[DONE> core0 pc=0x18009040 _kernel_inthdr_231(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536900016 0x200071b0]) : SP(R13[536900008 0x200071a8]) CPSR(0x13)  
[DONE> core0 pc=0x18009044 _kernel_inthdr_231(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536900008 0x200071a8]) imm32(4) : Rd(R11[536900012 0x200071ac]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18009048 _kernel_inthdr_231(+8) MOV Rd(R0[402690112 0x18009040]) imm32(231) : Rd(R0[231 0xe7]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800904c _kernel_inthdr_231(+c) BL imm32(-96) type(ARM) : LR(R14[402690128 0x18009050]) CPSR(0x13)  
[DONE> core0 pc=0x18008ff4 i_begin_int(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536900008 0x200071a8]) : SP(R13[536900004 0x200071a4]) CPSR(0x13)  
[DONE> core0 pc=0x18008ff8 i_begin_int(+4) ADD Rd(R11[536900012 0x200071ac]) SP(R13[536900004 0x200071a4]) imm32(0) : Rd(R11[536900004 0x200071a4]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18008ffc i_begin_int(+8) SUB Rd(R13[536900004 0x200071a4]) Rn(R13[536900004 0x200071a4]) imm32(12) : Rd(R13[536899992 0x20007198]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18009000 i_begin_int(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536900004 0x200071a4]) Rt(R0[231 0xe7]) : Rn(R11[536900004 0x200071a4]) CPSR(0x13)  
[DONE> core0 pc=0x18009004 i_begin_int(+10) SUB Rd(R13[536899992 0x20007198]) Rn(R11[536900004 0x200071a4]) imm32(0) : Rd(R13[536900004 0x200071a4]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18009008 i_begin_int(+14) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536900004 0x200071a4]) : SP(R13[536900008 0x200071a8]) CPSR(0x13)  
[DONE> core0 pc=0x1800900c i_begin_int(+18) BX Rm(R14[402690128 0x18009050]) : CPSR(0x13)  
[DONE> core0 pc=0x18009050 _kernel_inthdr_231(+10) MOV Rd(R0[231 0xe7]) imm32(3) : Rd(R0[3 0x3]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18009054 _kernel_inthdr_231(+14) BL imm32(-11032) type(ARM) : LR(R14[402690136 0x18009058]) CPSR(0x13)  
[DONE> core0 pc=0x18006544 sio_isr_rxi(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536900008 0x200071a8]) : SP(R13[536900000 0x200071a0]) CPSR(0x13)  
[DONE> core0 pc=0x18006548 sio_isr_rxi(+4) ADD Rd(R11[536900012 0x200071ac]) SP(R13[536900000 0x200071a0]) imm32(4) : Rd(R11[536900004 0x200071a4]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800654c sio_isr_rxi(+8) SUB Rd(R13[536900000 0x200071a0]) Rn(R13[536900000 0x200071a0]) imm32(8) : Rd(R13[536899992 0x20007198]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18006550 sio_isr_rxi(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536900004 0x200071a4]) Rt(R0[3 0x3]) : Rn(R11[536900004 0x200071a4]) CPSR(0x13)  
[DONE> core0 pc=0x18006554 sio_isr_rxi(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536900004 0x200071a4]) Rt(R0[3 0x3]) : Rt(R0[3 0x3]) CPSR(0x13)  
[DONE> core0 pc=0x18006558 sio_isr_rxi(+14) BL imm32(3560) type(ARM) : LR(R14[402679132 0x1800655c]) CPSR(0x13)  
[DONE> core0 pc=0x18007348 scif_rx_isr(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899992 0x20007198]) : SP(R13[536899984 0x20007190]) CPSR(0x13)  
[DONE> core0 pc=0x1800734c scif_rx_isr(+4) ADD Rd(R11[536900004 0x200071a4]) SP(R13[536899984 0x20007190]) imm32(4) : Rd(R11[536899988 0x20007194]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007350 scif_rx_isr(+8) SUB Rd(R13[536899984 0x20007190]) Rn(R13[536899984 0x20007190]) imm32(16) : Rd(R13[536899968 0x20007180]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18007354 scif_rx_isr(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R0[3 0x3]) : Rn(R11[536899988 0x20007194]) CPSR(0x13)  
[DONE> core0 pc=0x18007358 scif_rx_isr(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R3[-400547836 0xe8202004]) : Rt(R3[3 0x3]) CPSR(0x13)  
[DONE> core0 pc=0x1800735c scif_rx_isr(+14) SUB Rd(R3[3 0x3]) Rn(R3[3 0x3]) imm32(1) : Rd(R3[2 0x2]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18007360 scif_rx_isr(+18) MOV Rd(R2[0 0x0]) Rm(R3[2 0x2]) : Rd(R2[2 0x2]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007364 scif_rx_isr(+1c) LSL Rd(R3[2 0x2]) SRType(LSL) shift_n(2) Rm(R2[2 0x2]) : Rd(R3[8 0x8]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007368 scif_rx_isr(+20) MOV Rd(R2[2 0x2]) Rm(R3[8 0x8]) : Rd(R2[8 0x8]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800736c scif_rx_isr(+24) LSL Rd(R3[8 0x8]) SRType(LSL) shift_n(3) Rm(R2[8 0x8]) : Rd(R3[64 0x40]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007370 scif_rx_isr(+28) RSB Rn(R2[8 0x8]) Rd(R3[64 0x40]) SRType(LSL) shift_n(0) Rm(R3[64 0x40]) : Rd(R3[56 0x38]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18007374 scif_rx_isr(+2c) MOVW Rd(R2[8 0x8]) imm32(0) : Rd(R2[0 0x0]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007378 scif_rx_isr(+30) MOVT Rd(R2[0 0x0]) imm16(8192) : Rd(R2[536870912 0x20000000]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800737c scif_rx_isr(+34) ADD Rd(R3[56 0x38]) Rn(R3[56 0x38]) Rm(R2[536870912 0x20000000]) SRType(LSL) shift_n(0) : Rd(R3[536870968 0x20000038]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18007380 scif_rx_isr(+38) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R3[536870968 0x20000038]) : Rn(R11[536899988 0x20007194]) CPSR(0x13)  
[DONE> core0 pc=0x18007384 scif_rx_isr(+3c) B imm32(12) PC(R15[402682764 0x1800738c]) : CPSR(0x13)  
[DONE> core0 pc=0x18007398 scif_rx_isr(+50) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R0[3 0x3]) : Rt(R0[536870968 0x20000038]) CPSR(0x13)  
[DONE> core0 pc=0x1800739c scif_rx_isr(+54) BL imm32(-3036) type(ARM) : LR(R14[402682784 0x180073a0]) CPSR(0x13)  
[DONE> core0 pc=0x180067c8 scif_getready(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899968 0x20007180]) : SP(R13[536899960 0x20007178]) CPSR(0x13)  
[DONE> core0 pc=0x180067cc scif_getready(+4) ADD Rd(R11[536899988 0x20007194]) SP(R13[536899960 0x20007178]) imm32(4) : Rd(R11[536899964 0x2000717c]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x180067d0 scif_getready(+8) SUB Rd(R13[536899960 0x20007178]) Rn(R13[536899960 0x20007178]) imm32(16) : Rd(R13[536899944 0x20007168]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x180067d4 scif_getready(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899964 0x2000717c]) CPSR(0x13)  
[DONE> core0 pc=0x180067d8 scif_getready(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[536870968 0x20000038]) : Rt(R3[536870968 0x20000038]) CPSR(0x13)  
[DONE> core0 pc=0x180067dc scif_getready(+14) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x13)  
[DONE> core0 pc=0x180067e0 scif_getready(+18) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x13)  
[DONE> core0 pc=0x180067e4 scif_getready(+1c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R3[-402620400 0xe8008010]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x180067e8 scif_getready(+20) MOV Rd(R0[536870968 0x20000038]) Rm(R3[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x180067ec scif_getready(+24) BL imm32(-140) type(ARM) : LR(R14[402679792 0x180067f0]) CPSR(0x13)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899944 0x20007168]) : SP(R13[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899940 0x20007164]) imm32(0) : Rd(R11[536899940 0x20007164]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899940 0x20007164]) Rn(R13[536899940 0x20007164]) imm32(20) : Rd(R13[536899920 0x20007150]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x13)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[65471 0xffbf]) CPSR(0x13)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65471 0xffbf]) : Rn(R11[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65471 0xffbf]) : Rt(R3[65471 0xffbf]) CPSR(0x13)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[65471 0xffbf]) : Rd(R0[65471 0xffbf]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899920 0x20007150]) Rn(R11[536899940 0x20007164]) imm32(0) : Rd(R13[536899940 0x20007164]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899940 0x20007164]) : SP(R13[536899944 0x20007168]) CPSR(0x13)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679792 0x180067f0]) : CPSR(0x13)  
[DONE> core0 pc=0x180067f0 scif_getready(+28) MOV Rd(R3[65471 0xffbf]) Rm(R0[65471 0xffbf]) : Rd(R3[65471 0xffbf]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x180067f4 scif_getready(+2c) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65471 0xffbf]) : Rn(R11[536899964 0x2000717c]) CPSR(0x13)  
[DONE> core0 pc=0x180067f8 scif_getready(+30) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65471 0xffbf]) : Rt(R3[536870968 0x20000038]) CPSR(0x13)  
[DONE> core0 pc=0x180067fc scif_getready(+34) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x13)  
[DONE> core0 pc=0x18006800 scif_getready(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x13)  
[DONE> core0 pc=0x18006804 scif_getready(+3c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(36) : Rd(R3[-402620380 0xe8008024]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18006808 scif_getready(+40) MOV Rd(R0[65471 0xffbf]) Rm(R3[-402620380 0xe8008024]) : Rd(R0[-402620380 0xe8008024]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800680c scif_getready(+44) BL imm32(-172) type(ARM) : LR(R14[402679824 0x18006810]) CPSR(0x13)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899944 0x20007168]) : SP(R13[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899940 0x20007164]) imm32(0) : Rd(R11[536899940 0x20007164]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899940 0x20007164]) Rn(R13[536899940 0x20007164]) imm32(20) : Rd(R13[536899920 0x20007150]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R0[-402620380 0xe8008024]) : Rn(R11[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[-402620380 0xe8008024]) CPSR(0x13)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620380 0xe8008024]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[0 0x0]) CPSR(0x13)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[0 0x0]) : Rn(R11[536899940 0x20007164]) CPSR(0x13)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x13)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620380 0xe8008024]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899920 0x20007150]) Rn(R11[536899940 0x20007164]) imm32(0) : Rd(R13[536899940 0x20007164]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899940 0x20007164]) : SP(R13[536899944 0x20007168]) CPSR(0x13)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679824 0x18006810]) : CPSR(0x13)  
[DONE> core0 pc=0x18006810 scif_getready(+48) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18006814 scif_getready(+4c) STRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rn(R11[536899964 0x2000717c]) CPSR(0x13)  
[DONE> core0 pc=0x18006818 scif_getready(+50) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rt(R3[65471 0xffbf]) CPSR(0x13)  
[DONE> core0 pc=0x1800681c scif_getready(+54) AND Rd(R3[65471 0xffbf]) Rn(R3[65471 0xffbf]) imm32(144) : Rd(R3[144 0x90]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18006820 scif_getready(+58) CMP Rn(R3[144 0x90]) imm32(0) : compare(144) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006824 scif_getready(+5c) B EQ imm32(40) PC(R15[402679852 0x1800682c]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x18006828 scif_getready(+60) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[144 0x90]) : Rt(R3[65471 0xffbf]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800682c scif_getready(+64) BIC Rd(R3[65471 0xffbf]) Rn(R3[65471 0xffbf]) imm32(144) : Rd(R3[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006830 scif_getready(+68) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65327 0xff2f]) : Rn(R11[536899964 0x2000717c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006834 scif_getready(+6c) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65327 0xff2f]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006838 scif_getready(+70) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800683c scif_getready(+74) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006840 scif_getready(+78) ADD Rd(R2[536870912 0x20000000]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R2[-402620400 0xe8008010]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006844 scif_getready(+7c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[-402620416 0xe8008000]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006848 scif_getready(+80) MOV Rd(R0[0 0x0]) Rm(R2[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800684c scif_getready(+84) MOV Rd(R1[231 0xe7]) Rm(R3[65327 0xff2f]) : Rd(R1[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006850 scif_getready(+88) BL imm32(-192) type(ARM) : LR(R14[402679892 0x18006854]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006798 sil_wrh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899944 0x20007168]) : SP(R13[536899940 0x20007164]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800679c sil_wrh_mem(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899940 0x20007164]) imm32(0) : Rd(R11[536899940 0x20007164]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180067a0 sil_wrh_mem(+8) SUB Rd(R13[536899940 0x20007164]) Rn(R13[536899940 0x20007164]) imm32(12) : Rd(R13[536899928 0x20007158]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067a4 sil_wrh_mem(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899940 0x20007164]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067a8 sil_wrh_mem(+10) MOV Rd(R3[65327 0xff2f]) Rm(R1[65327 0xff2f]) : Rd(R3[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067ac sil_wrh_mem(+14) STRH imm32(10) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65327 0xff2f]) : Rn(R11[536899940 0x20007164]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b0 sil_wrh_mem(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65327 0xff2f]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b4 sil_wrh_mem(+1c) LDRH imm32(10) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R2[-402620400 0xe8008010]) : Rt(R2[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b8 sil_wrh_mem(+20) STRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R2[65327 0xff2f]) : Rn(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067bc sil_wrh_mem(+24) SUB Rd(R13[536899928 0x20007158]) Rn(R11[536899940 0x20007164]) imm32(0) : Rd(R13[536899940 0x20007164]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067c0 sil_wrh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899940 0x20007164]) : SP(R13[536899944 0x20007168]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067c4 sil_wrh_mem(+2c) BX Rm(R14[402679892 0x18006854]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18006854 scif_getready(+8c) LDRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006858 scif_getready(+90) AND Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800685c scif_getready(+94) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18006860 scif_getready(+98) B EQ imm32(40) PC(R15[402679912 0x18006868]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18006890 scif_getready(+c8) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rt(R3[65327 0xff2f]) CPSR(0x60000013)  
[DONE> core0 pc=0x18006894 scif_getready(+cc) AND Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(2) : Rd(R3[2 0x2]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006898 scif_getready(+d0) CMP Rn(R3[2 0x2]) imm32(0) : compare(2) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800689c scif_getready(+d4) B EQ imm32(4) PC(R15[402679972 0x180068a4]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x180068a0 scif_getready(+d8) MOV Rd(R3[2 0x2]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068a4 scif_getready(+dc) B imm32(0) PC(R15[402679980 0x180068ac]) : CPSR(0x20000013)  
[DONE> core0 pc=0x180068ac scif_getready(+e4) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068b0 scif_getready(+e8) SUB Rd(R13[536899944 0x20007168]) Rn(R11[536899964 0x2000717c]) imm32(4) : Rd(R13[536899960 0x20007178]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068b4 scif_getready(+ec) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899960 0x20007178]) : SP(R13[536899968 0x20007180]) CPSR(0x20000013)  
[DONE> core0 pc=0x180073a0 scif_rx_isr(+58) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180073a4 scif_rx_isr(+5c) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180073a8 scif_rx_isr(+60) B NE imm32(-40) PC(R15[402682800 0x180073b0]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18007388 scif_rx_isr(+40) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R3[1 0x1]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800738c scif_rx_isr(+44) LDR imm32(4) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007390 scif_rx_isr(+48) MOV Rd(R0[1 0x1]) Rm(R3[536874344 0x20000d68]) : Rd(R0[536874344 0x20000d68]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007394 scif_rx_isr(+4c) BL imm32(-3400) type(ARM) : LR(R14[402682776 0x18007398]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006654 scif_irdy_rcv(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899968 0x20007180]) : SP(R13[536899960 0x20007178]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006658 scif_irdy_rcv(+4) ADD Rd(R11[536899988 0x20007194]) SP(R13[536899960 0x20007178]) imm32(4) : Rd(R11[536899964 0x2000717c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800665c scif_irdy_rcv(+8) SUB Rd(R13[536899960 0x20007178]) Rn(R13[536899960 0x20007178]) imm32(8) : Rd(R13[536899952 0x20007170]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006660 scif_irdy_rcv(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R0[536874344 0x20000d68]) : Rn(R11[536899964 0x2000717c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006664 scif_irdy_rcv(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R0[536874344 0x20000d68]) : Rt(R0[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006668 scif_irdy_rcv(+14) BL imm32(8700) type(ARM) : LR(R14[402679404 0x1800666c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800886c sio_irdy_rcv(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899952 0x20007170]) : SP(R13[536899944 0x20007168]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008870 sio_irdy_rcv(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899944 0x20007168]) imm32(4) : Rd(R11[536899948 0x2000716c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18008874 sio_irdy_rcv(+8) SUB Rd(R13[536899944 0x20007168]) Rn(R13[536899944 0x20007168]) imm32(16) : Rd(R13[536899928 0x20007158]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18008878 sio_irdy_rcv(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R0[536874344 0x20000d68]) : Rn(R11[536899948 0x2000716c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800887c sio_irdy_rcv(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008880 sio_irdy_rcv(+14) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rn(R11[536899948 0x2000716c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008884 sio_irdy_rcv(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008888 sio_irdy_rcv(+1c) LDR imm32(4) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800888c sio_irdy_rcv(+20) MOV Rd(R0[536874344 0x20000d68]) Rm(R3[536870968 0x20000038]) : Rd(R0[536870968 0x20000038]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18008890 sio_irdy_rcv(+24) BL imm32(-8924) type(ARM) : LR(R14[402688148 0x18008894]) CPSR(0x20000013)  
[DONE> core0 pc=0x180065bc sio_rcv_chr(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899928 0x20007158]) : SP(R13[536899920 0x20007150]) CPSR(0x20000013)  
[DONE> core0 pc=0x180065c0 sio_rcv_chr(+4) ADD Rd(R11[536899948 0x2000716c]) SP(R13[536899920 0x20007150]) imm32(4) : Rd(R11[536899924 0x20007154]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180065c4 sio_rcv_chr(+8) SUB Rd(R13[536899920 0x20007150]) Rn(R13[536899920 0x20007150]) imm32(8) : Rd(R13[536899912 0x20007148]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180065c8 sio_rcv_chr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899924 0x20007154]) CPSR(0x20000013)  
[DONE> core0 pc=0x180065cc sio_rcv_chr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R0[536870968 0x20000038]) : Rt(R0[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x180065d0 sio_rcv_chr(+14) BL imm32(3096) type(ARM) : LR(R14[402679252 0x180065d4]) CPSR(0x20000013)  
[DONE> core0 pc=0x180071f0 scif_rcv_chr(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899912 0x20007148]) : SP(R13[536899904 0x20007140]) CPSR(0x20000013)  
[DONE> core0 pc=0x180071f4 scif_rcv_chr(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899904 0x20007140]) imm32(4) : Rd(R11[536899908 0x20007144]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180071f8 scif_rcv_chr(+8) SUB Rd(R13[536899904 0x20007140]) Rn(R13[536899904 0x20007140]) imm32(16) : Rd(R13[536899888 0x20007130]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180071fc scif_rcv_chr(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899908 0x20007144]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899908 0x20007144]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007200 scif_rcv_chr(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899908 0x20007144]) Rt(R0[536870968 0x20000038]) : Rt(R0[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007204 scif_rcv_chr(+14) BL imm32(-2628) type(ARM) : LR(R14[402682376 0x18007208]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067c8 scif_getready(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899888 0x20007130]) : SP(R13[536899880 0x20007128]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067cc scif_getready(+4) ADD Rd(R11[536899908 0x20007144]) SP(R13[536899880 0x20007128]) imm32(4) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180067d0 scif_getready(+8) SUB Rd(R13[536899880 0x20007128]) Rn(R13[536899880 0x20007128]) imm32(16) : Rd(R13[536899864 0x20007118]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067d4 scif_getready(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067d8 scif_getready(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870968 0x20000038]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067dc scif_getready(+14) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067e0 scif_getready(+18) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067e4 scif_getready(+1c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R3[-402620400 0xe8008010]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180067e8 scif_getready(+20) MOV Rd(R0[536870968 0x20000038]) Rm(R3[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067ec scif_getready(+24) BL imm32(-140) type(ARM) : LR(R14[402679792 0x180067f0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(20) : Rd(R13[536899840 0x20007100]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65327 0xff2f]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65327 0xff2f]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[65327 0xff2f]) : Rd(R0[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899840 0x20007100]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679792 0x180067f0]) : CPSR(0x20000013)  
[DONE> core0 pc=0x180067f0 scif_getready(+28) MOV Rd(R3[65327 0xff2f]) Rm(R0[65327 0xff2f]) : Rd(R3[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067f4 scif_getready(+2c) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65327 0xff2f]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067f8 scif_getready(+30) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65327 0xff2f]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067fc scif_getready(+34) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006800 scif_getready(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006804 scif_getready(+3c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(36) : Rd(R3[-402620380 0xe8008024]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006808 scif_getready(+40) MOV Rd(R0[65327 0xff2f]) Rm(R3[-402620380 0xe8008024]) : Rd(R0[-402620380 0xe8008024]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800680c scif_getready(+44) BL imm32(-172) type(ARM) : LR(R14[402679824 0x18006810]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(20) : Rd(R13[536899840 0x20007100]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620380 0xe8008024]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[-402620380 0xe8008024]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620380 0xe8008024]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[0 0x0]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620380 0xe8008024]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899840 0x20007100]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679824 0x18006810]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18006810 scif_getready(+48) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006814 scif_getready(+4c) STRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006818 scif_getready(+50) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800681c scif_getready(+54) AND Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(144) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006820 scif_getready(+58) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18006824 scif_getready(+5c) B EQ imm32(40) PC(R15[402679852 0x1800682c]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18006854 scif_getready(+8c) LDRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x60000013)  
[DONE> core0 pc=0x18006858 scif_getready(+90) AND Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800685c scif_getready(+94) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006860 scif_getready(+98) B EQ imm32(40) PC(R15[402679912 0x18006868]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18006890 scif_getready(+c8) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[65327 0xff2f]) CPSR(0x60000013)  
[DONE> core0 pc=0x18006894 scif_getready(+cc) AND Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(2) : Rd(R3[2 0x2]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006898 scif_getready(+d0) CMP Rn(R3[2 0x2]) imm32(0) : compare(2) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800689c scif_getready(+d4) B EQ imm32(4) PC(R15[402679972 0x180068a4]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x180068a0 scif_getready(+d8) MOV Rd(R3[2 0x2]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068a4 scif_getready(+dc) B imm32(0) PC(R15[402679980 0x180068ac]) : CPSR(0x20000013)  
[DONE> core0 pc=0x180068ac scif_getready(+e4) MOV Rd(R0[0 0x0]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068b0 scif_getready(+e8) SUB Rd(R13[536899864 0x20007118]) Rn(R11[536899884 0x2000712c]) imm32(4) : Rd(R13[536899880 0x20007128]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180068b4 scif_getready(+ec) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899880 0x20007128]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007208 scif_rcv_chr(+18) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800720c scif_rcv_chr(+1c) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007210 scif_rcv_chr(+20) B EQ imm32(32) PC(R15[402682392 0x18007218]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x18007214 scif_rcv_chr(+24) SUB Rd(R3[1 0x1]) Rn(R11[536899908 0x20007144]) imm32(5) : Rd(R3[536899903 0x2000713f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007218 scif_rcv_chr(+28) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899908 0x20007144]) Rt(R0[1 0x1]) : Rt(R0[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800721c scif_rcv_chr(+2c) MOV Rd(R1[65327 0xff2f]) Rm(R3[536899903 0x2000713f]) : Rd(R1[536899903 0x2000713f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007220 scif_rcv_chr(+30) BL imm32(-2328) type(ARM) : LR(R14[402682404 0x18007224]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006910 scif_getchar(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899888 0x20007130]) : SP(R13[536899880 0x20007128]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006914 scif_getchar(+4) ADD Rd(R11[536899908 0x20007144]) SP(R13[536899880 0x20007128]) imm32(4) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006918 scif_getchar(+8) SUB Rd(R13[536899880 0x20007128]) Rn(R13[536899880 0x20007128]) imm32(16) : Rd(R13[536899864 0x20007118]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800691c scif_getchar(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006920 scif_getchar(+10) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R1[536899903 0x2000713f]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006924 scif_getchar(+14) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536899903 0x2000713f]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006928 scif_getchar(+18) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800692c scif_getchar(+1c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006930 scif_getchar(+20) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R3[-402620400 0xe8008010]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006934 scif_getchar(+24) MOV Rd(R0[536870968 0x20000038]) Rm(R3[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006938 scif_getchar(+28) BL imm32(-472) type(ARM) : LR(R14[402680124 0x1800693c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(20) : Rd(R13[536899840 0x20007100]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65327 0xff2f]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65327 0xff2f]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[65327 0xff2f]) : Rd(R0[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899840 0x20007100]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402680124 0x1800693c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800693c scif_getchar(+2c) MOV Rd(R3[65327 0xff2f]) Rm(R0[65327 0xff2f]) : Rd(R3[65327 0xff2f]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006940 scif_getchar(+30) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65327 0xff2f]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006944 scif_getchar(+34) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65327 0xff2f]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006948 scif_getchar(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800694c scif_getchar(+3c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006950 scif_getchar(+40) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(36) : Rd(R3[-402620380 0xe8008024]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006954 scif_getchar(+44) MOV Rd(R0[65327 0xff2f]) Rm(R3[-402620380 0xe8008024]) : Rd(R0[-402620380 0xe8008024]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006958 scif_getchar(+48) BL imm32(-504) type(ARM) : LR(R14[402680156 0x1800695c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(20) : Rd(R13[536899840 0x20007100]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620380 0xe8008024]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[-402620380 0xe8008024]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620380 0xe8008024]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[0 0x0]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620380 0xe8008024]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899840 0x20007100]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402680156 0x1800695c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800695c scif_getchar(+4c) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006960 scif_getchar(+50) STRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006964 scif_getchar(+54) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006968 scif_getchar(+58) AND Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(144) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800696c scif_getchar(+5c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18006970 scif_getchar(+60) B EQ imm32(40) PC(R15[402680184 0x18006978]) : CPSR(0x60000013)  
[DONE> core0 pc=0x180069a0 scif_getchar(+90) LDRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x60000013)  
[DONE> core0 pc=0x180069a4 scif_getchar(+94) AND Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180069a8 scif_getchar(+98) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180069ac scif_getchar(+9c) B EQ imm32(40) PC(R15[402680244 0x180069b4]) : CPSR(0x60000013)  
[DONE> core0 pc=0x180069dc scif_getchar(+cc) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[0 0x0]) : Rt(R3[65327 0xff2f]) CPSR(0x60000013)  
[DONE> core0 pc=0x180069e0 scif_getchar(+d0) AND Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(2) : Rd(R3[2 0x2]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180069e4 scif_getchar(+d4) CMP Rn(R3[2 0x2]) imm32(0) : compare(2) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x180069e8 scif_getchar(+d8) B EQ imm32(92) PC(R15[402680304 0x180069f0]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x180069ec scif_getchar(+dc) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[2 0x2]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x180069f0 scif_getchar(+e0) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x180069f4 scif_getchar(+e4) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x180069f8 scif_getchar(+e8) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(20) : Rd(R3[-402620396 0xe8008014]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180069fc scif_getchar(+ec) MOV Rd(R0[0 0x0]) Rm(R3[-402620396 0xe8008014]) : Rd(R0[-402620396 0xe8008014]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a00 scif_getchar(+f0) BL imm32(-768) type(ARM) : LR(R14[402680324 0x18006a04]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006708 sil_reb_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800670c sil_reb_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006710 sil_reb_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(20) : Rd(R13[536899840 0x20007100]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006714 sil_reb_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620396 0xe8008014]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006718 sil_reb_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[-402620396 0xe8008014]) : Rt(R3[-402620396 0xe8008014]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800671c sil_reb_mem(+14) LDRB imm32(0) add(1) index(1) wback(0) Rn(R3[-402620396 0xe8008014]) Rt(R3[-402620396 0xe8008014]) : Rt(R3[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006720 sil_reb_mem(+18) STRB imm32(5) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[49 0x31]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006724 sil_reb_mem(+1c) LDRB imm32(5) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[49 0x31]) : Rt(R3[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006728 sil_reb_mem(+20) MOV Rd(R0[-402620396 0xe8008014]) Rm(R3[49 0x31]) : Rd(R0[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800672c sil_reb_mem(+24) SUB Rd(R13[536899840 0x20007100]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006730 sil_reb_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006734 sil_reb_mem(+2c) BX Rm(R14[402680324 0x18006a04]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18006a04 scif_getchar(+f4) MOV Rd(R3[49 0x31]) Rm(R0[49 0x31]) : Rd(R3[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a08 scif_getchar(+f8) STRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[49 0x31]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a0c scif_getchar(+fc) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[49 0x31]) : Rt(R3[65327 0xff2f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a10 scif_getchar(+100) BIC Rd(R3[65327 0xff2f]) Rn(R3[65327 0xff2f]) imm32(2) : Rd(R3[65325 0xff2d]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a14 scif_getchar(+104) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65325 0xff2d]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a18 scif_getchar(+108) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[65325 0xff2d]) : Rt(R3[536870968 0x20000038]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a1c scif_getchar(+10c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a20 scif_getchar(+110) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a24 scif_getchar(+114) ADD Rd(R2[65327 0xff2f]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R2[-402620400 0xe8008010]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a28 scif_getchar(+118) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[-402620416 0xe8008000]) : Rt(R3[65325 0xff2d]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a2c scif_getchar(+11c) MOV Rd(R0[49 0x31]) Rm(R2[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a30 scif_getchar(+120) MOV Rd(R1[536899903 0x2000713f]) Rm(R3[65325 0xff2d]) : Rd(R1[65325 0xff2d]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a34 scif_getchar(+124) BL imm32(-676) type(ARM) : LR(R14[402680376 0x18006a38]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006798 sil_wrh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899864 0x20007118]) : SP(R13[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800679c sil_wrh_mem(+4) ADD Rd(R11[536899884 0x2000712c]) SP(R13[536899860 0x20007114]) imm32(0) : Rd(R11[536899860 0x20007114]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180067a0 sil_wrh_mem(+8) SUB Rd(R13[536899860 0x20007114]) Rn(R13[536899860 0x20007114]) imm32(12) : Rd(R13[536899848 0x20007108]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067a4 sil_wrh_mem(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067a8 sil_wrh_mem(+10) MOV Rd(R3[65325 0xff2d]) Rm(R1[65325 0xff2d]) : Rd(R3[65325 0xff2d]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067ac sil_wrh_mem(+14) STRH imm32(10) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65325 0xff2d]) : Rn(R11[536899860 0x20007114]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b0 sil_wrh_mem(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R3[65325 0xff2d]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b4 sil_wrh_mem(+1c) LDRH imm32(10) add(0) index(1) wback(0) Rn(R11[536899860 0x20007114]) Rt(R2[-402620400 0xe8008010]) : Rt(R2[65325 0xff2d]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067b8 sil_wrh_mem(+20) STRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R2[65325 0xff2d]) : Rn(R3[-402620400 0xe8008010]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067bc sil_wrh_mem(+24) SUB Rd(R13[536899848 0x20007108]) Rn(R11[536899860 0x20007114]) imm32(0) : Rd(R13[536899860 0x20007114]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180067c0 sil_wrh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899860 0x20007114]) : SP(R13[536899864 0x20007118]) CPSR(0x20000013)  
[DONE> core0 pc=0x180067c4 sil_wrh_mem(+2c) BX Rm(R14[402680376 0x18006a38]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18006a38 scif_getchar(+128) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[536899903 0x2000713f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a3c scif_getchar(+12c) LDRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R2[65325 0xff2d]) : Rt(R2[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a40 scif_getchar(+130) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536899903 0x2000713f]) Rt(R2[49 0x31]) : Rn(R3[536899903 0x2000713f]) CPSR(0x20000013)  
[DONE> core0 pc=0x18006a44 scif_getchar(+134) MOV Rd(R3[536899903 0x2000713f]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a48 scif_getchar(+138) B imm32(0) PC(R15[402680400 0x18006a50]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18006a50 scif_getchar(+140) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a54 scif_getchar(+144) SUB Rd(R13[536899864 0x20007118]) Rn(R11[536899884 0x2000712c]) imm32(4) : Rd(R13[536899880 0x20007128]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18006a58 scif_getchar(+148) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899880 0x20007128]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007224 scif_rcv_chr(+34) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007228 scif_rcv_chr(+38) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800722c scif_rcv_chr(+3c) B EQ imm32(4) PC(R15[402682420 0x18007234]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x18007230 scif_rcv_chr(+40) LDRB imm32(5) add(0) index(1) wback(0) Rn(R11[536899908 0x20007144]) Rt(R3[1 0x1]) : Rt(R3[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x18007234 scif_rcv_chr(+44) B imm32(0) PC(R15[402682428 0x1800723c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800723c scif_rcv_chr(+4c) MOV Rd(R0[1 0x1]) Rm(R3[49 0x31]) : Rd(R0[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007240 scif_rcv_chr(+50) SUB Rd(R13[536899888 0x20007130]) Rn(R11[536899908 0x20007144]) imm32(4) : Rd(R13[536899904 0x20007140]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18007244 scif_rcv_chr(+54) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899904 0x20007140]) : SP(R13[536899912 0x20007148]) CPSR(0x20000013)  
[DONE> core0 pc=0x180065d4 sio_rcv_chr(+18) MOV Rd(R3[49 0x31]) Rm(R0[49 0x31]) : Rd(R3[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180065d8 sio_rcv_chr(+1c) MOV Rd(R0[49 0x31]) Rm(R3[49 0x31]) : Rd(R0[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180065dc sio_rcv_chr(+20) SUB Rd(R13[536899912 0x20007148]) Rn(R11[536899924 0x20007154]) imm32(4) : Rd(R13[536899920 0x20007150]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180065e0 sio_rcv_chr(+24) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899920 0x20007150]) : SP(R13[536899928 0x20007158]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008894 sio_irdy_rcv(+28) MOV Rd(R3[49 0x31]) Rm(R0[49 0x31]) : Rd(R3[49 0x31]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18008898 sio_irdy_rcv(+2c) STRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[49 0x31]) : Rn(R11[536899948 0x2000716c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800889c sio_irdy_rcv(+30) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[49 0x31]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x180088a0 sio_irdy_rcv(+34) LDR imm32(16) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1296 0x510]) CPSR(0x20000013)  
[DONE> core0 pc=0x180088a4 sio_irdy_rcv(+38) AND Rd(R3[1296 0x510]) Rn(R3[1296 0x510]) imm32(256) : Rd(R3[256 0x100]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x180088a8 sio_irdy_rcv(+3c) CMP Rn(R3[256 0x100]) imm32(0) : compare(256) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180088ac sio_irdy_rcv(+40) B EQ imm32(24) PC(R15[402688180 0x180088b4]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x180088b0 sio_irdy_rcv(+44) LDRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[256 0x100]) : Rt(R3[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x180088b4 sio_irdy_rcv(+48) CMP Rn(R3[49 0x31]) imm32(19) : compare(30) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180088b8 sio_irdy_rcv(+4c) B NE imm32(12) PC(R15[402688192 0x180088c0]) : CPSR(0x20000013)  
[DONE> core0 pc=0x180088cc sio_irdy_rcv(+60) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[49 0x31]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x180088d0 sio_irdy_rcv(+64) LDR imm32(52) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x180088d4 sio_irdy_rcv(+68) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x180088d8 sio_irdy_rcv(+6c) B EQ imm32(276) PC(R15[402688224 0x180088e0]) : CPSR(0x60000013)  
[DONE> core0 pc=0x180089f4 sio_irdy_rcv(+188) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x180089f8 sio_irdy_rcv(+18c) LDR imm32(16) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1296 0x510]) CPSR(0x60000013)  
[DONE> core0 pc=0x180089fc sio_irdy_rcv(+190) AND Rd(R3[1296 0x510]) Rn(R3[1296 0x510]) imm32(256) : Rd(R3[256 0x100]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x18008a00 sio_irdy_rcv(+194) CMP Rn(R3[256 0x100]) imm32(0) : compare(256) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x18008a04 sio_irdy_rcv(+198) B EQ imm32(12) PC(R15[402688524 0x18008a0c]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x18008a08 sio_irdy_rcv(+19c) LDRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[256 0x100]) : Rt(R3[49 0x31]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a0c sio_irdy_rcv(+1a0) CMP Rn(R3[49 0x31]) imm32(17) : compare(32) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18008a10 sio_irdy_rcv(+1a4) B NE imm32(0) PC(R15[402688536 0x18008a18]) : CPSR(0x20000013)  
[DONE> core0 pc=0x18008a18 sio_irdy_rcv(+1ac) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[49 0x31]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a1c sio_irdy_rcv(+1b0) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[49 0x31]) : Rt(R2[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a20 sio_irdy_rcv(+1b4) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a24 sio_irdy_rcv(+1b8) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a28 sio_irdy_rcv(+1bc) LDR imm32(8) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R3[402730264 0x18012d18]) : Rt(R3[256 0x100]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008a2c sio_irdy_rcv(+1c0) CMP Rn(R2[0 0x0]) Rm(R3[256 0x100]) SRType(LSL) shift_n(0) : compare(-256) CF[0000] CPSR(0x80000013)  
[DONE> core0 pc=0x18008a30 sio_irdy_rcv(+1c4) B EQ imm32(296) PC(R15[402688568 0x18008a38]) : CPSR(0x80000013) [Skip] 
[DONE> core0 pc=0x18008a34 sio_irdy_rcv(+1c8) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[256 0x100]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a38 sio_irdy_rcv(+1cc) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a3c sio_irdy_rcv(+1d0) LDR imm32(12) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R2[0 0x0]) : Rt(R2[536873208 0x200008f8]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a40 sio_irdy_rcv(+1d4) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[402730264 0x18012d18]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a44 sio_irdy_rcv(+1d8) LDR imm32(24) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a48 sio_irdy_rcv(+1dc) ADD Rd(R3[0 0x0]) Rn(R2[536873208 0x200008f8]) Rm(R3[0 0x0]) SRType(LSL) shift_n(0) : Rd(R3[536873208 0x200008f8]) CF[1000] CPSR(0x13)  
[DONE> core0 pc=0x18008a4c sio_irdy_rcv(+1e0) LDRB imm32(9) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R2[536873208 0x200008f8]) : Rt(R2[49 0x31]) CPSR(0x13)  
[DONE> core0 pc=0x18008a50 sio_irdy_rcv(+1e4) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536873208 0x200008f8]) Rt(R2[49 0x31]) : Rn(R3[536873208 0x200008f8]) CPSR(0x13)  
[DONE> core0 pc=0x18008a54 sio_irdy_rcv(+1e8) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536873208 0x200008f8]) : Rt(R3[536874344 0x20000d68]) CPSR(0x13)  
[DONE> core0 pc=0x18008a58 sio_irdy_rcv(+1ec) LDR imm32(24) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x13)  
[DONE> core0 pc=0x18008a5c sio_irdy_rcv(+1f0) ADD Rd(R2[49 0x31]) Rn(R3[0 0x0]) imm32(1) : Rd(R2[1 0x1]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18008a60 sio_irdy_rcv(+1f4) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x13)  
[DONE> core0 pc=0x18008a64 sio_irdy_rcv(+1f8) STR imm32(24) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rn(R3[536874344 0x20000d68]) CPSR(0x13)  
[DONE> core0 pc=0x18008a68 sio_irdy_rcv(+1fc) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x13)  
[DONE> core0 pc=0x18008a6c sio_irdy_rcv(+200) LDR imm32(24) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rt(R2[1 0x1]) CPSR(0x13)  
[DONE> core0 pc=0x18008a70 sio_irdy_rcv(+204) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x13)  
[DONE> core0 pc=0x18008a74 sio_irdy_rcv(+208) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x13)  
[DONE> core0 pc=0x18008a78 sio_irdy_rcv(+20c) LDR imm32(8) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R3[402730264 0x18012d18]) : Rt(R3[256 0x100]) CPSR(0x13)  
[DONE> core0 pc=0x18008a7c sio_irdy_rcv(+210) CMP Rn(R2[1 0x1]) Rm(R3[256 0x100]) SRType(LSL) shift_n(0) : compare(-255) CF[0000] CPSR(0x80000013)  
[DONE> core0 pc=0x18008a80 sio_irdy_rcv(+214) B NE imm32(8) PC(R15[402688648 0x18008a88]) : CPSR(0x80000013)  
[DONE> core0 pc=0x18008a90 sio_irdy_rcv(+224) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[256 0x100]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a94 sio_irdy_rcv(+228) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x80000013)  
[DONE> core0 pc=0x18008a98 sio_irdy_rcv(+22c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000013)  
[DONE> core0 pc=0x18008a9c sio_irdy_rcv(+230) B NE imm32(40) PC(R15[402688676 0x18008aa4]) : CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x18008aa0 sio_irdy_rcv(+234) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008aa4 sio_irdy_rcv(+238) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008aa8 sio_irdy_rcv(+23c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R3[402730264 0x18012d18]) : Rt(R3[5 0x5]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008aac sio_irdy_rcv(+240) MOV Rd(R0[49 0x31]) Rm(R3[5 0x5]) : Rd(R0[5 0x5]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18008ab0 sio_irdy_rcv(+244) BL imm32(23820) type(ARM) : LR(R14[402688692 0x18008ab4]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7c4 isig_sem(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899928 0x20007158]) : SP(R13[536899920 0x20007150]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7c8 isig_sem(+4) ADD Rd(R11[536899948 0x2000716c]) SP(R13[536899920 0x20007150]) imm32(4) : Rd(R11[536899924 0x20007154]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7cc isig_sem(+8) SUB Rd(R13[536899920 0x20007150]) Rn(R13[536899920 0x20007150]) imm32(24) : Rd(R13[536899896 0x20007138]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7d0 isig_sem(+c) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R0[5 0x5]) : Rn(R11[536899924 0x20007154]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7d4 isig_sem(+10) BL imm32(-1056) type(ARM) : LR(R14[402712536 0x1800e7d8]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3bc sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899896 0x20007138]) : SP(R13[536899892 0x20007134]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3c0 sense_context(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899892 0x20007134]) imm32(0) : Rd(R11[536899892 0x20007134]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3c4 sense_context(+8) MOVW Rd(R3[5 0x5]) imm32(49556) : Rd(R3[49556 0xc194]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3c8 sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3cc sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[2 0x2]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e3d0 sense_context(+14) CMP Rn(R3[2 0x2]) imm32(0) : compare(2) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3d4 sense_context(+18) MOV NE Rd(R3[2 0x2]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3d8 sense_context(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x1800e3dc sense_context(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3e0 sense_context(+24) MOV Rd(R0[5 0x5]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3e4 sense_context(+28) SUB Rd(R13[536899892 0x20007134]) Rn(R11[536899892 0x20007134]) imm32(0) : Rd(R13[536899892 0x20007134]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3e8 sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899892 0x20007134]) : SP(R13[536899896 0x20007138]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3ec sense_context(+30) BX Rm(R14[402712536 0x1800e7d8]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e7d8 isig_sem(+14) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e7dc isig_sem(+18) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e7e0 isig_sem(+1c) B EQ imm32(12) PC(R15[402712552 0x1800e7e8]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x1800e7e4 isig_sem(+20) BL imm32(-956) type(ARM) : LR(R14[402712552 0x1800e7e8]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e430 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e434 x_sense_lock(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e438 x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402711612 0x1800e43c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e370 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899888 0x20007130]) : SP(R13[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e374 current_sr(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899884 0x2000712c]) imm32(0) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e378 current_sr(+8) SUB Rd(R13[536899884 0x2000712c]) Rn(R13[536899884 0x2000712c]) imm32(12) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e37c current_sr(+c) MRS Rd(R3[1 0x1]) : Rd(R3[536870931 0x20000013]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e380 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870931 0x20000013]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e384 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870931 0x20000013]) : Rt(R3[536870931 0x20000013]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e388 current_sr(+18) MOV Rd(R0[1 0x1]) Rm(R3[536870931 0x20000013]) : Rd(R0[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e38c current_sr(+1c) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899884 0x2000712c]) imm32(0) : Rd(R13[536899884 0x2000712c]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e390 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899884 0x2000712c]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e394 current_sr(+24) BX Rm(R14[402711612 0x1800e43c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e43c x_sense_lock(+c) MOV Rd(R3[536870931 0x20000013]) Rm(R0[536870931 0x20000013]) : Rd(R3[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e440 x_sense_lock(+10) AND Rd(R3[536870931 0x20000013]) Rn(R3[536870931 0x20000013]) imm32(128) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e444 x_sense_lock(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e448 x_sense_lock(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x1800e44c x_sense_lock(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e450 x_sense_lock(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e454 x_sense_lock(+24) MOV Rd(R0[536870931 0x20000013]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e458 x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7e8 isig_sem(+24) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7ec isig_sem(+28) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e7f0 isig_sem(+2c) B EQ imm32(8) PC(R15[402712568 0x1800e7f8]) : CPSR(0x60000013)  
[DONE> core0 pc=0x1800e800 isig_sem(+3c) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[0 0x0]) : Rt(R3[5 0x5]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e804 isig_sem(+40) CMP Rn(R3[5 0x5]) imm32(0) : compare(5) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e808 isig_sem(+44) B LE imm32(20) PC(R15[402712592 0x1800e810]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x1800e80c isig_sem(+48) MOVW Rd(R3[5 0x5]) imm32(11848) : Rd(R3[11848 0x2e48]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e810 isig_sem(+4c) MOVT Rd(R3[11848 0x2e48]) imm16(6145) : Rd(R3[402730568 0x18012e48]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e814 isig_sem(+50) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402730568 0x18012e48]) Rt(R3[402730568 0x18012e48]) : Rt(R3[8 0x8]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e818 isig_sem(+54) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R2[1 0x1]) : Rt(R2[5 0x5]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e81c isig_sem(+58) CMP Rn(R2[5 0x5]) Rm(R3[8 0x8]) SRType(LSL) shift_n(0) : compare(-3) CF[0000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800e820 isig_sem(+5c) B LE imm32(8) PC(R15[402712616 0x1800e828]) : CPSR(0x80000013)  
[DONE> core0 pc=0x1800e830 isig_sem(+6c) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[8 0x8]) : Rt(R3[5 0x5]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800e834 isig_sem(+70) SUB Rd(R3[5 0x5]) Rn(R3[5 0x5]) imm32(1) : Rd(R3[4 0x4]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x1800e838 isig_sem(+74) LSL Rd(R2[5 0x5]) SRType(LSL) shift_n(4) Rm(R3[4 0x4]) : Rd(R2[64 0x40]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800e83c isig_sem(+78) MOVW Rd(R3[4 0x4]) imm32(49192) : Rd(R3[49192 0xc028]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800e840 isig_sem(+7c) MOVT Rd(R3[49192 0xc028]) imm16(8192) : Rd(R3[536920104 0x2000c028]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800e844 isig_sem(+80) ADD Rd(R3[536920104 0x2000c028]) Rn(R2[64 0x40]) Rm(R3[536920104 0x2000c028]) SRType(LSL) shift_n(0) : Rd(R3[536920168 0x2000c068]) CF[1000] CPSR(0x13)  
[DONE> core0 pc=0x1800e848 isig_sem(+84) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[536920168 0x2000c068]) : Rn(R11[536899924 0x20007154]) CPSR(0x13)  
[DONE> core0 pc=0x1800e84c isig_sem(+88) BL imm32(-1124) type(ARM) : LR(R14[402712656 0x1800e850]) CPSR(0x13)  
[DONE> core0 pc=0x1800e3f0 x_lock_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x13)  
[DONE> core0 pc=0x1800e3f4 x_lock_cpu(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e3f8 x_lock_cpu(+8) BL imm32(-144) type(ARM) : LR(R14[402711548 0x1800e3fc]) CPSR(0x13)  
[DONE> core0 pc=0x1800e370 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899888 0x20007130]) : SP(R13[536899884 0x2000712c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e374 current_sr(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899884 0x2000712c]) imm32(0) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e378 current_sr(+8) SUB Rd(R13[536899884 0x2000712c]) Rn(R13[536899884 0x2000712c]) imm32(12) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800e37c current_sr(+c) MRS Rd(R3[536920168 0x2000c068]) : Rd(R3[19 0x13]) CPSR(0x13)  
[DONE> core0 pc=0x1800e380 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[19 0x13]) : Rn(R11[536899884 0x2000712c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e384 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[19 0x13]) : Rt(R3[19 0x13]) CPSR(0x13)  
[DONE> core0 pc=0x1800e388 current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[19 0x13]) : Rd(R0[19 0x13]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e38c current_sr(+1c) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899884 0x2000712c]) imm32(0) : Rd(R13[536899884 0x2000712c]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800e390 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899884 0x2000712c]) : SP(R13[536899888 0x20007130]) CPSR(0x13)  
[DONE> core0 pc=0x1800e394 current_sr(+24) BX Rm(R14[402711548 0x1800e3fc]) : CPSR(0x13)  
[DONE> core0 pc=0x1800e3fc x_lock_cpu(+c) MOV Rd(R3[19 0x13]) Rm(R0[19 0x13]) : Rd(R3[19 0x13]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e400 x_lock_cpu(+10) ORR Rd(R3[19 0x13]) Rn(R3[19 0x13]) imm32(128) : Rd(R3[147 0x93]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e404 x_lock_cpu(+14) MOV Rd(R0[19 0x13]) Rm(R3[147 0x93]) : Rd(R0[147 0x93]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e408 x_lock_cpu(+18) BL imm32(-120) type(ARM) : LR(R14[402711564 0x1800e40c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e398 set_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899888 0x20007130]) : SP(R13[536899884 0x2000712c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e39c set_sr(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899884 0x2000712c]) imm32(0) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e3a0 set_sr(+8) SUB Rd(R13[536899884 0x2000712c]) Rn(R13[536899884 0x2000712c]) imm32(12) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800e3a4 set_sr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R0[147 0x93]) : Rn(R11[536899884 0x2000712c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e3a8 set_sr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[147 0x93]) : Rt(R3[147 0x93]) CPSR(0x13)  
[DONE> core0 pc=0x1800e3ac set_sr(+14) MSR2 Rn(R3[147 0x93]) mask(0x9) write_spsr(0) : CPSR(0x13)  
[DONE> core0 pc=0x1800e3b0 set_sr(+18) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899884 0x2000712c]) imm32(0) : Rd(R13[536899884 0x2000712c]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800e3b4 set_sr(+1c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899884 0x2000712c]) : SP(R13[536899888 0x20007130]) CPSR(0x13)  
[DONE> core0 pc=0x1800e3b8 set_sr(+20) BX Rm(R14[402711564 0x1800e40c]) : CPSR(0x13)  
[DONE> core0 pc=0x1800e40c x_lock_cpu(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x13)  
[DONE> core0 pc=0x1800e850 isig_sem(+8c) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[147 0x93]) : Rt(R3[536920168 0x2000c068]) CPSR(0x13)  
[DONE> core0 pc=0x1800e854 isig_sem(+90) MOV Rd(R0[147 0x93]) Rm(R3[536920168 0x2000c068]) : Rd(R0[536920168 0x2000c068]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e858 isig_sem(+94) BL imm32(-840) type(ARM) : LR(R14[402712668 0x1800e85c]) CPSR(0x13)  
[DONE> core0 pc=0x1800e518 queue_empty(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x13)  
[DONE> core0 pc=0x1800e51c queue_empty(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800e520 queue_empty(+8) SUB Rd(R13[536899888 0x20007130]) Rn(R13[536899888 0x20007130]) imm32(16) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800e524 queue_empty(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R0[536920168 0x2000c068]) : Rn(R11[536899892 0x20007134]) CPSR(0x13)  
[DONE> core0 pc=0x1800e528 queue_empty(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920168 0x2000c068]) CPSR(0x13)  
[DONE> core0 pc=0x1800e52c queue_empty(+14) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920168 0x2000c068]) Rt(R2[64 0x40]) : Rt(R2[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800e530 queue_empty(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920168 0x2000c068]) CPSR(0x13)  
[DONE> core0 pc=0x1800e534 queue_empty(+1c) CMP Rn(R2[536920436 0x2000c174]) Rm(R3[536920168 0x2000c068]) SRType(LSL) shift_n(0) : compare(268) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e538 queue_empty(+20) B NE imm32(64) PC(R15[402711872 0x1800e540]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e580 queue_empty(+68) MOV Rd(R3[536920168 0x2000c068]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e584 queue_empty(+6c) MOV Rd(R0[536920168 0x2000c068]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e588 queue_empty(+70) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899892 0x20007134]) imm32(4) : Rd(R13[536899888 0x20007130]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e58c queue_empty(+74) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e85c isig_sem(+98) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e860 isig_sem(+9c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e864 isig_sem(+a0) B NE imm32(60) PC(R15[402712684 0x1800e86c]) : CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x1800e868 isig_sem(+a4) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[0 0x0]) : Rt(R3[536920168 0x2000c068]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e86c isig_sem(+a8) MOV Rd(R0[0 0x0]) Rm(R3[536920168 0x2000c068]) : Rd(R0[536920168 0x2000c068]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e870 isig_sem(+ac) BL imm32(-1000) type(ARM) : LR(R14[402712692 0x1800e874]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e490 queue_delete_next(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e494 queue_delete_next(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e498 queue_delete_next(+8) SUB Rd(R13[536899888 0x20007130]) Rn(R13[536899888 0x20007130]) imm32(24) : Rd(R13[536899864 0x20007118]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e49c queue_delete_next(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R0[536920168 0x2000c068]) : Rn(R11[536899892 0x20007134]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e4a0 queue_delete_next(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920168 0x2000c068]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e4a4 queue_delete_next(+14) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920168 0x2000c068]) Rt(R2[536920436 0x2000c174]) : Rt(R2[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e4a8 queue_delete_next(+18) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920168 0x2000c068]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e4ac queue_delete_next(+1c) CMP Rn(R2[536920436 0x2000c174]) Rm(R3[536920168 0x2000c068]) SRType(LSL) shift_n(0) : compare(268) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4b0 queue_delete_next(+20) B NE imm32(36) PC(R15[402711736 0x1800e4b8]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4dc queue_delete_next(+4c) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4e0 queue_delete_next(+50) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920168 0x2000c068]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4e4 queue_delete_next(+54) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920436 0x2000c174]) : Rn(R11[536899892 0x20007134]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4e8 queue_delete_next(+58) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4ec queue_delete_next(+5c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R2[536920436 0x2000c174]) : Rt(R2[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4f0 queue_delete_next(+60) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4f4 queue_delete_next(+64) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536920168 0x2000c068]) Rt(R2[536920168 0x2000c068]) : Rn(R3[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4f8 queue_delete_next(+68) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e4fc queue_delete_next(+6c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e500 queue_delete_next(+70) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R2[536920168 0x2000c068]) : Rt(R2[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e504 queue_delete_next(+74) STR imm32(4) add(1) index(1) wback(0) Rn(R3[536920168 0x2000c068]) Rt(R2[536920168 0x2000c068]) : Rn(R3[536920168 0x2000c068]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e508 queue_delete_next(+78) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[536920168 0x2000c068]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e50c queue_delete_next(+7c) MOV Rd(R0[536920168 0x2000c068]) Rm(R3[536920436 0x2000c174]) : Rd(R0[536920436 0x2000c174]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e510 queue_delete_next(+80) SUB Rd(R13[536899864 0x20007118]) Rn(R11[536899892 0x20007134]) imm32(4) : Rd(R13[536899888 0x20007130]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e514 queue_delete_next(+84) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e874 isig_sem(+b0) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R0[536920436 0x2000c174]) : Rn(R11[536899924 0x20007154]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e878 isig_sem(+b4) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R0[536920436 0x2000c174]) : Rt(R0[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e87c isig_sem(+b8) BL imm32(13016) type(ARM) : LR(R14[402712704 0x1800e880]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011b5c _kernel_wait_complete(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011b60 _kernel_wait_complete(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18011b64 _kernel_wait_complete(+8) SUB Rd(R13[536899888 0x20007130]) Rn(R13[536899888 0x20007130]) imm32(8) : Rd(R13[536899880 0x20007128]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18011b68 _kernel_wait_complete(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R0[536920436 0x2000c174]) : Rn(R11[536899892 0x20007134]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011b6c _kernel_wait_complete(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R0[536920436 0x2000c174]) : Rt(R0[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011b70 _kernel_wait_complete(+14) BL imm32(-292) type(ARM) : LR(R14[402725748 0x18011b74]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a54 wait_dequeue_tmevtb(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899880 0x20007128]) : SP(R13[536899872 0x20007120]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a58 wait_dequeue_tmevtb(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899872 0x20007120]) imm32(4) : Rd(R11[536899876 0x20007124]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x18011a5c wait_dequeue_tmevtb(+8) SUB Rd(R13[536899872 0x20007120]) Rn(R13[536899872 0x20007120]) imm32(8) : Rd(R13[536899864 0x20007118]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18011a60 wait_dequeue_tmevtb(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R0[536920436 0x2000c174]) : Rn(R11[536899876 0x20007124]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a64 wait_dequeue_tmevtb(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a68 wait_dequeue_tmevtb(+14) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536891736 0x20005158]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a6c wait_dequeue_tmevtb(+18) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536891736 0x20005158]) Rt(R3[536891736 0x20005158]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18011a70 wait_dequeue_tmevtb(+1c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18011a74 wait_dequeue_tmevtb(+20) B EQ imm32(16) PC(R15[402725500 0x18011a7c]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18011a8c wait_dequeue_tmevtb(+38) SUB Rd(R13[536899864 0x20007118]) Rn(R11[536899876 0x20007124]) imm32(4) : Rd(R13[536899872 0x20007120]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011a90 wait_dequeue_tmevtb(+3c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899872 0x20007120]) : SP(R13[536899880 0x20007128]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b74 _kernel_wait_complete(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R3[0 0x0]) : Rt(R3[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b78 _kernel_wait_complete(+1c) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536891736 0x20005158]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b7c _kernel_wait_complete(+20) MOV Rd(R2[536920168 0x2000c068]) imm32(0) : Rd(R2[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011b80 _kernel_wait_complete(+24) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536891736 0x20005158]) Rt(R2[0 0x0]) : Rn(R3[536891736 0x20005158]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b84 _kernel_wait_complete(+28) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899892 0x20007134]) Rt(R0[536920436 0x2000c174]) : Rt(R0[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b88 _kernel_wait_complete(+2c) BL imm32(-524) type(ARM) : LR(R14[402725772 0x18011b8c]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011984 make_non_wait(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899880 0x20007128]) : SP(R13[536899872 0x20007120]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011988 make_non_wait(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899872 0x20007120]) imm32(4) : Rd(R11[536899876 0x20007124]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1801198c make_non_wait(+8) SUB Rd(R13[536899872 0x20007120]) Rn(R13[536899872 0x20007120]) imm32(16) : Rd(R13[536899856 0x20007110]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011990 make_non_wait(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R0[536920436 0x2000c174]) : Rn(R11[536899876 0x20007124]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011994 make_non_wait(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R3[536891736 0x20005158]) : Rt(R3[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011998 make_non_wait(+14) LDRB imm32(12) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[34 0x22]) CPSR(0x60000013)  
[DONE> core0 pc=0x1801199c make_non_wait(+18) AND Rd(R3[34 0x22]) Rn(R3[34 0x22]) imm32(2) : Rd(R3[2 0x2]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180119a0 make_non_wait(+1c) CMP Rn(R3[2 0x2]) imm32(0) : compare(2) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x180119a4 make_non_wait(+20) B NE imm32(36) PC(R15[402725292 0x180119ac]) : CPSR(0x20000013)  
[DONE> core0 pc=0x180119d0 make_non_wait(+4c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R3[2 0x2]) : Rt(R3[536920436 0x2000c174]) CPSR(0x20000013)  
[DONE> core0 pc=0x180119d4 make_non_wait(+50) LDRB imm32(12) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[34 0x22]) CPSR(0x20000013)  
[DONE> core0 pc=0x180119d8 make_non_wait(+54) AND Rd(R3[34 0x22]) Rn(R3[34 0x22]) imm32(4) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x180119dc make_non_wait(+58) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x180119e0 make_non_wait(+5c) B NE imm32(24) PC(R15[402725352 0x180119e8]) : CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x180119e4 make_non_wait(+60) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R3[0 0x0]) : Rt(R3[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x180119e8 make_non_wait(+64) MOV Rd(R2[0 0x0]) imm32(1) : Rd(R2[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180119ec make_non_wait(+68) STRB imm32(12) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R2[1 0x1]) : Rn(R3[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x180119f0 make_non_wait(+6c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899876 0x20007124]) Rt(R0[536920436 0x2000c174]) : Rt(R0[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x180119f4 make_non_wait(+70) BL imm32(-26080) type(ARM) : LR(R14[402725368 0x180119f8]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b41c _kernel_make_runnable(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899856 0x20007110]) : SP(R13[536899848 0x20007108]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b420 _kernel_make_runnable(+4) ADD Rd(R11[536899876 0x20007124]) SP(R13[536899848 0x20007108]) imm32(4) : Rd(R11[536899852 0x2000710c]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b424 _kernel_make_runnable(+8) SUB Rd(R13[536899848 0x20007108]) Rn(R13[536899848 0x20007108]) imm32(16) : Rd(R13[536899832 0x200070f8]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b428 _kernel_make_runnable(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R0[536920436 0x2000c174]) : Rn(R11[536899852 0x2000710c]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b42c _kernel_make_runnable(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b430 _kernel_make_runnable(+14) LDRB imm32(13) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R3[536920436 0x2000c174]) : Rt(R3[4 0x4]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b434 _kernel_make_runnable(+18) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R3[4 0x4]) : Rn(R11[536899852 0x2000710c]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b438 _kernel_make_runnable(+1c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R3[4 0x4]) : Rt(R3[4 0x4]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b43c _kernel_make_runnable(+20) LSL Rd(R2[1 0x1]) SRType(LSL) shift_n(3) Rm(R3[4 0x4]) : Rd(R2[32 0x20]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b440 _kernel_make_runnable(+24) MOVW Rd(R3[4 0x4]) imm32(49568) : Rd(R3[49568 0xc1a0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b444 _kernel_make_runnable(+28) MOVT Rd(R3[49568 0xc1a0]) imm16(8192) : Rd(R3[536920480 0x2000c1a0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b448 _kernel_make_runnable(+2c) ADD Rd(R2[32 0x20]) Rn(R2[32 0x20]) Rm(R3[536920480 0x2000c1a0]) SRType(LSL) shift_n(0) : Rd(R2[536920512 0x2000c1c0]) CF[0100] CPSR(0x13)  
[DONE> core0 pc=0x1800b44c _kernel_make_runnable(+30) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R3[536920480 0x2000c1a0]) : Rt(R3[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800b450 _kernel_make_runnable(+34) MOV Rd(R0[536920436 0x2000c174]) Rm(R2[536920512 0x2000c1c0]) : Rd(R0[536920512 0x2000c1c0]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b454 _kernel_make_runnable(+38) MOV Rd(R1[65325 0xff2d]) Rm(R3[536920436 0x2000c174]) : Rd(R1[536920436 0x2000c174]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b458 _kernel_make_runnable(+3c) BL imm32(-1576) type(ARM) : LR(R14[402699356 0x1800b45c]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae38 queue_insert_prev(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899832 0x200070f8]) : SP(R13[536899828 0x200070f4]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae3c queue_insert_prev(+4) ADD Rd(R11[536899852 0x2000710c]) SP(R13[536899828 0x200070f4]) imm32(0) : Rd(R11[536899828 0x200070f4]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800ae40 queue_insert_prev(+8) SUB Rd(R13[536899828 0x200070f4]) Rn(R13[536899828 0x200070f4]) imm32(12) : Rd(R13[536899816 0x200070e8]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800ae44 queue_insert_prev(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R0[536920512 0x2000c1c0]) : Rn(R11[536899828 0x200070f4]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae48 queue_insert_prev(+10) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R1[536920436 0x2000c174]) : Rn(R11[536899828 0x200070f4]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae4c queue_insert_prev(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae50 queue_insert_prev(+18) LDR imm32(4) add(1) index(1) wback(0) Rn(R3[536920512 0x2000c1c0]) Rt(R2[536920512 0x2000c1c0]) : Rt(R2[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae54 queue_insert_prev(+1c) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920512 0x2000c1c0]) : Rt(R3[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae58 queue_insert_prev(+20) STR imm32(4) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R2[536920512 0x2000c1c0]) : Rn(R3[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae5c queue_insert_prev(+24) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae60 queue_insert_prev(+28) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R2[536920512 0x2000c1c0]) : Rt(R2[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae64 queue_insert_prev(+2c) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536920436 0x2000c174]) Rt(R2[536920512 0x2000c1c0]) : Rn(R3[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae68 queue_insert_prev(+30) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920436 0x2000c174]) : Rt(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae6c queue_insert_prev(+34) LDR imm32(4) add(1) index(1) wback(0) Rn(R3[536920512 0x2000c1c0]) Rt(R3[536920512 0x2000c1c0]) : Rt(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae70 queue_insert_prev(+38) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R2[536920512 0x2000c1c0]) : Rt(R2[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae74 queue_insert_prev(+3c) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536920512 0x2000c1c0]) Rt(R2[536920436 0x2000c174]) : Rn(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae78 queue_insert_prev(+40) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920512 0x2000c1c0]) : Rt(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae7c queue_insert_prev(+44) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R2[536920436 0x2000c174]) : Rt(R2[536920436 0x2000c174]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae80 queue_insert_prev(+48) STR imm32(4) add(1) index(1) wback(0) Rn(R3[536920512 0x2000c1c0]) Rt(R2[536920436 0x2000c174]) : Rn(R3[536920512 0x2000c1c0]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae84 queue_insert_prev(+4c) SUB Rd(R13[536899816 0x200070e8]) Rn(R11[536899828 0x200070f4]) imm32(0) : Rd(R13[536899828 0x200070f4]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800ae88 queue_insert_prev(+50) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899828 0x200070f4]) : SP(R13[536899832 0x200070f8]) CPSR(0x13)  
[DONE> core0 pc=0x1800ae8c queue_insert_prev(+54) BX Rm(R14[402699356 0x1800b45c]) : CPSR(0x13)  
[DONE> core0 pc=0x1800b45c _kernel_make_runnable(+40) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R0[536920512 0x2000c1c0]) : Rt(R0[4 0x4]) CPSR(0x13)  
[DONE> core0 pc=0x1800b460 _kernel_make_runnable(+44) BL imm32(-284) type(ARM) : LR(R14[402699364 0x1800b464]) CPSR(0x13)  
[DONE> core0 pc=0x1800b34c primap_set(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899832 0x200070f8]) : SP(R13[536899828 0x200070f4]) CPSR(0x13)  
[DONE> core0 pc=0x1800b350 primap_set(+4) ADD Rd(R11[536899852 0x2000710c]) SP(R13[536899828 0x200070f4]) imm32(0) : Rd(R11[536899828 0x200070f4]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b354 primap_set(+8) SUB Rd(R13[536899828 0x200070f4]) Rn(R13[536899828 0x200070f4]) imm32(12) : Rd(R13[536899816 0x200070e8]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800b358 primap_set(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R0[4 0x4]) : Rn(R11[536899828 0x200070f4]) CPSR(0x13)  
[DONE> core0 pc=0x1800b35c primap_set(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899828 0x200070f4]) Rt(R3[536920512 0x2000c1c0]) : Rt(R3[4 0x4]) CPSR(0x13)  
[DONE> core0 pc=0x1800b360 primap_set(+14) MOV Rd(R2[536920436 0x2000c174]) imm32(1) : Rd(R2[1 0x1]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b364 primap_set(+18) LSL Rd(R3[4 0x4]) Rm(R3[4 0x4]) Rn(R2[1 0x1]) : Rd(R3[16 0x10]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b368 primap_set(+1c) UXTH Rd(R2[1 0x1]) rotation(0) Rm(R3[16 0x10]) : Rd(R2[16 0x10]) CPSR(0x13)  
[DONE> core0 pc=0x1800b36c primap_set(+20) MOVW Rd(R3[16 0x10]) imm32(49700) : Rd(R3[49700 0xc224]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b370 primap_set(+24) MOVT Rd(R3[49700 0xc224]) imm16(8192) : Rd(R3[536920612 0x2000c224]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b374 primap_set(+28) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[536920612 0x2000c224]) Rt(R3[536920612 0x2000c224]) : Rt(R3[0 0x0]) CPSR(0x13)  
[DONE> core0 pc=0x1800b378 primap_set(+2c) ORR Rd(R3[0 0x0]) Rn(R2[16 0x10]) Rm(R3[0 0x0]) SRType(LSL) shift_n(0) : Rd(R3[16 0x10]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b37c primap_set(+30) UXTH Rd(R2[16 0x10]) rotation(0) Rm(R3[16 0x10]) : Rd(R2[16 0x10]) CPSR(0x13)  
[DONE> core0 pc=0x1800b380 primap_set(+34) MOVW Rd(R3[16 0x10]) imm32(49700) : Rd(R3[49700 0xc224]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b384 primap_set(+38) MOVT Rd(R3[49700 0xc224]) imm16(8192) : Rd(R3[536920612 0x2000c224]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b388 primap_set(+3c) STRH imm32(0) add(1) index(1) wback(0) Rn(R3[536920612 0x2000c224]) Rt(R2[16 0x10]) : Rn(R3[536920612 0x2000c224]) CPSR(0x13)  
[DONE> core0 pc=0x1800b38c primap_set(+40) SUB Rd(R13[536899816 0x200070e8]) Rn(R11[536899828 0x200070f4]) imm32(0) : Rd(R13[536899828 0x200070f4]) CF[0010] CPSR(0x13)  
[DONE> core0 pc=0x1800b390 primap_set(+44) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899828 0x200070f4]) : SP(R13[536899832 0x200070f8]) CPSR(0x13)  
[DONE> core0 pc=0x1800b394 primap_set(+48) BX Rm(R14[402699364 0x1800b464]) : CPSR(0x13)  
[DONE> core0 pc=0x1800b464 _kernel_make_runnable(+48) MOVW Rd(R3[536920612 0x2000c224]) imm32(49560) : Rd(R3[49560 0xc198]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b468 _kernel_make_runnable(+4c) MOVT Rd(R3[49560 0xc198]) imm16(8192) : Rd(R3[536920472 0x2000c198]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x1800b46c _kernel_make_runnable(+50) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920472 0x2000c198]) Rt(R3[536920472 0x2000c198]) : Rt(R3[0 0x0]) CPSR(0x13)  
[DONE> core0 pc=0x1800b470 _kernel_make_runnable(+54) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b474 _kernel_make_runnable(+58) B EQ imm32(28) PC(R15[402699388 0x1800b47c]) : CPSR(0x60000013)  
[DONE> core0 pc=0x1800b498 _kernel_make_runnable(+7c) MOVW Rd(R3[0 0x0]) imm32(49560) : Rd(R3[49560 0xc198]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b49c _kernel_make_runnable(+80) MOVT Rd(R3[49560 0xc198]) imm16(8192) : Rd(R3[536920472 0x2000c198]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4a0 _kernel_make_runnable(+84) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899852 0x2000710c]) Rt(R2[16 0x10]) : Rt(R2[536920436 0x2000c174]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4a4 _kernel_make_runnable(+88) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536920472 0x2000c198]) Rt(R2[536920436 0x2000c174]) : Rn(R3[536920472 0x2000c198]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4a8 _kernel_make_runnable(+8c) MOVW Rd(R3[536920472 0x2000c198]) imm32(49696) : Rd(R3[49696 0xc220]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4ac _kernel_make_runnable(+90) MOVT Rd(R3[49696 0xc220]) imm16(8192) : Rd(R3[536920608 0x2000c220]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4b0 _kernel_make_runnable(+94) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920608 0x2000c220]) Rt(R3[536920608 0x2000c220]) : Rt(R3[1 0x1]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4b4 _kernel_make_runnable(+98) B imm32(0) PC(R15[402699452 0x1800b4bc]) : CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4bc _kernel_make_runnable(+a0) MOV Rd(R0[4 0x4]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4c0 _kernel_make_runnable(+a4) SUB Rd(R13[536899832 0x200070f8]) Rn(R11[536899852 0x2000710c]) imm32(4) : Rd(R13[536899848 0x20007108]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800b4c4 _kernel_make_runnable(+a8) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899848 0x20007108]) : SP(R13[536899856 0x20007110]) CPSR(0x60000013)  
[DONE> core0 pc=0x180119f8 make_non_wait(+74) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180119fc make_non_wait(+78) B imm32(12) PC(R15[402725380 0x18011a04]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18011a10 make_non_wait(+8c) MOV Rd(R0[1 0x1]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011a14 make_non_wait(+90) SUB Rd(R13[536899856 0x20007110]) Rn(R11[536899876 0x20007124]) imm32(4) : Rd(R13[536899872 0x20007120]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011a18 make_non_wait(+94) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899872 0x20007120]) : SP(R13[536899880 0x20007128]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011b8c _kernel_wait_complete(+30) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011b90 _kernel_wait_complete(+34) MOV Rd(R0[1 0x1]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011b94 _kernel_wait_complete(+38) SUB Rd(R13[536899880 0x20007128]) Rn(R11[536899892 0x20007134]) imm32(4) : Rd(R13[536899888 0x20007130]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18011b98 _kernel_wait_complete(+3c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800e880 isig_sem(+bc) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800e884 isig_sem(+c0) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e888 isig_sem(+c4) B EQ imm32(12) PC(R15[402712720 0x1800e890]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x1800e88c isig_sem(+c8) MOVW Rd(R3[1 0x1]) imm32(49564) : Rd(R3[49564 0xc19c]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e890 isig_sem(+cc) MOVT Rd(R3[49564 0xc19c]) imm16(8192) : Rd(R3[536920476 0x2000c19c]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e894 isig_sem(+d0) MOV Rd(R2[536920436 0x2000c174]) imm32(1) : Rd(R2[1 0x1]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e898 isig_sem(+d4) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536920476 0x2000c19c]) Rt(R2[1 0x1]) : Rn(R3[536920476 0x2000c19c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e89c isig_sem(+d8) MOV Rd(R3[536920476 0x2000c19c]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8a0 isig_sem(+dc) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[0 0x0]) : Rn(R11[536899924 0x20007154]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8a4 isig_sem(+e0) B imm32(64) PC(R15[402712748 0x1800e8ac]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8ec isig_sem(+128) BL imm32(-1252) type(ARM) : LR(R14[402712816 0x1800e8f0]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e410 x_unlock_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899896 0x20007138]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e414 x_unlock_cpu(+4) ADD Rd(R11[536899924 0x20007154]) SP(R13[536899888 0x20007130]) imm32(4) : Rd(R11[536899892 0x20007134]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e418 x_unlock_cpu(+8) BL imm32(-176) type(ARM) : LR(R14[402711580 0x1800e41c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e370 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899888 0x20007130]) : SP(R13[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e374 current_sr(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899884 0x2000712c]) imm32(0) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e378 current_sr(+8) SUB Rd(R13[536899884 0x2000712c]) Rn(R13[536899884 0x2000712c]) imm32(12) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e37c current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[536870931 0x20000013]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e380 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870931 0x20000013]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e384 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870931 0x20000013]) : Rt(R3[536870931 0x20000013]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e388 current_sr(+18) MOV Rd(R0[1 0x1]) Rm(R3[536870931 0x20000013]) : Rd(R0[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e38c current_sr(+1c) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899884 0x2000712c]) imm32(0) : Rd(R13[536899884 0x2000712c]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e390 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899884 0x2000712c]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e394 current_sr(+24) BX Rm(R14[402711580 0x1800e41c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e41c x_unlock_cpu(+c) MOV Rd(R3[536870931 0x20000013]) Rm(R0[536870931 0x20000013]) : Rd(R3[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e420 x_unlock_cpu(+10) BIC Rd(R3[536870931 0x20000013]) Rn(R3[536870931 0x20000013]) imm32(128) : Rd(R3[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e424 x_unlock_cpu(+14) MOV Rd(R0[536870931 0x20000013]) Rm(R3[536870931 0x20000013]) : Rd(R0[536870931 0x20000013]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e428 x_unlock_cpu(+18) BL imm32(-152) type(ARM) : LR(R14[402711596 0x1800e42c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e398 set_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899888 0x20007130]) : SP(R13[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e39c set_sr(+4) ADD Rd(R11[536899892 0x20007134]) SP(R13[536899884 0x2000712c]) imm32(0) : Rd(R11[536899884 0x2000712c]) CF[0000] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3a0 set_sr(+8) SUB Rd(R13[536899884 0x2000712c]) Rn(R13[536899884 0x2000712c]) imm32(12) : Rd(R13[536899872 0x20007120]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3a4 set_sr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R0[536870931 0x20000013]) : Rn(R11[536899884 0x2000712c]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3a8 set_sr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899884 0x2000712c]) Rt(R3[536870931 0x20000013]) : Rt(R3[536870931 0x20000013]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3ac set_sr(+14) MSR2 Rn(R3[536870931 0x20000013]) mask(0x9) write_spsr(0) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3b0 set_sr(+18) SUB Rd(R13[536899872 0x20007120]) Rn(R11[536899884 0x2000712c]) imm32(0) : Rd(R13[536899884 0x2000712c]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3b4 set_sr(+1c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899884 0x2000712c]) : SP(R13[536899888 0x20007130]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e3b8 set_sr(+20) BX Rm(R14[402711596 0x1800e42c]) : CPSR(0x20000013)  
[DONE> core0 pc=0x1800e42c x_unlock_cpu(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899888 0x20007130]) : SP(R13[536899896 0x20007138]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8f0 isig_sem(+12c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899924 0x20007154]) Rt(R3[536870931 0x20000013]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8f4 isig_sem(+130) MOV Rd(R0[536870931 0x20000013]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8f8 isig_sem(+134) SUB Rd(R13[536899896 0x20007138]) Rn(R11[536899924 0x20007154]) imm32(4) : Rd(R13[536899920 0x20007150]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x1800e8fc isig_sem(+138) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899920 0x20007150]) : SP(R13[536899928 0x20007158]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008ab4 sio_irdy_rcv(+248) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000013)  
[DONE> core0 pc=0x18008ab8 sio_irdy_rcv(+24c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18008abc sio_irdy_rcv(+250) B GE imm32(8) PC(R15[402688708 0x18008ac4]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18008acc sio_irdy_rcv(+260) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008ad0 sio_irdy_rcv(+264) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008ad4 sio_irdy_rcv(+268) ADD Rd(R2[1 0x1]) Rn(R3[0 0x0]) imm32(1) : Rd(R2[1 0x1]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x18008ad8 sio_irdy_rcv(+26c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008adc sio_irdy_rcv(+270) STR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rn(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008ae0 sio_irdy_rcv(+274) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008ae4 sio_irdy_rcv(+278) LDR imm32(16) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1296 0x510]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008ae8 sio_irdy_rcv(+27c) AND Rd(R3[1296 0x510]) Rn(R3[1296 0x510]) imm32(1024) : Rd(R3[1024 0x400]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x18008aec sio_irdy_rcv(+280) CMP Rn(R3[1024 0x400]) imm32(0) : compare(1024) CF[0110] CPSR(0x20000013)  
[DONE> core0 pc=0x18008af0 sio_irdy_rcv(+284) B EQ imm32(104) PC(R15[402688760 0x18008af8]) : CPSR(0x20000013) [Skip] 
[DONE> core0 pc=0x18008af4 sio_irdy_rcv(+288) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[1024 0x400]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008af8 sio_irdy_rcv(+28c) LDR imm32(36) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x20000013)  
[DONE> core0 pc=0x18008afc sio_irdy_rcv(+290) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000013)  
[DONE> core0 pc=0x18008b00 sio_irdy_rcv(+294) B NE imm32(88) PC(R15[402688776 0x18008b08]) : CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x18008b04 sio_irdy_rcv(+298) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008b08 sio_irdy_rcv(+29c) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R1[536920436 0x2000c174]) : Rt(R1[1 0x1]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008b0c sio_irdy_rcv(+2a0) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899948 0x2000716c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008b10 sio_irdy_rcv(+2a4) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008b14 sio_irdy_rcv(+2a8) LDR imm32(8) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R2[1 0x1]) : Rt(R2[256 0x100]) CPSR(0x60000013)  
[DONE> core0 pc=0x18008b18 sio_irdy_rcv(+2ac) MOV Rd(R3[402730264 0x18012d18]) Rm(R2[256 0x100]) : Rd(R3[256 0x100]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18008b1c sio_irdy_rcv(+2b0) LSL Rd(R3[256 0x100]) SRType(LSL) shift_n(1) Rm(R3[256 0x100]) : Rd(R3[512 0x200]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x18008b20 sio_irdy_rcv(+2b4) ADD Rd(R3[512 0x200]) Rn(R3[512 0x200]) Rm(R2[256 0x100]) SRType(LSL) shift_n(0) : Rd(R3[768 0x300]) CF[0100] CPSR(0x13)  
[DONE> core0 pc=0x18008b24 sio_irdy_rcv(+2b8) LSR Rd(R3[768 0x300]) SRType(LSR) shift_n(2) Rm(R3[768 0x300]) : Rd(R3[192 0xc0]) CF[0000] CPSR(0x13)  
[DONE> core0 pc=0x18008b28 sio_irdy_rcv(+2bc) CMP Rn(R1[1 0x1]) Rm(R3[192 0xc0]) SRType(LSL) shift_n(0) : compare(-191) CF[0000] CPSR(0x80000013)  
[DONE> core0 pc=0x18008b2c sio_irdy_rcv(+2c0) B CC imm32(44) PC(R15[402688820 0x18008b34]) : CPSR(0x80000013)  
[DONE> core0 pc=0x18008b60 sio_irdy_rcv(+2f4) SUB Rd(R13[536899928 0x20007158]) Rn(R11[536899948 0x2000716c]) imm32(4) : Rd(R13[536899944 0x20007168]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18008b64 sio_irdy_rcv(+2f8) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899944 0x20007168]) : SP(R13[536899952 0x20007170]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800666c scif_irdy_rcv(+18) SUB Rd(R13[536899952 0x20007170]) Rn(R11[536899964 0x2000717c]) imm32(4) : Rd(R13[536899960 0x20007178]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18006670 scif_irdy_rcv(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899960 0x20007178]) : SP(R13[536899968 0x20007180]) CPSR(0x80000013)  
[DONE> core0 pc=0x18007398 scif_rx_isr(+50) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536899988 0x20007194]) Rt(R0[0 0x0]) : Rt(R0[536870968 0x20000038]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800739c scif_rx_isr(+54) BL imm32(-3036) type(ARM) : LR(R14[402682784 0x180073a0]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067c8 scif_getready(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536899968 0x20007180]) : SP(R13[536899960 0x20007178]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067cc scif_getready(+4) ADD Rd(R11[536899988 0x20007194]) SP(R13[536899960 0x20007178]) imm32(4) : Rd(R11[536899964 0x2000717c]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x180067d0 scif_getready(+8) SUB Rd(R13[536899960 0x20007178]) Rn(R13[536899960 0x20007178]) imm32(16) : Rd(R13[536899944 0x20007168]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x180067d4 scif_getready(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R0[536870968 0x20000038]) : Rn(R11[536899964 0x2000717c]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067d8 scif_getready(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[192 0xc0]) : Rt(R3[536870968 0x20000038]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067dc scif_getready(+14) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067e0 scif_getready(+18) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067e4 scif_getready(+1c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(16) : Rd(R3[-402620400 0xe8008010]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x180067e8 scif_getready(+20) MOV Rd(R0[536870968 0x20000038]) Rm(R3[-402620400 0xe8008010]) : Rd(R0[-402620400 0xe8008010]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x180067ec scif_getready(+24) BL imm32(-140) type(ARM) : LR(R14[402679792 0x180067f0]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899944 0x20007168]) : SP(R13[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899940 0x20007164]) imm32(0) : Rd(R11[536899940 0x20007164]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899940 0x20007164]) Rn(R13[536899940 0x20007164]) imm32(20) : Rd(R13[536899920 0x20007150]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R0[-402620400 0xe8008010]) : Rn(R11[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[-402620400 0xe8008010]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620400 0xe8008010]) Rt(R3[-402620400 0xe8008010]) : Rt(R3[65325 0xff2d]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65325 0xff2d]) : Rn(R11[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[65325 0xff2d]) : Rt(R3[65325 0xff2d]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620400 0xe8008010]) Rm(R3[65325 0xff2d]) : Rd(R0[65325 0xff2d]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899920 0x20007150]) Rn(R11[536899940 0x20007164]) imm32(0) : Rd(R13[536899940 0x20007164]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899940 0x20007164]) : SP(R13[536899944 0x20007168]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679792 0x180067f0]) : CPSR(0x80000013)  
[DONE> core0 pc=0x180067f0 scif_getready(+28) MOV Rd(R3[65325 0xff2d]) Rm(R0[65325 0xff2d]) : Rd(R3[65325 0xff2d]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x180067f4 scif_getready(+2c) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65325 0xff2d]) : Rn(R11[536899964 0x2000717c]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067f8 scif_getready(+30) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[65325 0xff2d]) : Rt(R3[536870968 0x20000038]) CPSR(0x80000013)  
[DONE> core0 pc=0x180067fc scif_getready(+34) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536870968 0x20000038]) Rt(R3[536870968 0x20000038]) : Rt(R3[402729800 0x18012b48]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006800 scif_getready(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[402729800 0x18012b48]) Rt(R3[402729800 0x18012b48]) : Rt(R3[-402620416 0xe8008000]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006804 scif_getready(+3c) ADD Rd(R3[-402620416 0xe8008000]) Rn(R3[-402620416 0xe8008000]) imm32(36) : Rd(R3[-402620380 0xe8008024]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x18006808 scif_getready(+40) MOV Rd(R0[65325 0xff2d]) Rm(R3[-402620380 0xe8008024]) : Rd(R0[-402620380 0xe8008024]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800680c scif_getready(+44) BL imm32(-172) type(ARM) : LR(R14[402679824 0x18006810]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006768 sil_reh_mem(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899944 0x20007168]) : SP(R13[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800676c sil_reh_mem(+4) ADD Rd(R11[536899964 0x2000717c]) SP(R13[536899940 0x20007164]) imm32(0) : Rd(R11[536899940 0x20007164]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x18006770 sil_reh_mem(+8) SUB Rd(R13[536899940 0x20007164]) Rn(R13[536899940 0x20007164]) imm32(20) : Rd(R13[536899920 0x20007150]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18006774 sil_reh_mem(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R0[-402620380 0xe8008024]) : Rn(R11[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006778 sil_reh_mem(+10) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[-402620380 0xe8008024]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800677c sil_reh_mem(+14) LDRH imm32(0) add(1) index(1) wback(0) Rn(R3[-402620380 0xe8008024]) Rt(R3[-402620380 0xe8008024]) : Rt(R3[0 0x0]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006780 sil_reh_mem(+18) STRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[0 0x0]) : Rn(R11[536899940 0x20007164]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006784 sil_reh_mem(+1c) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899940 0x20007164]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006788 sil_reh_mem(+20) MOV Rd(R0[-402620380 0xe8008024]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x1800678c sil_reh_mem(+24) SUB Rd(R13[536899920 0x20007150]) Rn(R11[536899940 0x20007164]) imm32(0) : Rd(R13[536899940 0x20007164]) CF[1010] CPSR(0x80000013)  
[DONE> core0 pc=0x18006790 sil_reh_mem(+28) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536899940 0x20007164]) : SP(R13[536899944 0x20007168]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006794 sil_reh_mem(+2c) BX Rm(R14[402679824 0x18006810]) : CPSR(0x80000013)  
[DONE> core0 pc=0x18006810 scif_getready(+48) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x18006814 scif_getready(+4c) STRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rn(R11[536899964 0x2000717c]) CPSR(0x80000013)  
[DONE> core0 pc=0x18006818 scif_getready(+50) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rt(R3[65325 0xff2d]) CPSR(0x80000013)  
[DONE> core0 pc=0x1800681c scif_getready(+54) AND Rd(R3[65325 0xff2d]) Rn(R3[65325 0xff2d]) imm32(144) : Rd(R3[0 0x0]) CF[1000] CPSR(0x80000013)  
[DONE> core0 pc=0x18006820 scif_getready(+58) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000013)  
[DONE> core0 pc=0x18006824 scif_getready(+5c) B EQ imm32(40) PC(R15[402679852 0x1800682c]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18006854 scif_getready(+8c) LDRH imm32(8) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x60000013)  
[DONE> core0 pc=0x18006858 scif_getready(+90) AND Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800685c scif_getready(+94) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006860 scif_getready(+98) B EQ imm32(40) PC(R15[402679912 0x18006868]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18006890 scif_getready(+c8) LDRH imm32(6) add(0) index(1) wback(0) Rn(R11[536899964 0x2000717c]) Rt(R3[0 0x0]) : Rt(R3[65325 0xff2d]) CPSR(0x60000013)  
[DONE> core0 pc=0x18006894 scif_getready(+cc) AND Rd(R3[65325 0xff2d]) Rn(R3[65325 0xff2d]) imm32(2) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006898 scif_getready(+d0) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800689c scif_getready(+d4) B EQ imm32(4) PC(R15[402679972 0x180068a4]) : CPSR(0x60000013)  
[DONE> core0 pc=0x180068a8 scif_getready(+e0) MOV Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180068ac scif_getready(+e4) MOV Rd(R0[0 0x0]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180068b0 scif_getready(+e8) SUB Rd(R13[536899944 0x20007168]) Rn(R11[536899964 0x2000717c]) imm32(4) : Rd(R13[536899960 0x20007178]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180068b4 scif_getready(+ec) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899960 0x20007178]) : SP(R13[536899968 0x20007180]) CPSR(0x60000013)  
[DONE> core0 pc=0x180073a0 scif_rx_isr(+58) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180073a4 scif_rx_isr(+5c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180073a8 scif_rx_isr(+60) B NE imm32(-40) PC(R15[402682800 0x180073b0]) : CPSR(0x60000013) [Skip] 
[DONE> core0 pc=0x180073ac scif_rx_isr(+64) SUB Rd(R13[536899968 0x20007180]) Rn(R11[536899988 0x20007194]) imm32(4) : Rd(R13[536899984 0x20007190]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x180073b0 scif_rx_isr(+68) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536899984 0x20007190]) : SP(R13[536899992 0x20007198]) CPSR(0x60000013)  
[DONE> core0 pc=0x1800655c sio_isr_rxi(+18) SUB Rd(R13[536899992 0x20007198]) Rn(R11[536900004 0x200071a4]) imm32(4) : Rd(R13[536900000 0x200071a0]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18006560 sio_isr_rxi(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536900000 0x200071a0]) : SP(R13[536900008 0x200071a8]) CPSR(0x60000013)  
[DONE> core0 pc=0x18009058 _kernel_inthdr_231(+18) MOV Rd(R0[0 0x0]) imm32(231) : Rd(R0[231 0xe7]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800905c _kernel_inthdr_231(+1c) BL imm32(-84) type(ARM) : LR(R14[402690144 0x18009060]) CPSR(0x60000013)  
[DONE> core0 pc=0x18009010 i_end_int(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536900008 0x200071a8]) : SP(R13[536900004 0x200071a4]) CPSR(0x60000013)  
[DONE> core0 pc=0x18009014 i_end_int(+4) ADD Rd(R11[536900012 0x200071ac]) SP(R13[536900004 0x200071a4]) imm32(0) : Rd(R11[536900004 0x200071a4]) CF[0100] CPSR(0x60000013)  
[DONE> core0 pc=0x18009018 i_end_int(+8) SUB Rd(R13[536900004 0x200071a4]) Rn(R13[536900004 0x200071a4]) imm32(12) : Rd(R13[536899992 0x20007198]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x1800901c i_end_int(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536900004 0x200071a4]) Rt(R0[231 0xe7]) : Rn(R11[536900004 0x200071a4]) CPSR(0x60000013)  
[DONE> core0 pc=0x18009020 i_end_int(+10) SUB Rd(R13[536899992 0x20007198]) Rn(R11[536900004 0x200071a4]) imm32(0) : Rd(R13[536900004 0x200071a4]) CF[0110] CPSR(0x60000013)  
[DONE> core0 pc=0x18009024 i_end_int(+14) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536900004 0x200071a4]) : SP(R13[536900008 0x200071a8]) CPSR(0x60000013)  
[DONE> core0 pc=0x18009028 i_end_int(+18) BX Rm(R14[402690144 0x18009060]) : CPSR(0x60000013)  
[DONE> core0 pc=0x18009060 _kernel_inthdr_231(+20) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536900008 0x200071a8]) : SP(R13[536900016 0x200071b0]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011e98 null(null) LDM wback(1) bitcount(1) Rn(R13[536900016 0x200071b0]) rlist(0x1) : Rn(R13[536900020 0x200071b4]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011e9c null(null) LDM wback(1) bitcount(1) Rn(R13[536900020 0x200071b4]) rlist(0x1000) : Rn(R13[536900024 0x200071b8]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011ea0 null(null) LDR imm32(300) add(1) PC(R15[402726568 0x18011ea8]) Rt(R1[1 0x1]) : Rt(R1[-400547824 0xe8202010]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011ea4 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R1[-400547824 0xe8202010]) Rt(R12[231 0xe7]) : Rn(R1[-400547824 0xe8202010]) CPSR(0x60000013)  
[DONE> core0 pc=0x18011ea8 null(null) MSR2 imm32(147) mask(0xf) write_spsr(0) : CPSR(0x93)  
[DONE> core0 pc=0x18011eac null(null) LDM wback(1) bitcount(1) Rn(R13[536900024 0x200071b8]) rlist(0x2) : Rn(R13[536900028 0x200071bc]) CPSR(0x93)  
[DONE> core0 pc=0x18011eb0 null(null) LDR imm32(304) add(1) PC(R15[402726584 0x18011eb8]) Rt(R0[231 0xe7]) : Rt(R0[-400547836 0xe8202004]) CPSR(0x93)  
[DONE> core0 pc=0x18011eb4 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R0[-400547836 0xe8202004]) Rt(R1[248 0xf8]) : Rn(R0[-400547836 0xe8202004]) CPSR(0x93)  
[DONE> core0 pc=0x18011eb8 null(null) LDM wback(1) bitcount(1) Rn(R13[536900028 0x200071bc]) rlist(0x4) : Rn(R13[536900032 0x200071c0]) CPSR(0x93)  
[DONE> core0 pc=0x18011ebc null(null) MOV Rd(R13[536900032 0x200071c0]) Rm(R2[536900032 0x200071c0]) : Rd(R13[536900032 0x200071c0]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18011ec0 null(null) B imm32(-2736) PC(R15[402726600 0x18011ec8]) : CPSR(0x93)  
[DONE> core0 pc=0x18011418 null(null) LDR imm32(320) add(1) PC(R15[402723872 0x18011420]) Rt(R0[-400547836 0xe8202004]) : Rt(R0[536920468 0x2000c194]) CPSR(0x93)  
[DONE> core0 pc=0x1801141c null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R0[536920468 0x2000c194]) Rt(R1[248 0xf8]) : Rt(R1[2 0x2]) CPSR(0x93)  
[DONE> core0 pc=0x18011420 null(null) SUB Rd(R2[536900032 0x200071c0]) Rn(R1[2 0x2]) imm32(1) : Rd(R2[1 0x1]) CF[0010] CPSR(0x93)  
[DONE> core0 pc=0x18011424 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R0[536920468 0x2000c194]) Rt(R2[1 0x1]) : Rn(R0[536920468 0x2000c194]) CPSR(0x93)  
[DONE> core0 pc=0x18011428 null(null) CMP Rn(R2[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1801142c null(null) B NE imm32(12) PC(R15[402723892 0x18011434]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18011440 null(null) POP bitcount(6) UnalignedAllowd(0) rlist(0x500f) SP(R13[536900032 0x200071c0]) : SP(R13[536900056 0x200071d8]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011444 null(null) RFE wback(1) increment(1) wordhigher(0) Rn(R13[536900056 0x200071d8]) : Rn(R13[536900064 0x200071e0]) CPSR(0x13)  

šŠ„‚èž‚Ý•œ‹A
[DONE> core0 pc=0x180113d4 null(null) MSR2 imm32(147) mask(0xf) write_spsr(0) : CPSR(0x93)  
[DONE> core0 pc=0x180113d8 null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R6[536920476 0x2000c19c]) Rt(R8[0 0x0]) : Rt(R8[1 0x1]) CPSR(0x93)  

š2000c19c B _kernel_reqflg       /mnt/c/project/esm/athrill-sample/os/asp_arm/OBJ/../kernel/task.c:77
šƒŠƒNƒGƒXƒg‚ª‚ ‚é‚Ì‚ÅCƒfƒBƒXƒpƒbƒ`‚·‚éD

[DONE> core0 pc=0x180113dc null(null) CMP Rn(R8[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180113e0 null(null) B EQ imm32(-32) PC(R15[402723816 0x180113e8]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180113e4 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R6[536920476 0x2000c19c]) Rt(R4[0 0x0]) : Rn(R6[536920476 0x2000c19c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180113e8 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R7[536920468 0x2000c194]) Rt(R4[0 0x0]) : Rn(R7[536920468 0x2000c194]) CPSR(0x20000093)  
[DONE> core0 pc=0x180113ec null(null) B imm32(-104) PC(R15[402723828 0x180113f4]) : CPSR(0x20000093)  

š<_kernel_exit_and_dispatch>
[DONE> core0 pc=0x1801138c null(null) LDR imm32(464) add(1) PC(R15[402723732 0x18011394]) Rt(R0[402730816 0x18012f40]) : Rt(R0[536920472 0x2000c198]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011390 null(null) LDR imm32(0) add(1) index(1) wback(0) Rn(R0[536920472 0x2000c198]) Rt(R1[0 0x0]) : Rt(R1[536920436 0x2000c174]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011394 null(null) LDR imm32(444) add(1) PC(R15[402723740 0x1801139c]) Rt(R2[536920620 0x2000c22c]) : Rt(R2[536920620 0x2000c22c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011398 null(null) STR imm32(0) add(1) index(1) wback(0) Rn(R2[536920620 0x2000c22c]) Rt(R1[536920436 0x2000c174]) : Rn(R2[536920620 0x2000c22c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801139c null(null) CMP Rn(R1[536920436 0x2000c174]) imm32(0) : compare(536920436) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180113a0 null(null) B EQ imm32(8) PC(R15[402723752 0x180113a8]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180113a4 null(null) LDR imm32(24) add(1) index(1) wback(0) Rn(R1[536920436 0x2000c174]) Rt(R13[536900064 0x200071e0]) : Rt(R13[536891692 0x2000512c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180113a8 null(null) LDR imm32(28) add(1) index(1) wback(0) Rn(R1[536920436 0x2000c174]) Rt(R4[0 0x0]) : Rt(R4[402723656 0x18011348]) CPSR(0x20000093)  
[DONE> core0 pc=0x180113ac null(null) BX Rm(R4[402723656 0x18011348]) : CPSR(0x20000093)  

š18011348 <dispatch_r>:
[DONE> core0 pc=0x18011348 null(null) POP bitcount(9) UnalignedAllowd(0) rlist(0x4ff0) SP(R13[536891692 0x2000512c]) : SP(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801134c null(null) LDRB imm32(14) add(1) index(1) wback(0) Rn(R1[536920436 0x2000c174]) Rt(R0[536920472 0x2000c198]) : Rt(R0[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18011350 null(null) TST Rn(R0[0 0x0]) imm32(4) : CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x18011354 null(null) B EQ imm32(24) PC(R15[402723676 0x1801135c]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18011374 null(null) BX Rm(R14[402713080 0x1800e9f8]) : CPSR(0x60000093)  

šˆ—ÄŠJ
[DONE> core0 pc=0x1800e9f8 wai_sem(+f8) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536891736 0x20005158]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e9fc wai_sem(+fc) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800ea00 wai_sem(+100) BL imm32(-1528) type(ARM) : LR(R14[402713092 0x1800ea04]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e410 x_unlock_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891728 0x20005150]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e414 x_unlock_cpu(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891720 0x20005148]) imm32(4) : Rd(R11[536891724 0x2000514c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e418 x_unlock_cpu(+8) BL imm32(-176) type(ARM) : LR(R14[402711580 0x1800e41c]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e370 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e374 current_sr(+4) ADD Rd(R11[536891724 0x2000514c]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e378 current_sr(+8) SUB Rd(R13[536891716 0x20005144]) Rn(R13[536891716 0x20005144]) imm32(12) : Rd(R13[536891704 0x20005138]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e37c current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e380 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891716 0x20005144]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e384 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891716 0x20005144]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e388 current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e38c current_sr(+1c) SUB Rd(R13[536891704 0x20005138]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e390 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e394 current_sr(+24) BX Rm(R14[402711580 0x1800e41c]) : CPSR(0x60000093)  
[DONE> core0 pc=0x1800e41c x_unlock_cpu(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e420 x_unlock_cpu(+10) BIC Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[1610612755 0x60000013]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e424 x_unlock_cpu(+14) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1610612755 0x60000013]) : Rd(R0[1610612755 0x60000013]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e428 x_unlock_cpu(+18) BL imm32(-152) type(ARM) : LR(R14[402711596 0x1800e42c]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e398 set_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e39c set_sr(+4) ADD Rd(R11[536891724 0x2000514c]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3a0 set_sr(+8) SUB Rd(R13[536891716 0x20005144]) Rn(R13[536891716 0x20005144]) imm32(12) : Rd(R13[536891704 0x20005138]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3a4 set_sr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891716 0x20005144]) Rt(R0[1610612755 0x60000013]) : Rn(R11[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3a8 set_sr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891716 0x20005144]) Rt(R3[1610612755 0x60000013]) : Rt(R3[1610612755 0x60000013]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3ac set_sr(+14) MSR2 Rn(R3[1610612755 0x60000013]) mask(0x9) write_spsr(0) : CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3b0 set_sr(+18) SUB Rd(R13[536891704 0x20005138]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3b4 set_sr(+1c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800e3b8 set_sr(+20) BX Rm(R14[402711596 0x1800e42c]) : CPSR(0x60000093)  
[DONE> core0 pc=0x1800e42c x_unlock_cpu(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891720 0x20005148]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800ea04 wai_sem(+104) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1610612755 0x60000013]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800ea08 wai_sem(+108) MOV Rd(R0[1610612755 0x60000013]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800ea0c wai_sem(+10c) SUB Rd(R13[536891728 0x20005150]) Rn(R11[536891756 0x2000516c]) imm32(4) : Rd(R13[536891752 0x20005168]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1800ea10 wai_sem(+110) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891752 0x20005168]) : SP(R13[536891760 0x20005170]) CPSR(0x60000093)  
[DONE> core0 pc=0x180083cc serial_rea_dat(+e8) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[0 0x0]) : Rn(R11[536891804 0x2000519c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180083d0 serial_rea_dat(+ec) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180083d4 serial_rea_dat(+f0) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180083d8 serial_rea_dat(+f4) B GE imm32(16) PC(R15[402686944 0x180083e0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180083f0 serial_rea_dat(+10c) SUB Rd(R3[0 0x0]) Rn(R11[536891804 0x2000519c]) imm32(25) : Rd(R3[536891779 0x20005183]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180083f4 serial_rea_dat(+110) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[0 0x0]) : Rt(R0[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x180083f8 serial_rea_dat(+114) MOV Rd(R1[536920436 0x2000c174]) Rm(R3[536891779 0x20005183]) : Rd(R1[536891779 0x20005183]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180083fc serial_rea_dat(+118) BL imm32(-636) type(ARM) : LR(R14[402686976 0x18008400]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008188 serial_rea_chr(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891760 0x20005170]) : SP(R13[536891752 0x20005168]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800818c serial_rea_chr(+4) ADD Rd(R11[536891804 0x2000519c]) SP(R13[536891752 0x20005168]) imm32(4) : Rd(R11[536891756 0x2000516c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18008190 serial_rea_chr(+8) SUB Rd(R13[536891752 0x20005168]) Rn(R13[536891752 0x20005168]) imm32(16) : Rd(R13[536891736 0x20005158]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008194 serial_rea_chr(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R0[536874344 0x20000d68]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008198 serial_rea_chr(+10) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R1[536891779 0x20005183]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800819c serial_rea_chr(+14) BL imm32(33748) type(ARM) : LR(R14[402686368 0x180081a0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010578 loc_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891736 0x20005158]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x1801057c loc_cpu(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891728 0x20005150]) imm32(4) : Rd(R11[536891732 0x20005154]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010580 loc_cpu(+8) SUB Rd(R13[536891728 0x20005150]) Rn(R13[536891728 0x20005150]) imm32(8) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010584 loc_cpu(+c) BL imm32(-860) type(ARM) : LR(R14[402720136 0x18010588]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010230 sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010234 sense_context(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010238 sense_context(+8) MOVW Rd(R3[536891779 0x20005183]) imm32(49556) : Rd(R3[49556 0xc194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801023c sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010240 sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010244 sense_context(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010248 sense_context(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1801024c sense_context(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010250 sense_context(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010254 sense_context(+24) MOV Rd(R0[536874344 0x20000d68]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010258 sense_context(+28) SUB Rd(R13[536891716 0x20005144]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801025c sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010260 sense_context(+30) BX Rm(R14[402720136 0x18010588]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18010588 loc_cpu(+10) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801058c loc_cpu(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010590 loc_cpu(+18) B EQ imm32(8) PC(R15[402720152 0x18010598]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180105a0 loc_cpu(+28) BL imm32(-772) type(ARM) : LR(R14[402720164 0x180105a4]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a4 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a8 x_sense_lock(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180102ac x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402719408 0x180102b0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e4 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e8 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180101ec current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180101f0 current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f4 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f8 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101fc current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010200 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010204 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010208 current_sr(+24) BX Rm(R14[402719408 0x180102b0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180102b0 x_sense_lock(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b4 x_sense_lock(+10) AND Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b8 x_sense_lock(+14) CMP Rn(R3[128 0x80]) imm32(0) : compare(128) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x180102bc x_sense_lock(+18) MOV NE Rd(R3[128 0x80]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102c0 x_sense_lock(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180102c4 x_sense_lock(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102c8 x_sense_lock(+24) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102cc x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105a4 loc_cpu(+2c) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105a8 loc_cpu(+30) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105ac loc_cpu(+34) B NE imm32(0) PC(R15[402720180 0x180105b4]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180105b4 loc_cpu(+3c) MOV Rd(R3[1 0x1]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105b8 loc_cpu(+40) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rn(R11[536891732 0x20005154]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105bc loc_cpu(+44) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x180105c0 loc_cpu(+48) MOV Rd(R0[1 0x1]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105c4 loc_cpu(+4c) SUB Rd(R13[536891720 0x20005148]) Rn(R11[536891732 0x20005154]) imm32(4) : Rd(R13[536891728 0x20005150]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180105c8 loc_cpu(+50) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891728 0x20005150]) : SP(R13[536891736 0x20005158]) CPSR(0x20000093)  
[DONE> core0 pc=0x180081a0 serial_rea_chr(+18) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180081a4 serial_rea_chr(+1c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x180081a8 serial_rea_chr(+20) B GE imm32(12) PC(R15[402686384 0x180081b0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180081bc serial_rea_chr(+34) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081c0 serial_rea_chr(+38) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081c4 serial_rea_chr(+3c) LDR imm32(12) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R2[536920620 0x2000c22c]) : Rt(R2[536873208 0x200008f8]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081c8 serial_rea_chr(+40) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[402730264 0x18012d18]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081cc serial_rea_chr(+44) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180081d0 serial_rea_chr(+48) ADD Rd(R3[0 0x0]) Rn(R2[536873208 0x200008f8]) Rm(R3[0 0x0]) SRType(LSL) shift_n(0) : Rd(R3[536873208 0x200008f8]) CF[0100] CPSR(0x93)  
[DONE> core0 pc=0x180081d4 serial_rea_chr(+4c) LDRB imm32(0) add(1) index(1) wback(0) Rn(R3[536873208 0x200008f8]) Rt(R2[536873208 0x200008f8]) : Rt(R2[49 0x31]) CPSR(0x93)  
[DONE> core0 pc=0x180081d8 serial_rea_chr(+50) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536873208 0x200008f8]) : Rt(R3[536891779 0x20005183]) CPSR(0x93)  
[DONE> core0 pc=0x180081dc serial_rea_chr(+54) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536891779 0x20005183]) Rt(R2[49 0x31]) : Rn(R3[536891779 0x20005183]) CPSR(0x93)  
[DONE> core0 pc=0x180081e0 serial_rea_chr(+58) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536891779 0x20005183]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x180081e4 serial_rea_chr(+5c) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x93)  
[DONE> core0 pc=0x180081e8 serial_rea_chr(+60) ADD Rd(R2[49 0x31]) Rn(R3[0 0x0]) imm32(1) : Rd(R2[1 0x1]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180081ec serial_rea_chr(+64) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x180081f0 serial_rea_chr(+68) STR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rn(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x180081f4 serial_rea_chr(+6c) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x180081f8 serial_rea_chr(+70) LDR imm32(20) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[1 0x1]) : Rt(R2[1 0x1]) CPSR(0x93)  
[DONE> core0 pc=0x180081fc serial_rea_chr(+74) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x93)  
[DONE> core0 pc=0x18008200 serial_rea_chr(+78) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[402730264 0x18012d18]) CPSR(0x93)  
[DONE> core0 pc=0x18008204 serial_rea_chr(+7c) LDR imm32(8) add(1) index(1) wback(0) Rn(R3[402730264 0x18012d18]) Rt(R3[402730264 0x18012d18]) : Rt(R3[256 0x100]) CPSR(0x93)  
[DONE> core0 pc=0x18008208 serial_rea_chr(+80) CMP Rn(R2[1 0x1]) Rm(R3[256 0x100]) SRType(LSL) shift_n(0) : compare(-255) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x1800820c serial_rea_chr(+84) B NE imm32(8) PC(R15[402686484 0x18008214]) : CPSR(0x80000093)  
[DONE> core0 pc=0x1800821c serial_rea_chr(+94) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[256 0x100]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008220 serial_rea_chr(+98) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1 0x1]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008224 serial_rea_chr(+9c) SUB Rd(R2[1 0x1]) Rn(R3[1 0x1]) imm32(1) : Rd(R2[0 0x0]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x18008228 serial_rea_chr(+a0) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x1800822c serial_rea_chr(+a4) STR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R2[0 0x0]) : Rn(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008230 serial_rea_chr(+a8) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[536874344 0x20000d68]) : Rt(R3[536874344 0x20000d68]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008234 serial_rea_chr(+ac) LDR imm32(28) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008238 serial_rea_chr(+b0) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000093)  
[DONE> core0 pc=0x1800823c serial_rea_chr(+b4) MOV EQ Rd(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008240 serial_rea_chr(+b8) MOV NE Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x18008244 serial_rea_chr(+bc) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008248 serial_rea_chr(+c0) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800824c serial_rea_chr(+c4) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008250 serial_rea_chr(+c8) LDR imm32(36) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008254 serial_rea_chr(+cc) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008258 serial_rea_chr(+d0) B EQ imm32(76) PC(R15[402686560 0x18008260]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180082ac serial_rea_chr(+124) BL imm32(33644) type(ARM) : LR(R14[402686640 0x180082b0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010620 unl_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891736 0x20005158]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010624 unl_cpu(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891728 0x20005150]) imm32(4) : Rd(R11[536891732 0x20005154]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010628 unl_cpu(+8) SUB Rd(R13[536891728 0x20005150]) Rn(R13[536891728 0x20005150]) imm32(8) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801062c unl_cpu(+c) BL imm32(-1028) type(ARM) : LR(R14[402720304 0x18010630]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010230 sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891720 0x20005148]) : SP(R13[536891716 0x20005144]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010234 sense_context(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891716 0x20005144]) imm32(0) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x18010238 sense_context(+8) MOVW Rd(R3[0 0x0]) imm32(49556) : Rd(R3[49556 0xc194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801023c sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010240 sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010244 sense_context(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010248 sense_context(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1801024c sense_context(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010250 sense_context(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010254 sense_context(+24) MOV Rd(R0[0 0x0]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010258 sense_context(+28) SUB Rd(R13[536891716 0x20005144]) Rn(R11[536891716 0x20005144]) imm32(0) : Rd(R13[536891716 0x20005144]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801025c sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891716 0x20005144]) : SP(R13[536891720 0x20005148]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010260 sense_context(+30) BX Rm(R14[402720304 0x18010630]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18010630 unl_cpu(+10) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010634 unl_cpu(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010638 unl_cpu(+18) B EQ imm32(8) PC(R15[402720320 0x18010640]) : CPSR(0x60000093)  
[DONE> core0 pc=0x18010648 unl_cpu(+28) BL imm32(-940) type(ARM) : LR(R14[402720332 0x1801064c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a4 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a8 x_sense_lock(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180102ac x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402719408 0x180102b0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e4 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e8 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180101ec current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180101f0 current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f4 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f8 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101fc current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010200 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010204 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010208 current_sr(+24) BX Rm(R14[402719408 0x180102b0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180102b0 x_sense_lock(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b4 x_sense_lock(+10) AND Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b8 x_sense_lock(+14) CMP Rn(R3[128 0x80]) imm32(0) : compare(128) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x180102bc x_sense_lock(+18) MOV NE Rd(R3[128 0x80]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102c0 x_sense_lock(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180102c4 x_sense_lock(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102c8 x_sense_lock(+24) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102cc x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801064c unl_cpu(+2c) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010650 unl_cpu(+30) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010654 unl_cpu(+34) B EQ imm32(0) PC(R15[402720348 0x1801065c]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18010658 unl_cpu(+38) BL imm32(-988) type(ARM) : LR(R14[402720348 0x1801065c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010284 x_unlock_cpu(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891720 0x20005148]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010288 x_unlock_cpu(+4) ADD Rd(R11[536891732 0x20005154]) SP(R13[536891712 0x20005140]) imm32(4) : Rd(R11[536891716 0x20005144]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x1801028c x_unlock_cpu(+8) BL imm32(-176) type(ARM) : LR(R14[402719376 0x18010290]) CPSR(0x20000093)  
[DONE> core0 pc=0x180101e4 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180101e8 current_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x180101ec current_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180101f0 current_sr(+c) MRS Rd(R3[1 0x1]) : Rd(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x180101f4 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536871059 0x20000093]) : Rn(R11[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180101f8 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536871059 0x20000093]) : Rt(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x180101fc current_sr(+18) MOV Rd(R0[1 0x1]) Rm(R3[536871059 0x20000093]) : Rd(R0[536871059 0x20000093]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010200 current_sr(+1c) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010204 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010208 current_sr(+24) BX Rm(R14[402719376 0x18010290]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18010290 x_unlock_cpu(+c) MOV Rd(R3[536871059 0x20000093]) Rm(R0[536871059 0x20000093]) : Rd(R3[536871059 0x20000093]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010294 x_unlock_cpu(+10) BIC Rd(R3[536871059 0x20000093]) Rn(R3[536871059 0x20000093]) imm32(128) : Rd(R3[536870931 0x20000013]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010298 x_unlock_cpu(+14) MOV Rd(R0[536871059 0x20000093]) Rm(R3[536870931 0x20000013]) : Rd(R0[536870931 0x20000013]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1801029c x_unlock_cpu(+18) BL imm32(-152) type(ARM) : LR(R14[402719392 0x180102a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801020c set_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891712 0x20005140]) : SP(R13[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010210 set_sr(+4) ADD Rd(R11[536891716 0x20005144]) SP(R13[536891708 0x2000513c]) imm32(0) : Rd(R11[536891708 0x2000513c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18010214 set_sr(+8) SUB Rd(R13[536891708 0x2000513c]) Rn(R13[536891708 0x2000513c]) imm32(12) : Rd(R13[536891696 0x20005130]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010218 set_sr(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R0[536870931 0x20000013]) : Rn(R11[536891708 0x2000513c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801021c set_sr(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891708 0x2000513c]) Rt(R3[536870931 0x20000013]) : Rt(R3[536870931 0x20000013]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010220 set_sr(+14) MSR2 Rn(R3[536870931 0x20000013]) mask(0x9) write_spsr(0) : CPSR(0x20000093)  
[DONE> core0 pc=0x18010224 set_sr(+18) SUB Rd(R13[536891696 0x20005130]) Rn(R11[536891708 0x2000513c]) imm32(0) : Rd(R13[536891708 0x2000513c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010228 set_sr(+1c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891708 0x2000513c]) : SP(R13[536891712 0x20005140]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801022c set_sr(+20) BX Rm(R14[402719392 0x180102a0]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180102a0 x_unlock_cpu(+1c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891712 0x20005140]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x1801065c unl_cpu(+3c) MOV Rd(R3[536870931 0x20000013]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010660 unl_cpu(+40) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rn(R11[536891732 0x20005154]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010664 unl_cpu(+44) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[0 0x0]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18010668 unl_cpu(+48) MOV Rd(R0[536870931 0x20000013]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1801066c unl_cpu(+4c) SUB Rd(R13[536891720 0x20005148]) Rn(R11[536891732 0x20005154]) imm32(4) : Rd(R13[536891728 0x20005150]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18010670 unl_cpu(+50) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891728 0x20005150]) : SP(R13[536891736 0x20005158]) CPSR(0x20000093)  
[DONE> core0 pc=0x180082b0 serial_rea_chr(+128) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180082b4 serial_rea_chr(+12c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x180082b8 serial_rea_chr(+130) B GE imm32(12) PC(R15[402686656 0x180082c0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180082cc serial_rea_chr(+144) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082d0 serial_rea_chr(+148) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rn(R11[536891756 0x2000516c]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082d4 serial_rea_chr(+14c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x180082d8 serial_rea_chr(+150) MOV Rd(R0[0 0x0]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180082dc serial_rea_chr(+154) SUB Rd(R13[536891736 0x20005158]) Rn(R11[536891756 0x2000516c]) imm32(4) : Rd(R13[536891752 0x20005168]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180082e0 serial_rea_chr(+158) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891752 0x20005168]) : SP(R13[536891760 0x20005170]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008400 serial_rea_dat(+11c) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008404 serial_rea_dat(+120) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008408 serial_rea_dat(+124) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x1800840c serial_rea_dat(+128) B GE imm32(8) PC(R15[402686996 0x18008414]) : CPSR(0x20000093)  
[DONE> core0 pc=0x1800841c serial_rea_dat(+138) LDR imm32(36) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[536891851 0x200051cb]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008420 serial_rea_dat(+13c) ADD Rd(R2[0 0x0]) Rn(R3[536891851 0x200051cb]) imm32(1) : Rd(R2[536891852 0x200051cc]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18008424 serial_rea_dat(+140) STR imm32(36) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[536891852 0x200051cc]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008428 serial_rea_dat(+144) LDRB imm32(25) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[536891852 0x200051cc]) : Rt(R2[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800842c serial_rea_dat(+148) STRB imm32(0) add(1) index(1) wback(0) Rn(R3[536891851 0x200051cb]) Rt(R2[49 0x31]) : Rn(R3[536891851 0x200051cb]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008430 serial_rea_dat(+14c) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[536891851 0x200051cb]) : Rt(R3[0 0x0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008434 serial_rea_dat(+150) ADD Rd(R3[0 0x0]) Rn(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18008438 serial_rea_dat(+154) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800843c serial_rea_dat(+158) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008440 serial_rea_dat(+15c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008444 serial_rea_dat(+160) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[536874344 0x20000d68]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008448 serial_rea_dat(+164) LDR imm32(16) add(1) index(1) wback(0) Rn(R3[536874344 0x20000d68]) Rt(R3[536874344 0x20000d68]) : Rt(R3[1296 0x510]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800844c serial_rea_dat(+168) AND Rd(R3[1296 0x510]) Rn(R3[1296 0x510]) imm32(1) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008450 serial_rea_dat(+16c) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0010] CPSR(0x60000093)  
[DONE> core0 pc=0x18008454 serial_rea_dat(+170) B EQ imm32(156) PC(R15[402687068 0x1800845c]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180084f8 serial_rea_dat(+214) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[49 0x31]) : Rt(R2[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x180084fc serial_rea_dat(+218) LDR imm32(40) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x18008500 serial_rea_dat(+21c) CMP Rn(R2[1 0x1]) Rm(R3[1 0x1]) SRType(LSL) shift_n(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18008504 serial_rea_dat(+220) B CC imm32(-352) PC(R15[402687244 0x1800850c]) : CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x18008508 serial_rea_dat(+224) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800850c serial_rea_dat(+228) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x18008510 serial_rea_dat(+22c) B NE imm32(44) PC(R15[402687256 0x18008518]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008544 serial_rea_dat(+260) MOV Rd(R3[1 0x1]) imm32(0) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008548 serial_rea_dat(+264) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800854c serial_rea_dat(+268) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008550 serial_rea_dat(+26c) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008554 serial_rea_dat(+270) B EQ imm32(4) PC(R15[402687324 0x1800855c]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18008558 serial_rea_dat(+274) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800855c serial_rea_dat(+278) B imm32(0) PC(R15[402687332 0x18008564]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008564 serial_rea_dat(+280) MOV Rd(R0[1 0x1]) Rm(R0[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008568 serial_rea_dat(+284) MOV Rd(R0[1 0x1]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800856c serial_rea_dat(+288) SUB Rd(R13[536891760 0x20005170]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008570 serial_rea_dat(+28c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e50 main_task(+194) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e54 main_task(+198) MOVW Rd(R0[1 0x1]) imm32(8456) : Rd(R0[8456 0x2108]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e58 main_task(+19c) MOVT Rd(R0[8456 0x2108]) imm16(6145) : Rd(R0[402727176 0x18012108]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e5c main_task(+1a0) MOV Rd(R1[536891779 0x20005183]) imm32(380) : Rd(R1[380 0x17c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e60 main_task(+1a4) MOVW Rd(R2[1 0x1]) imm32(9420) : Rd(R2[9420 0x24cc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e64 main_task(+1a8) MOVT Rd(R2[9420 0x24cc]) imm16(6145) : Rd(R2[402728140 0x180124cc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e68 main_task(+1ac) BL imm32(-2344) type(ARM) : LR(R14[402673260 0x18004e6c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004548 svc_perror(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891808 0x200051a0]) : SP(R13[536891800 0x20005198]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800454c svc_perror(+4) ADD Rd(R11[536891868 0x200051dc]) SP(R13[536891800 0x20005198]) imm32(4) : Rd(R11[536891804 0x2000519c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18004550 svc_perror(+8) SUB Rd(R13[536891800 0x20005198]) Rn(R13[536891800 0x20005198]) imm32(24) : Rd(R13[536891776 0x20005180]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004554 svc_perror(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[402727176 0x18012108]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004558 svc_perror(+10) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R1[380 0x17c]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800455c svc_perror(+14) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[402728140 0x180124cc]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004560 svc_perror(+18) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004564 svc_perror(+1c) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004568 svc_perror(+20) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800456c svc_perror(+24) B GE imm32(24) PC(R15[402670964 0x18004574]) : CPSR(0x20000093)  
[DONE> core0 pc=0x1800458c svc_perror(+44) SUB Rd(R13[536891776 0x20005180]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004590 svc_perror(+48) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e6c main_task(+1b0) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[1 0x1]) : Rt(R3[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e70 main_task(+1b4) SUB Rd(R3[49 0x31]) Rn(R3[49 0x31]) imm32(49) : Rd(R3[0 0x0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e74 main_task(+1b8) CMP Rn(R3[0 0x0]) imm32(73) : compare(-73) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e78 main_task(+1bc) LDR LS add(1) index(1) wback(0) SRType(LSL) shift_n(2) Rn(R15[402673280 0x18004e80]) Rt(R15[402673280 0x18004e80]) Rm(R3[0 0x0]) : Rt(R15[402673604 0x18004fc4]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fc4 main_task(+308) MOV Rd(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004fc8 main_task(+30c) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[1 0x1]) : Rn(R11[536891868 0x200051dc]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fcc main_task(+310) MOV Rd(R3[1 0x1]) imm32(2) : Rd(R3[2 0x2]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004fd0 main_task(+314) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[2 0x2]) : Rn(R11[536891868 0x200051dc]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fd4 main_task(+318) B imm32(1592) PC(R15[402673628 0x18004fdc]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18005614 main_task(+958) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[2 0x2]) : Rt(R3[49 0x31]) CPSR(0x80000093)  
[DONE> core0 pc=0x18005618 main_task(+95c) CMP Rn(R3[49 0x31]) imm32(3) : compare(46) CF[1010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800561c main_task(+960) B EQ imm32(8) PC(R15[402675236 0x18005624]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18005620 main_task(+964) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[49 0x31]) : Rt(R3[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005624 main_task(+968) CMP Rn(R3[49 0x31]) imm32(81) : compare(-32) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x18005628 main_task(+96c) B NE imm32(-2036) PC(R15[402675248 0x18005630]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18004e3c main_task(+180) SUB Rd(R3[49 0x31]) Rn(R11[536891868 0x200051dc]) imm32(17) : Rd(R3[536891851 0x200051cb]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e40 main_task(+184) MOV Rd(R0[402727176 0x18012108]) imm32(3) : Rd(R0[3 0x3]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e44 main_task(+188) MOV Rd(R1[380 0x17c]) Rm(R3[536891851 0x200051cb]) : Rd(R1[536891851 0x200051cb]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e48 main_task(+18c) MOV Rd(R2[402728140 0x180124cc]) imm32(1) : Rd(R2[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e4c main_task(+190) BL imm32(13456) type(ARM) : LR(R14[402673232 0x18004e50]) CPSR(0x80000093)  
[DONE> core0 pc=0x180082e4 serial_rea_dat(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891808 0x200051a0]) : SP(R13[536891800 0x20005198]) CPSR(0x80000093)  
[DONE> core0 pc=0x180082e8 serial_rea_dat(+4) ADD Rd(R11[536891868 0x200051dc]) SP(R13[536891800 0x20005198]) imm32(4) : Rd(R11[536891804 0x2000519c]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x180082ec serial_rea_dat(+8) SUB Rd(R13[536891800 0x20005198]) Rn(R13[536891800 0x20005198]) imm32(40) : Rd(R13[536891760 0x20005170]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x180082f0 serial_rea_dat(+c) STR imm32(32) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[3 0x3]) : Rn(R11[536891804 0x2000519c]) CPSR(0x80000093)  
[DONE> core0 pc=0x180082f4 serial_rea_dat(+10) STR imm32(36) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R1[536891851 0x200051cb]) : Rn(R11[536891804 0x2000519c]) CPSR(0x80000093)  
[DONE> core0 pc=0x180082f8 serial_rea_dat(+14) STR imm32(40) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[1 0x1]) : Rn(R11[536891804 0x2000519c]) CPSR(0x80000093)  
[DONE> core0 pc=0x180082fc serial_rea_dat(+18) MOV Rd(R3[536891851 0x200051cb]) imm32(0) : Rd(R3[0 0x0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18008300 serial_rea_dat(+1c) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rn(R11[536891804 0x2000519c]) CPSR(0x80000093)  
[DONE> core0 pc=0x18008304 serial_rea_dat(+20) MOV Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18008308 serial_rea_dat(+24) STRB imm32(25) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[0 0x0]) : Rn(R11[536891804 0x2000519c]) CPSR(0x80000093)  
[DONE> core0 pc=0x1800830c serial_rea_dat(+28) BL imm32(34172) type(ARM) : LR(R14[402686736 0x18008310]) CPSR(0x80000093)  
[DONE> core0 pc=0x18010890 sns_dpn(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891760 0x20005170]) : SP(R13[536891752 0x20005168]) CPSR(0x80000093)  
[DONE> core0 pc=0x18010894 sns_dpn(+4) ADD Rd(R11[536891804 0x2000519c]) SP(R13[536891752 0x20005168]) imm32(4) : Rd(R11[536891756 0x2000516c]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18010898 sns_dpn(+8) SUB Rd(R13[536891752 0x20005168]) Rn(R13[536891752 0x20005168]) imm32(8) : Rd(R13[536891744 0x20005160]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x1801089c sns_dpn(+c) BL imm32(-1652) type(ARM) : LR(R14[402720928 0x180108a0]) CPSR(0x80000093)  
[DONE> core0 pc=0x18010230 sense_context(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891744 0x20005160]) : SP(R13[536891740 0x2000515c]) CPSR(0x80000093)  
[DONE> core0 pc=0x18010234 sense_context(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891740 0x2000515c]) imm32(0) : Rd(R11[536891740 0x2000515c]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18010238 sense_context(+8) MOVW Rd(R3[0 0x0]) imm32(49556) : Rd(R3[49556 0xc194]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x1801023c sense_context(+c) MOVT Rd(R3[49556 0xc194]) imm16(8192) : Rd(R3[536920468 0x2000c194]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18010240 sense_context(+10) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920468 0x2000c194]) Rt(R3[536920468 0x2000c194]) : Rt(R3[0 0x0]) CPSR(0x80000093)  
[DONE> core0 pc=0x18010244 sense_context(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000093)  
[DONE> core0 pc=0x18010248 sense_context(+18) MOV NE Rd(R3[0 0x0]) imm32(1) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x1801024c sense_context(+1c) MOV EQ Rd(R3[0 0x0]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010250 sense_context(+20) UXTB Rd(R3[0 0x0]) rotation(0) Rm(R3[0 0x0]) : Rd(R3[0 0x0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010254 sense_context(+24) MOV Rd(R0[3 0x3]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010258 sense_context(+28) SUB Rd(R13[536891740 0x2000515c]) Rn(R11[536891740 0x2000515c]) imm32(0) : Rd(R13[536891740 0x2000515c]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x1801025c sense_context(+2c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891740 0x2000515c]) : SP(R13[536891744 0x20005160]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010260 sense_context(+30) BX Rm(R14[402720928 0x180108a0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180108a0 sns_dpn(+10) MOV Rd(R3[0 0x0]) Rm(R0[0 0x0]) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180108a4 sns_dpn(+14) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180108a8 sns_dpn(+18) B NE imm32(32) PC(R15[402720944 0x180108b0]) : CPSR(0x60000093) [Skip] 
[DONE> core0 pc=0x180108ac sns_dpn(+1c) BL imm32(-1552) type(ARM) : LR(R14[402720944 0x180108b0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a4 x_sense_lock(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891744 0x20005160]) : SP(R13[536891736 0x20005158]) CPSR(0x60000093)  
[DONE> core0 pc=0x180102a8 x_sense_lock(+4) ADD Rd(R11[536891756 0x2000516c]) SP(R13[536891736 0x20005158]) imm32(4) : Rd(R11[536891740 0x2000515c]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180102ac x_sense_lock(+8) BL imm32(-208) type(ARM) : LR(R14[402719408 0x180102b0]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e4 current_sr(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891736 0x20005158]) : SP(R13[536891732 0x20005154]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101e8 current_sr(+4) ADD Rd(R11[536891740 0x2000515c]) SP(R13[536891732 0x20005154]) imm32(0) : Rd(R11[536891732 0x20005154]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180101ec current_sr(+8) SUB Rd(R13[536891732 0x20005154]) Rn(R13[536891732 0x20005154]) imm32(12) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180101f0 current_sr(+c) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f4 current_sr(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891732 0x20005154]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101f8 current_sr(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891732 0x20005154]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180101fc current_sr(+18) MOV Rd(R0[0 0x0]) Rm(R3[1610612883 0x60000093]) : Rd(R0[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010200 current_sr(+1c) SUB Rd(R13[536891720 0x20005148]) Rn(R11[536891732 0x20005154]) imm32(0) : Rd(R13[536891732 0x20005154]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18010204 current_sr(+20) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891732 0x20005154]) : SP(R13[536891736 0x20005158]) CPSR(0x60000093)  
[DONE> core0 pc=0x18010208 current_sr(+24) BX Rm(R14[402719408 0x180102b0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180102b0 x_sense_lock(+c) MOV Rd(R3[1610612883 0x60000093]) Rm(R0[1610612883 0x60000093]) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b4 x_sense_lock(+10) AND Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(128) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180102b8 x_sense_lock(+14) CMP Rn(R3[128 0x80]) imm32(0) : compare(128) CF[0110] CPSR(0x20000093)  
[DONE> core0 pc=0x180102bc x_sense_lock(+18) MOV NE Rd(R3[128 0x80]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102c0 x_sense_lock(+1c) MOV EQ Rd(R3[1 0x1]) imm32(0) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180102c4 x_sense_lock(+20) UXTB Rd(R3[1 0x1]) rotation(0) Rm(R3[1 0x1]) : Rd(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180102c8 x_sense_lock(+24) MOV Rd(R0[1610612883 0x60000093]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180102cc x_sense_lock(+28) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891736 0x20005158]) : SP(R13[536891744 0x20005160]) CPSR(0x20000093)  
[DONE> core0 pc=0x180108b0 sns_dpn(+20) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180108b4 sns_dpn(+24) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180108b8 sns_dpn(+28) B NE imm32(16) PC(R15[402720960 0x180108c0]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180108d0 sns_dpn(+40) MOV Rd(R3[1 0x1]) imm32(1) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180108d4 sns_dpn(+44) B imm32(0) PC(R15[402720988 0x180108dc]) : CPSR(0x20000093)  
[DONE> core0 pc=0x180108dc sns_dpn(+4c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rn(R11[536891756 0x2000516c]) CPSR(0x20000093)  
[DONE> core0 pc=0x180108e0 sns_dpn(+50) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891756 0x2000516c]) Rt(R3[1 0x1]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x180108e4 sns_dpn(+54) MOV Rd(R0[1 0x1]) Rm(R3[1 0x1]) : Rd(R0[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180108e8 sns_dpn(+58) SUB Rd(R13[536891744 0x20005160]) Rn(R11[536891756 0x2000516c]) imm32(4) : Rd(R13[536891752 0x20005168]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180108ec sns_dpn(+5c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891752 0x20005168]) : SP(R13[536891760 0x20005170]) CPSR(0x20000093)  
[DONE> core0 pc=0x18008310 serial_rea_dat(+2c) MOV Rd(R3[1 0x1]) Rm(R0[1 0x1]) : Rd(R3[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008314 serial_rea_dat(+30) CMP Rn(R3[1 0x1]) imm32(0) : compare(1) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008318 serial_rea_dat(+34) B EQ imm32(4) PC(R15[402686752 0x18008320]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x1800831c serial_rea_dat(+38) MVN Rd(R3[1 0x1]) imm32(24) : Rd(R3[-25 0xffffffe7]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008320 serial_rea_dat(+3c) B imm32(576) PC(R15[402686760 0x18008328]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18008568 serial_rea_dat(+284) MOV Rd(R0[1 0x1]) Rm(R3[-25 0xffffffe7]) : Rd(R0[-25 0xffffffe7]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800856c serial_rea_dat(+288) SUB Rd(R13[536891760 0x20005170]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18008570 serial_rea_dat(+28c) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004e50 main_task(+194) MOV Rd(R3[-25 0xffffffe7]) Rm(R0[-25 0xffffffe7]) : Rd(R3[-25 0xffffffe7]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e54 main_task(+198) MOVW Rd(R0[-25 0xffffffe7]) imm32(8456) : Rd(R0[8456 0x2108]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e58 main_task(+19c) MOVT Rd(R0[8456 0x2108]) imm16(6145) : Rd(R0[402727176 0x18012108]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e5c main_task(+1a0) MOV Rd(R1[536891851 0x200051cb]) imm32(380) : Rd(R1[380 0x17c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e60 main_task(+1a4) MOVW Rd(R2[1 0x1]) imm32(9420) : Rd(R2[9420 0x24cc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e64 main_task(+1a8) MOVT Rd(R2[9420 0x24cc]) imm16(6145) : Rd(R2[402728140 0x180124cc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004e68 main_task(+1ac) BL imm32(-2344) type(ARM) : LR(R14[402673260 0x18004e6c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004548 svc_perror(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891808 0x200051a0]) : SP(R13[536891800 0x20005198]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800454c svc_perror(+4) ADD Rd(R11[536891868 0x200051dc]) SP(R13[536891800 0x20005198]) imm32(4) : Rd(R11[536891804 0x2000519c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18004550 svc_perror(+8) SUB Rd(R13[536891800 0x20005198]) Rn(R13[536891800 0x20005198]) imm32(24) : Rd(R13[536891776 0x20005180]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18004554 svc_perror(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R0[402727176 0x18012108]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004558 svc_perror(+10) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R1[380 0x17c]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800455c svc_perror(+14) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[402728140 0x180124cc]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004560 svc_perror(+18) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[-25 0xffffffe7]) : Rn(R11[536891804 0x2000519c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004564 svc_perror(+1c) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[-25 0xffffffe7]) : Rt(R3[-25 0xffffffe7]) CPSR(0x20000093)  
[DONE> core0 pc=0x18004568 svc_perror(+20) CMP Rn(R3[-25 0xffffffe7]) imm32(0) : compare(-25) CF[0010] CPSR(0xa0000093)  
[DONE> core0 pc=0x1800456c svc_perror(+24) B GE imm32(24) PC(R15[402670964 0x18004574]) : CPSR(0xa0000093) [Skip] 
[DONE> core0 pc=0x18004570 svc_perror(+28) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[-25 0xffffffe7]) : Rt(R3[-25 0xffffffe7]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18004574 svc_perror(+2c) STR imm32(0) add(1) index(1) wback(0) Rn(R13[536891776 0x20005180]) Rt(R3[-25 0xffffffe7]) : Rn(R13[536891776 0x20005180]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18004578 svc_perror(+30) MOV Rd(R0[402727176 0x18012108]) imm32(3) : Rd(R0[3 0x3]) CF[1010] CPSR(0xa0000093)  
[DONE> core0 pc=0x1800457c svc_perror(+34) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R1[380 0x17c]) : Rt(R1[402727176 0x18012108]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18004580 svc_perror(+38) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R2[402728140 0x180124cc]) : Rt(R2[380 0x17c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18004584 svc_perror(+3c) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891804 0x2000519c]) Rt(R3[-25 0xffffffe7]) : Rt(R3[402728140 0x180124cc]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18004588 svc_perror(+40) BL imm32(6680) type(ARM) : LR(R14[402670988 0x1800458c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fa8 t_perror(+0) PUSH bitcount(3) UnalignedAllowd(0) rlist(0x4810) SP(R13[536891776 0x20005180]) : SP(R13[536891764 0x20005174]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fac t_perror(+4) ADD Rd(R11[536891804 0x2000519c]) SP(R13[536891764 0x20005174]) imm32(8) : Rd(R11[536891772 0x2000517c]) CF[1000] CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fb0 t_perror(+8) SUB Rd(R13[536891764 0x20005174]) Rn(R13[536891764 0x20005174]) imm32(36) : Rd(R13[536891728 0x20005150]) CF[1010] CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fb4 t_perror(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R0[3 0x3]) : Rn(R11[536891772 0x2000517c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fb8 t_perror(+10) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R1[402727176 0x18012108]) : Rn(R11[536891772 0x2000517c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fbc t_perror(+14) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R2[380 0x17c]) : Rn(R11[536891772 0x2000517c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fc0 t_perror(+18) STR imm32(28) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R3[402728140 0x180124cc]) : Rn(R11[536891772 0x2000517c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fc4 t_perror(+1c) MOVW Rd(R4[402723840 0x18011400]) imm32(10636) : Rd(R4[10636 0x298c]) CF[1010] CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fc8 t_perror(+20) MOVT Rd(R4[10636 0x298c]) imm16(6145) : Rd(R4[402729356 0x1801298c]) CF[1010] CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fcc t_perror(+24) LDR imm32(4) add(1) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R0[3 0x3]) : Rt(R0[-25 0xffffffe7]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18005fd0 t_perror(+28) BL imm32(68) type(ARM) : LR(R14[402677716 0x18005fd4]) CPSR(0xa0000093)  
[DONE> core0 pc=0x1800601c itron_strerror(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891728 0x20005150]) : SP(R13[536891724 0x2000514c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18006020 itron_strerror(+4) ADD Rd(R11[536891772 0x2000517c]) SP(R13[536891724 0x2000514c]) imm32(0) : Rd(R11[536891724 0x2000514c]) CF[1000] CPSR(0xa0000093)  
[DONE> core0 pc=0x18006024 itron_strerror(+8) SUB Rd(R13[536891724 0x2000514c]) Rn(R13[536891724 0x2000514c]) imm32(12) : Rd(R13[536891712 0x20005140]) CF[1010] CPSR(0xa0000093)  
[DONE> core0 pc=0x18006028 itron_strerror(+c) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R0[-25 0xffffffe7]) : Rn(R11[536891724 0x2000514c]) CPSR(0xa0000093)  
[DONE> core0 pc=0x1800602c itron_strerror(+10) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402728140 0x180124cc]) : Rt(R3[-25 0xffffffe7]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18006030 itron_strerror(+14) UXTB Rd(R3[-25 0xffffffe7]) rotation(0) Rm(R3[-25 0xffffffe7]) : Rd(R3[231 0xe7]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18006034 itron_strerror(+18) SXTB Rd(R3[231 0xe7]) rotation(0) Rm(R3[231 0xe7]) : Rd(R3[-25 0xffffffe7]) CPSR(0xa0000093)  
[DONE> core0 pc=0x18006038 itron_strerror(+1c) ADD Rd(R3[231 0xe7]) Rn(R3[231 0xe7]) imm32(58) : Rd(R3[289 0x121]) CF[1000] CPSR(0xa0000093)  
[DONE> core0 pc=0x1800603c itron_strerror(+20) CMP Rn(R3[289 0x121]) imm32(58) : compare(231) CF[1010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006040 itron_strerror(+24) LDR LS add(1) index(1) wback(0) SRType(LSL) shift_n(2) Rn(R15[402677832 0x18006048]) Rt(R15[402677832 0x18006048]) Rm(R3[289 0x121]) : Rt(R15[402677832 0x18006048]) CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18006044 itron_strerror(+28) B imm32(508) PC(R15[402677836 0x1800604c]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18006248 itron_strerror(+22c) MOVW Rd(R3[289 0x121]) imm32(10868) : Rd(R3[10868 0x2a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800624c itron_strerror(+230) MOVT Rd(R3[10868 0x2a74]) imm16(6145) : Rd(R3[402729588 0x18012a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006250 itron_strerror(+234) MOV Rd(R0[-25 0xffffffe7]) Rm(R3[402729588 0x18012a74]) : Rd(R0[402729588 0x18012a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006254 itron_strerror(+238) SUB Rd(R13[536891712 0x20005140]) Rn(R11[536891724 0x2000514c]) imm32(0) : Rd(R13[536891724 0x2000514c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006258 itron_strerror(+23c) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891724 0x2000514c]) : SP(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800625c itron_strerror(+240) BX Rm(R14[402677716 0x18005fd4]) : CPSR(0x20000093)  
[DONE> core0 pc=0x18005fd4 t_perror(+2c) MOV Rd(R3[402729588 0x18012a74]) Rm(R0[402729588 0x18012a74]) : Rd(R3[402729588 0x18012a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005fd8 t_perror(+30) MOV Rd(R12[536871168 0x20000100]) Rm(R3[402729588 0x18012a74]) : Rd(R12[402729588 0x18012a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005fdc t_perror(+34) LDR imm32(4) add(1) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R3[402729588 0x18012a74]) : Rt(R3[-25 0xffffffe7]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005fe0 t_perror(+38) ASR Rd(R1[402727176 0x18012108]) SRType(ASR) shift_n(8) Rm(R3[-25 0xffffffe7]) : Rd(R1[-1 0xffffffff]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005fe4 t_perror(+3c) LDR imm32(28) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R2[380 0x17c]) : Rt(R2[402728140 0x180124cc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005fe8 t_perror(+40) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R3[-25 0xffffffe7]) : Rt(R3[402727176 0x18012108]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005fec t_perror(+44) STR imm32(0) add(1) index(1) wback(0) Rn(R13[536891728 0x20005150]) Rt(R1[-1 0xffffffff]) : Rn(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005ff0 t_perror(+48) STR imm32(4) add(1) index(1) wback(0) Rn(R13[536891728 0x20005150]) Rt(R2[402728140 0x180124cc]) : Rn(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005ff4 t_perror(+4c) LDR imm32(24) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R2[402728140 0x180124cc]) : Rt(R2[380 0x17c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005ff8 t_perror(+50) STR imm32(8) add(1) index(1) wback(0) Rn(R13[536891728 0x20005150]) Rt(R2[380 0x17c]) : Rn(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005ffc t_perror(+54) STR imm32(12) add(1) index(1) wback(0) Rn(R13[536891728 0x20005150]) Rt(R3[402727176 0x18012108]) : Rn(R13[536891728 0x20005150]) CPSR(0x20000093)  
[DONE> core0 pc=0x18006000 t_perror(+58) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891772 0x2000517c]) Rt(R0[402729588 0x18012a74]) : Rt(R0[3 0x3]) CPSR(0x20000093)  
[DONE> core0 pc=0x18006004 t_perror(+5c) MOV Rd(R1[-1 0xffffffff]) imm32(1) : Rd(R1[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006008 t_perror(+60) MOV Rd(R2[380 0x17c]) Rm(R4[402729356 0x1801298c]) : Rd(R2[402729356 0x1801298c]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800600c t_perror(+64) MOV Rd(R3[402727176 0x18012108]) Rm(R12[402729588 0x18012a74]) : Rd(R3[402729588 0x18012a74]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18006010 t_perror(+68) BL imm32(-220) type(ARM) : LR(R14[402677780 0x18006014]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f3c _syslog_6(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891728 0x20005150]) : SP(R13[536891720 0x20005148]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f40 _syslog_6(+4) ADD Rd(R11[536891772 0x2000517c]) SP(R13[536891720 0x20005148]) imm32(4) : Rd(R11[536891724 0x2000514c]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x18005f44 _syslog_6(+8) SUB Rd(R13[536891720 0x20005148]) Rn(R13[536891720 0x20005148]) imm32(48) : Rd(R13[536891672 0x20005118]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005f48 _syslog_6(+c) STR imm32(40) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R0[3 0x3]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f4c _syslog_6(+10) STR imm32(44) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R1[1 0x1]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f50 _syslog_6(+14) STR imm32(48) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R2[402729356 0x1801298c]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f54 _syslog_6(+18) STR imm32(52) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729588 0x18012a74]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f58 _syslog_6(+1c) LDR imm32(44) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729588 0x18012a74]) : Rt(R3[1 0x1]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f5c _syslog_6(+20) STR imm32(36) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[1 0x1]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f60 _syslog_6(+24) LDR imm32(48) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[1 0x1]) : Rt(R3[402729356 0x1801298c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f64 _syslog_6(+28) STR imm32(28) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729356 0x1801298c]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f68 _syslog_6(+2c) LDR imm32(52) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729356 0x1801298c]) : Rt(R3[402729588 0x18012a74]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f6c _syslog_6(+30) STR imm32(24) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729588 0x18012a74]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f70 _syslog_6(+34) LDR imm32(4) add(1) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402729588 0x18012a74]) : Rt(R3[-1 0xffffffff]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f74 _syslog_6(+38) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[-1 0xffffffff]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f78 _syslog_6(+3c) LDR imm32(8) add(1) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[-1 0xffffffff]) : Rt(R3[402728140 0x180124cc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f7c _syslog_6(+40) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402728140 0x180124cc]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f80 _syslog_6(+44) LDR imm32(12) add(1) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402728140 0x180124cc]) : Rt(R3[380 0x17c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f84 _syslog_6(+48) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[380 0x17c]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f88 _syslog_6(+4c) LDR imm32(16) add(1) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[380 0x17c]) : Rt(R3[402727176 0x18012108]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f8c _syslog_6(+50) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R3[402727176 0x18012108]) : Rn(R11[536891724 0x2000514c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f90 _syslog_6(+54) SUB Rd(R3[402727176 0x18012108]) Rn(R11[536891724 0x2000514c]) imm32(36) : Rd(R3[536891688 0x20005128]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005f94 _syslog_6(+58) LDR imm32(40) add(0) index(1) wback(0) Rn(R11[536891724 0x2000514c]) Rt(R0[3 0x3]) : Rt(R0[3 0x3]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005f98 _syslog_6(+5c) MOV Rd(R1[1 0x1]) Rm(R3[536891688 0x20005128]) : Rd(R1[536891688 0x20005128]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18005f9c _syslog_6(+60) BL imm32(5568) type(ARM) : LR(R14[402677664 0x18005fa0]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007564 syslog_wri_log(+0) PUSH bitcount(2) UnalignedAllowd(0) rlist(0x4800) SP(R13[536891672 0x20005118]) : SP(R13[536891664 0x20005110]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007568 syslog_wri_log(+4) ADD Rd(R11[536891724 0x2000514c]) SP(R13[536891664 0x20005110]) imm32(4) : Rd(R11[536891668 0x20005114]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x1800756c syslog_wri_log(+8) SUB Rd(R13[536891664 0x20005110]) Rn(R13[536891664 0x20005110]) imm32(16) : Rd(R13[536891648 0x20005100]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007570 syslog_wri_log(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R0[3 0x3]) : Rn(R11[536891668 0x20005114]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007574 syslog_wri_log(+10) STR imm32(20) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R1[536891688 0x20005128]) : Rn(R11[536891668 0x20005114]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007578 syslog_wri_log(+14) BL imm32(-300) type(ARM) : LR(R14[402683260 0x1800757c]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007454 TOPPERS_disint(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891648 0x20005100]) : SP(R13[536891644 0x200050fc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007458 TOPPERS_disint(+4) ADD Rd(R11[536891668 0x20005114]) SP(R13[536891644 0x200050fc]) imm32(0) : Rd(R11[536891644 0x200050fc]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x1800745c TOPPERS_disint(+8) SUB Rd(R13[536891644 0x200050fc]) Rn(R13[536891644 0x200050fc]) imm32(12) : Rd(R13[536891632 0x200050f0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007460 TOPPERS_disint(+c) MRS Rd(R3[536891688 0x20005128]) : Rd(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007464 TOPPERS_disint(+10) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[536871059 0x20000093]) : Rn(R11[536891644 0x200050fc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007468 TOPPERS_disint(+14) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[536871059 0x20000093]) : Rt(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800746c TOPPERS_disint(+18) AND Rd(R3[536871059 0x20000093]) Rn(R3[536871059 0x20000093]) imm32(192) : Rd(R3[128 0x80]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007470 TOPPERS_disint(+1c) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[128 0x80]) : Rn(R11[536891644 0x200050fc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007474 TOPPERS_disint(+20) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[128 0x80]) : Rt(R3[536871059 0x20000093]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007478 TOPPERS_disint(+24) ORR Rd(R3[536871059 0x20000093]) Rn(R3[536871059 0x20000093]) imm32(192) : Rd(R3[536871123 0x200000d3]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800747c TOPPERS_disint(+28) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[536871123 0x200000d3]) : Rn(R11[536891644 0x200050fc]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007480 TOPPERS_disint(+2c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[536871123 0x200000d3]) : Rt(R3[536871123 0x200000d3]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007484 TOPPERS_disint(+30) MSR2 Rn(R3[536871123 0x200000d3]) mask(0x9) write_spsr(0) : CPSR(0x20000093)  
[DONE> core0 pc=0x18007488 TOPPERS_disint(+34) LDR imm32(12) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[536871123 0x200000d3]) : Rt(R3[128 0x80]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800748c TOPPERS_disint(+38) MOV Rd(R0[3 0x3]) Rm(R3[128 0x80]) : Rd(R0[128 0x80]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007490 TOPPERS_disint(+3c) SUB Rd(R13[536891632 0x200050f0]) Rn(R11[536891644 0x200050fc]) imm32(0) : Rd(R13[536891644 0x200050fc]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007494 TOPPERS_disint(+40) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891644 0x200050fc]) : SP(R13[536891648 0x20005100]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007498 TOPPERS_disint(+44) BX Rm(R14[402683260 0x1800757c]) : CPSR(0x20000093)  
[DONE> core0 pc=0x1800757c syslog_wri_log(+18) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R0[128 0x80]) : Rn(R11[536891668 0x20005114]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007580 syslog_wri_log(+1c) MOVW Rd(R3[128 0x80]) imm32(49720) : Rd(R3[49720 0xc238]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007584 syslog_wri_log(+20) MOVT Rd(R3[49720 0xc238]) imm16(8192) : Rd(R3[536920632 0x2000c238]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x18007588 syslog_wri_log(+24) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536920632 0x2000c238]) Rt(R2[402729356 0x1801298c]) : Rt(R2[2 0x2]) CPSR(0x20000093)  
[DONE> core0 pc=0x1800758c syslog_wri_log(+28) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R3[536920632 0x2000c238]) : Rt(R3[536891688 0x20005128]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007590 syslog_wri_log(+2c) STR imm32(4) add(1) index(1) wback(0) Rn(R3[536891688 0x20005128]) Rt(R2[2 0x2]) : Rn(R3[536891688 0x20005128]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007594 syslog_wri_log(+30) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R3[536891688 0x20005128]) : Rt(R3[3 0x3]) CPSR(0x20000093)  
[DONE> core0 pc=0x18007598 syslog_wri_log(+34) MOV Rd(R2[2 0x2]) imm32(1) : Rd(R2[1 0x1]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800759c syslog_wri_log(+38) LSL Rd(R2[1 0x1]) Rm(R3[3 0x3]) Rn(R2[1 0x1]) : Rd(R2[8 0x8]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x180075a0 syslog_wri_log(+3c) MOVW Rd(R3[3 0x3]) imm32(1264) : Rd(R3[1264 0x4f0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075a4 syslog_wri_log(+40) MOVT Rd(R3[1264 0x4f0]) imm16(8192) : Rd(R3[536872176 0x200004f0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075a8 syslog_wri_log(+44) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872176 0x200004f0]) Rt(R3[536872176 0x200004f0]) : Rt(R3[127 0x7f]) CPSR(0x20000093)  
[DONE> core0 pc=0x180075ac syslog_wri_log(+48) AND Rd(R3[127 0x7f]) Rn(R3[127 0x7f]) Rm(R2[8 0x8]) SRType(LSL) shift_n(0) : Rd(R3[8 0x8]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075b0 syslog_wri_log(+4c) CMP Rn(R3[8 0x8]) imm32(0) : compare(8) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075b4 syslog_wri_log(+50) B EQ imm32(216) PC(R15[402683324 0x180075bc]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x180075b8 syslog_wri_log(+54) MOVW Rd(R3[8 0x8]) imm32(1256) : Rd(R3[1256 0x4e8]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075bc syslog_wri_log(+58) MOVT Rd(R3[1256 0x4e8]) imm16(8192) : Rd(R3[536872168 0x200004e8]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075c0 syslog_wri_log(+5c) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872168 0x200004e8]) Rt(R2[8 0x8]) : Rt(R2[2 0x2]) CPSR(0x20000093)  
[DONE> core0 pc=0x180075c4 syslog_wri_log(+60) MOVW Rd(R3[536872168 0x200004e8]) imm32(224) : Rd(R3[224 0xe0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075c8 syslog_wri_log(+64) MOVT Rd(R3[224 0xe0]) imm16(8192) : Rd(R3[536871136 0x200000e0]) CF[0010] CPSR(0x20000093)  
[DONE> core0 pc=0x180075cc syslog_wri_log(+68) LDR imm32(20) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R1[536891688 0x20005128]) : Rt(R1[536891688 0x20005128]) CPSR(0x20000093)  
[DONE> core0 pc=0x180075d0 syslog_wri_log(+6c) LSL Rd(R12[402729588 0x18012a74]) SRType(LSL) shift_n(5) Rm(R2[2 0x2]) : Rd(R12[64 0x40]) CF[0000] CPSR(0x20000093)  
[DONE> core0 pc=0x180075d4 syslog_wri_log(+70) ADD Rd(R12[64 0x40]) Rn(R3[536871136 0x200000e0]) Rm(R12[64 0x40]) SRType(LSL) shift_n(0) : Rd(R12[536871200 0x20000120]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180075d8 syslog_wri_log(+74) MOV Rd(R14[402683260 0x1800757c]) Rm(R1[536891688 0x20005128]) : Rd(R14[536891688 0x20005128]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180075dc syslog_wri_log(+78) LDM wback(1) bitcount(4) Rn(R14[536891688 0x20005128]) rlist(0xf) : Rn(R14[536891704 0x20005138]) CPSR(0x93)  
[DONE> core0 pc=0x180075e0 syslog_wri_log(+7c) STM wback(1) bitcount(4) Rn(R12[536871200 0x20000120]) rlist(0xf) : Rn(R12[536871200 0x20000120]) CPSR(0x93)  
[DONE> core0 pc=0x180075e4 syslog_wri_log(+80) LDM wback(0) bitcount(4) Rn(R14[536891704 0x20005138]) rlist(0xf) : Rn(R14[536891704 0x20005138]) CPSR(0x93)  
[DONE> core0 pc=0x180075e8 syslog_wri_log(+84) STM wback(0) bitcount(4) Rn(R12[536871200 0x20000120]) rlist(0xf) : Rn(R12[536871200 0x20000120]) CPSR(0x93)  
[DONE> core0 pc=0x180075ec syslog_wri_log(+88) MOVW Rd(R3[402727176 0x18012108]) imm32(1256) : Rd(R3[1256 0x4e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180075f0 syslog_wri_log(+8c) MOVT Rd(R3[1256 0x4e8]) imm16(8192) : Rd(R3[536872168 0x200004e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180075f4 syslog_wri_log(+90) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872168 0x200004e8]) Rt(R3[536872168 0x200004e8]) : Rt(R3[2 0x2]) CPSR(0x93)  
[DONE> core0 pc=0x180075f8 syslog_wri_log(+94) ADD Rd(R2[380 0x17c]) Rn(R3[2 0x2]) imm32(1) : Rd(R2[3 0x3]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x180075fc syslog_wri_log(+98) MOVW Rd(R3[2 0x2]) imm32(1256) : Rd(R3[1256 0x4e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18007600 syslog_wri_log(+9c) MOVT Rd(R3[1256 0x4e8]) imm16(8192) : Rd(R3[536872168 0x200004e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18007604 syslog_wri_log(+a0) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536872168 0x200004e8]) Rt(R2[3 0x3]) : Rn(R3[536872168 0x200004e8]) CPSR(0x93)  
[DONE> core0 pc=0x18007608 syslog_wri_log(+a4) MOVW Rd(R3[536872168 0x200004e8]) imm32(1256) : Rd(R3[1256 0x4e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x1800760c syslog_wri_log(+a8) MOVT Rd(R3[1256 0x4e8]) imm16(8192) : Rd(R3[536872168 0x200004e8]) CF[0000] CPSR(0x93)  
[DONE> core0 pc=0x18007610 syslog_wri_log(+ac) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872168 0x200004e8]) Rt(R3[536872168 0x200004e8]) : Rt(R3[3 0x3]) CPSR(0x93)  
[DONE> core0 pc=0x18007614 syslog_wri_log(+b0) CMP Rn(R3[3 0x3]) imm32(31) : compare(-28) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007618 syslog_wri_log(+b4) B LS imm32(12) PC(R15[402683424 0x18007620]) : CPSR(0x80000093)  
[DONE> core0 pc=0x1800762c syslog_wri_log(+c8) MOVW Rd(R3[3 0x3]) imm32(1248) : Rd(R3[1248 0x4e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007630 syslog_wri_log(+cc) MOVT Rd(R3[1248 0x4e0]) imm16(8192) : Rd(R3[536872160 0x200004e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007634 syslog_wri_log(+d0) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872160 0x200004e0]) Rt(R3[536872160 0x200004e0]) : Rt(R3[2 0x2]) CPSR(0x80000093)  
[DONE> core0 pc=0x18007638 syslog_wri_log(+d4) CMP Rn(R3[2 0x2]) imm32(31) : compare(-29) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x1800763c syslog_wri_log(+d8) B HI imm32(28) PC(R15[402683460 0x18007644]) : CPSR(0x80000093) [Skip] 
[DONE> core0 pc=0x18007640 syslog_wri_log(+dc) MOVW Rd(R3[2 0x2]) imm32(1248) : Rd(R3[1248 0x4e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007644 syslog_wri_log(+e0) MOVT Rd(R3[1248 0x4e0]) imm16(8192) : Rd(R3[536872160 0x200004e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007648 syslog_wri_log(+e4) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872160 0x200004e0]) Rt(R3[536872160 0x200004e0]) : Rt(R3[2 0x2]) CPSR(0x80000093)  
[DONE> core0 pc=0x1800764c syslog_wri_log(+e8) ADD Rd(R2[3 0x3]) Rn(R3[2 0x2]) imm32(1) : Rd(R2[3 0x3]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007650 syslog_wri_log(+ec) MOVW Rd(R3[2 0x2]) imm32(1248) : Rd(R3[1248 0x4e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007654 syslog_wri_log(+f0) MOVT Rd(R3[1248 0x4e0]) imm16(8192) : Rd(R3[536872160 0x200004e0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007658 syslog_wri_log(+f4) STR imm32(0) add(1) index(1) wback(0) Rn(R3[536872160 0x200004e0]) Rt(R2[3 0x3]) : Rn(R3[536872160 0x200004e0]) CPSR(0x80000093)  
[DONE> core0 pc=0x1800765c syslog_wri_log(+f8) B imm32(48) PC(R15[402683492 0x18007664]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18007694 syslog_wri_log(+130) MOVW Rd(R3[536872160 0x200004e0]) imm32(1268) : Rd(R3[1268 0x4f4]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18007698 syslog_wri_log(+134) MOVT Rd(R3[1268 0x4f4]) imm16(8192) : Rd(R3[536872180 0x200004f4]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x1800769c syslog_wri_log(+138) LDR imm32(0) add(1) index(1) wback(0) Rn(R3[536872180 0x200004f4]) Rt(R3[536872180 0x200004f4]) : Rt(R3[-2 0xfffffffe]) CPSR(0x80000093)  
[DONE> core0 pc=0x180076a0 syslog_wri_log(+13c) MVN Rd(R2[3 0x3]) Rm(R3[-2 0xfffffffe]) SRType(LSL) shift_n(0) : Rd(R2[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x180076a4 syslog_wri_log(+140) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R3[-2 0xfffffffe]) : Rt(R3[3 0x3]) CPSR(0x80000093)  
[DONE> core0 pc=0x180076a8 syslog_wri_log(+144) MOV Rd(R1[402728140 0x180124cc]) imm32(1) : Rd(R1[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x180076ac syslog_wri_log(+148) LSL Rd(R3[3 0x3]) Rm(R3[3 0x3]) Rn(R1[1 0x1]) : Rd(R3[8 0x8]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x180076b0 syslog_wri_log(+14c) AND Rd(R3[8 0x8]) Rn(R3[8 0x8]) Rm(R2[1 0x1]) SRType(LSL) shift_n(0) : Rd(R3[0 0x0]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x180076b4 syslog_wri_log(+150) CMP Rn(R3[0 0x0]) imm32(0) : compare(0) CF[1010] CPSR(0x60000093)  
[DONE> core0 pc=0x180076b8 syslog_wri_log(+154) B EQ imm32(20) PC(R15[402683584 0x180076c0]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180076d4 syslog_wri_log(+170) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891668 0x20005114]) Rt(R0[-1 0xffffffff]) : Rt(R0[128 0x80]) CPSR(0x60000093)  
[DONE> core0 pc=0x180076d8 syslog_wri_log(+174) BL imm32(-580) type(ARM) : LR(R14[402683612 0x180076dc]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800749c TOPPERS_set_fiq_irq(+0) PUSH bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891648 0x20005100]) : SP(R13[536891644 0x200050fc]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074a0 TOPPERS_set_fiq_irq(+4) ADD Rd(R11[536891668 0x20005114]) SP(R13[536891644 0x200050fc]) imm32(0) : Rd(R11[536891644 0x200050fc]) CF[0100] CPSR(0x60000093)  
[DONE> core0 pc=0x180074a4 TOPPERS_set_fiq_irq(+8) SUB Rd(R13[536891644 0x200050fc]) Rn(R13[536891644 0x200050fc]) imm32(20) : Rd(R13[536891624 0x200050e8]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180074a8 TOPPERS_set_fiq_irq(+c) STR imm32(16) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R0[128 0x80]) : Rn(R11[536891644 0x200050fc]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074ac TOPPERS_set_fiq_irq(+10) MRS Rd(R3[0 0x0]) : Rd(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074b0 TOPPERS_set_fiq_irq(+14) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891644 0x200050fc]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074b4 TOPPERS_set_fiq_irq(+18) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074b8 TOPPERS_set_fiq_irq(+1c) BIC Rd(R3[1610612883 0x60000093]) Rn(R3[1610612883 0x60000093]) imm32(192) : Rd(R3[1610612755 0x60000013]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180074bc TOPPERS_set_fiq_irq(+20) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612755 0x60000013]) : Rn(R11[536891644 0x200050fc]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074c0 TOPPERS_set_fiq_irq(+24) LDR imm32(16) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612755 0x60000013]) : Rt(R3[128 0x80]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074c4 TOPPERS_set_fiq_irq(+28) AND Rd(R3[128 0x80]) Rn(R3[128 0x80]) imm32(192) : Rd(R3[128 0x80]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180074c8 TOPPERS_set_fiq_irq(+2c) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R2[1 0x1]) : Rt(R2[1610612755 0x60000013]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074cc TOPPERS_set_fiq_irq(+30) ORR Rd(R3[128 0x80]) Rn(R2[1610612755 0x60000013]) Rm(R3[128 0x80]) SRType(LSL) shift_n(0) : Rd(R3[1610612883 0x60000093]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180074d0 TOPPERS_set_fiq_irq(+34) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612883 0x60000093]) : Rn(R11[536891644 0x200050fc]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074d4 TOPPERS_set_fiq_irq(+38) LDR imm32(8) add(0) index(1) wback(0) Rn(R11[536891644 0x200050fc]) Rt(R3[1610612883 0x60000093]) : Rt(R3[1610612883 0x60000093]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074d8 TOPPERS_set_fiq_irq(+3c) MSR2 Rn(R3[1610612883 0x60000093]) mask(0x9) write_spsr(0) : CPSR(0x60000093)  
[DONE> core0 pc=0x180074dc TOPPERS_set_fiq_irq(+40) SUB Rd(R13[536891624 0x200050e8]) Rn(R11[536891644 0x200050fc]) imm32(0) : Rd(R13[536891644 0x200050fc]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180074e0 TOPPERS_set_fiq_irq(+44) POP bitcount(1) UnalignedAllowd(1) rlist(0x800) SP(R13[536891644 0x200050fc]) : SP(R13[536891648 0x20005100]) CPSR(0x60000093)  
[DONE> core0 pc=0x180074e4 TOPPERS_set_fiq_irq(+48) BX Rm(R14[402683612 0x180076dc]) : CPSR(0x60000093)  
[DONE> core0 pc=0x180076dc syslog_wri_log(+178) MOV Rd(R3[1610612883 0x60000093]) imm32(0) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180076e0 syslog_wri_log(+17c) MOV Rd(R0[128 0x80]) Rm(R3[0 0x0]) : Rd(R0[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180076e4 syslog_wri_log(+180) SUB Rd(R13[536891648 0x20005100]) Rn(R11[536891668 0x20005114]) imm32(4) : Rd(R13[536891664 0x20005110]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x180076e8 syslog_wri_log(+184) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891664 0x20005110]) : SP(R13[536891672 0x20005118]) CPSR(0x60000093)  
[DONE> core0 pc=0x18005fa0 _syslog_6(+64) SUB Rd(R13[536891672 0x20005118]) Rn(R11[536891724 0x2000514c]) imm32(4) : Rd(R13[536891720 0x20005148]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18005fa4 _syslog_6(+68) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891720 0x20005148]) : SP(R13[536891728 0x20005150]) CPSR(0x60000093)  
[DONE> core0 pc=0x18006014 t_perror(+6c) SUB Rd(R13[536891728 0x20005150]) Rn(R11[536891772 0x2000517c]) imm32(8) : Rd(R13[536891764 0x20005174]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18006018 t_perror(+70) POP bitcount(3) UnalignedAllowd(0) rlist(0x8810) SP(R13[536891764 0x20005174]) : SP(R13[536891776 0x20005180]) CPSR(0x60000093)  
[DONE> core0 pc=0x1800458c svc_perror(+44) SUB Rd(R13[536891776 0x20005180]) Rn(R11[536891804 0x2000519c]) imm32(4) : Rd(R13[536891800 0x20005198]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18004590 svc_perror(+48) POP bitcount(2) UnalignedAllowd(0) rlist(0x8800) SP(R13[536891800 0x20005198]) : SP(R13[536891808 0x200051a0]) CPSR(0x60000093)  
[DONE> core0 pc=0x18004e6c main_task(+1b0) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[0 0x0]) : Rt(R3[49 0x31]) CPSR(0x60000093)  
[DONE> core0 pc=0x18004e70 main_task(+1b4) SUB Rd(R3[49 0x31]) Rn(R3[49 0x31]) imm32(49) : Rd(R3[0 0x0]) CF[0110] CPSR(0x60000093)  
[DONE> core0 pc=0x18004e74 main_task(+1b8) CMP Rn(R3[0 0x0]) imm32(73) : compare(-73) CF[0100] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e78 main_task(+1bc) LDR LS add(1) index(1) wback(0) SRType(LSL) shift_n(2) Rn(R15[402673280 0x18004e80]) Rt(R15[402673280 0x18004e80]) Rm(R3[0 0x0]) : Rt(R15[402673604 0x18004fc4]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fc4 main_task(+308) MOV Rd(R3[0 0x0]) imm32(1) : Rd(R3[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004fc8 main_task(+30c) STR imm32(12) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[1 0x1]) : Rn(R11[536891868 0x200051dc]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fcc main_task(+310) MOV Rd(R3[1 0x1]) imm32(2) : Rd(R3[2 0x2]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004fd0 main_task(+314) STR imm32(8) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[2 0x2]) : Rn(R11[536891868 0x200051dc]) CPSR(0x80000093)  
[DONE> core0 pc=0x18004fd4 main_task(+318) B imm32(1592) PC(R15[402673628 0x18004fdc]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18005614 main_task(+958) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[2 0x2]) : Rt(R3[49 0x31]) CPSR(0x80000093)  
[DONE> core0 pc=0x18005618 main_task(+95c) CMP Rn(R3[49 0x31]) imm32(3) : compare(46) CF[1010] CPSR(0x20000093)  
[DONE> core0 pc=0x1800561c main_task(+960) B EQ imm32(8) PC(R15[402675236 0x18005624]) : CPSR(0x20000093) [Skip] 
[DONE> core0 pc=0x18005620 main_task(+964) LDRB imm32(17) add(0) index(1) wback(0) Rn(R11[536891868 0x200051dc]) Rt(R3[49 0x31]) : Rt(R3[49 0x31]) CPSR(0x20000093)  
[DONE> core0 pc=0x18005624 main_task(+968) CMP Rn(R3[49 0x31]) imm32(81) : compare(-32) CF[0000] CPSR(0x80000093)  
[DONE> core0 pc=0x18005628 main_task(+96c) B NE imm32(-2036) PC(R15[402675248 0x18005630]) : CPSR(0x80000093)  
[DONE> core0 pc=0x18004e3c main_task(+180) SUB Rd(R3[49 0x31]) Rn(R11[536891868 0x200051dc]) imm32(17) : Rd(R3[536891851 0x200051cb]) CF[1010] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e40 main_task(+184) MOV Rd(R0[0 0x0]) imm32(3) : Rd(R0[3 0x3]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e44 main_task(+188) MOV Rd(R1[1 0x1]) Rm(R3[536891851 0x200051cb]) : Rd(R1[536891851 0x200051cb]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e48 main_task(+18c) MOV Rd(R2[1610612755 0x60000013]) imm32(1) : Rd(R2[1 0x1]) CF[1000] CPSR(0x80000093)  
[DONE> core0 pc=0x18004e4c main_task(+190) BL imm32(13456) type(ARM) : LR(R14[402673232 0x18004e50]) CPSR(0x80000093)  
