// Seed: 567652318
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3
    , id_8,
    output tri0 id_4,
    input tri id_5,
    output supply1 id_6
);
  assign id_6 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output uwire id_4
    , id_21,
    output tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output wire id_9,
    output uwire id_10,
    output tri id_11,
    output tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    output tri0 id_16,
    input tri id_17,
    output wor id_18,
    output supply0 id_19
);
  assign id_3 = 1;
  wire id_22, id_23;
  assign id_4 = id_8;
  wire id_24;
  module_0(
      id_19, id_2, id_12, id_13, id_16, id_8, id_18
  );
endmodule
