// Seed: 1924753001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter module_0 = ~id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_4 = id_4;
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5,
    output tri id_6,
    input wire id_7,
    output wire id_8,
    output wand id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    output wire id_14,
    output supply0 id_15,
    output uwire id_16
);
  assign id_6 = -1;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input  uwire id_0,
    output tri1  id_1,
    output wand  id_2
);
  assign id_1 = id_0;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
