$date
	Sat Jul 20 15:04:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_decoder_2x4_df $end
$var wire 4 ! D [0:3] $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ enable $end
$scope module D1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ enable $end
$var wire 4 % D [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 %
0$
0#
0"
b111 !
$end
#50
b1011 !
b1011 %
1#
#100
b1101 !
b1101 %
0#
1"
#150
b1110 !
b1110 %
1#
#200
b1111 !
b1111 %
1$
#250
