{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 15:44:15 2021 " "Info: Processing started: Mon May 10 15:44:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } } { "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register q\[2\]~reg0 q\[2\]~reg0 380.08 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 380.08 MHz between source register \"q\[2\]~reg0\" and destination register \"q\[2\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.442 ns + Longest register register " "Info: + Longest register to register delay is 1.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X2_Y22_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.516 ns) 0.878 ns Add0~1 2 COMB LCCOMB_X2_Y22_N22 1 " "Info: 2: + IC(0.362 ns) + CELL(0.516 ns) = 0.878 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { q[2]~reg0 Add0~1 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.177 ns) 1.346 ns q~8 3 COMB LCCOMB_X2_Y22_N4 1 " "Info: 3: + IC(0.291 ns) + CELL(0.177 ns) = 1.346 ns; Loc. = LCCOMB_X2_Y22_N4; Fanout = 1; COMB Node = 'q~8'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Add0~1 q~8 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.442 ns q\[2\]~reg0 4 REG LCFF_X2_Y22_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.442 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { q~8 q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.789 ns ( 54.72 % ) " "Info: Total cell delay = 0.789 ns ( 54.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.653 ns ( 45.28 % ) " "Info: Total interconnect delay = 0.653 ns ( 45.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { q[2]~reg0 Add0~1 q~8 q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "1.442 ns" { q[2]~reg0 {} Add0~1 {} q~8 {} q[2]~reg0 {} } { 0.000ns 0.362ns 0.291ns 0.000ns } { 0.000ns 0.516ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns q\[2\]~reg0 3 REG LCFF_X2_Y22_N5 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns q\[2\]~reg0 3 REG LCFF_X2_Y22_N5 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { q[2]~reg0 Add0~1 q~8 q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "1.442 ns" { q[2]~reg0 {} Add0~1 {} q~8 {} q[2]~reg0 {} } { 0.000ns 0.362ns 0.291ns 0.000ns } { 0.000ns 0.516ns 0.177ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { q[2]~reg0 {} } {  } {  } "" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q\[2\]~reg0 direction clock 4.241 ns register " "Info: tsu for register \"q\[2\]~reg0\" (data pin = \"direction\", clock pin = \"clock\") is 4.241 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.130 ns + Longest pin register " "Info: + Longest pin to register delay is 7.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns direction 1 PIN PIN_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_D1; Fanout = 2; PIN Node = 'direction'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { direction } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.137 ns) + CELL(0.545 ns) 6.566 ns Add0~1 2 COMB LCCOMB_X2_Y22_N22 1 " "Info: 2: + IC(5.137 ns) + CELL(0.545 ns) = 6.566 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { direction Add0~1 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.177 ns) 7.034 ns q~8 3 COMB LCCOMB_X2_Y22_N4 1 " "Info: 3: + IC(0.291 ns) + CELL(0.177 ns) = 7.034 ns; Loc. = LCCOMB_X2_Y22_N4; Fanout = 1; COMB Node = 'q~8'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Add0~1 q~8 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.130 ns q\[2\]~reg0 4 REG LCFF_X2_Y22_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.130 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { q~8 q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 23.87 % ) " "Info: Total cell delay = 1.702 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 76.13 % ) " "Info: Total interconnect delay = 5.428 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { direction Add0~1 q~8 q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { direction {} direction~combout {} Add0~1 {} q~8 {} q[2]~reg0 {} } { 0.000ns 0.000ns 5.137ns 0.291ns 0.000ns } { 0.000ns 0.884ns 0.545ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns q\[2\]~reg0 3 REG LCFF_X2_Y22_N5 2 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N5; Fanout = 2; REG Node = 'q\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { direction Add0~1 q~8 q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { direction {} direction~combout {} Add0~1 {} q~8 {} q[2]~reg0 {} } { 0.000ns 0.000ns 5.137ns 0.291ns 0.000ns } { 0.000ns 0.884ns 0.545ns 0.177ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock q\[0\] q\[0\]~reg0 8.597 ns register " "Info: tco from clock \"clock\" to destination pin \"q\[0\]\" through register \"q\[0\]~reg0\" is 8.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns q\[0\]~reg0 3 REG LCFF_X2_Y22_N17 4 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 4; REG Node = 'q\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl q[0]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.469 ns + Longest register pin " "Info: + Longest register to pin delay is 5.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[0\]~reg0 1 REG LCFF_X2_Y22_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 4; REG Node = 'q\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(3.016 ns) 5.469 ns q\[0\] 2 PIN PIN_AA4 0 " "Info: 2: + IC(2.453 ns) + CELL(3.016 ns) = 5.469 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 55.15 % ) " "Info: Total cell delay = 3.016 ns ( 55.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.453 ns ( 44.85 % ) " "Info: Total interconnect delay = 2.453 ns ( 44.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 2.453ns } { 0.000ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 2.453ns } { 0.000ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q\[1\]~reg0 direction clock -3.494 ns register " "Info: th for register \"q\[1\]~reg0\" (data pin = \"direction\", clock pin = \"clock\") is -3.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns q\[1\]~reg0 3 REG LCFF_X2_Y22_N19 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N19; Fanout = 3; REG Node = 'q\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl q[1]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.631 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns direction 1 PIN PIN_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_D1; Fanout = 2; PIN Node = 'direction'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { direction } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.138 ns) + CELL(0.513 ns) 6.535 ns q~7 2 COMB LCCOMB_X2_Y22_N18 1 " "Info: 2: + IC(5.138 ns) + CELL(0.513 ns) = 6.535 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 1; COMB Node = 'q~7'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { direction q~7 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.631 ns q\[1\]~reg0 3 REG LCFF_X2_Y22_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.631 ns; Loc. = LCFF_X2_Y22_N19; Fanout = 3; REG Node = 'q\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { q~7 q[1]~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Projects/4 - Counter/counter.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 22.52 % ) " "Info: Total cell delay = 1.493 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 77.48 % ) " "Info: Total interconnect delay = 5.138 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { direction q~7 q[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { direction {} direction~combout {} q~7 {} q[1]~reg0 {} } { 0.000ns 0.000ns 5.138ns 0.000ns } { 0.000ns 0.884ns 0.513ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl q[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { direction q~7 q[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { direction {} direction~combout {} q~7 {} q[1]~reg0 {} } { 0.000ns 0.000ns 5.138ns 0.000ns } { 0.000ns 0.884ns 0.513ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 15:44:15 2021 " "Info: Processing ended: Mon May 10 15:44:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
