

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Fri May  3 00:16:05 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.255 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      454|      479|  1.513 us|  1.597 us|  454|  479|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 9 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_of_nodes_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc190 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc189 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc188 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%full_pe_degree_tables = alloca i64 1" [example-4/src/load_inputs.cc:97]   --->   Operation 15 'alloca' 'full_pe_degree_tables' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%neighbor_table_offsets = alloca i64 1" [example-4/src/load_inputs.cc:98]   --->   Operation 16 'alloca' 'neighbor_table_offsets' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%neighbor_tables_offsets_0 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 17 'alloca' 'neighbor_tables_offsets_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%neighbor_tables_offsets_1 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 18 'alloca' 'neighbor_tables_offsets_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%neighbor_tables_offsets_2 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 19 'alloca' 'neighbor_tables_offsets_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%neighbor_tables_offsets_3 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 20 'alloca' 'neighbor_tables_offsets_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_sgt  i32 %num_of_nodes_read, i32 0" [example-4/src/load_inputs.cc:109]   --->   Operation 21 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (2.05ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_109_1, i32 %num_of_nodes_read, i128 %full_pe_degree_tables, i32 %degree_table_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_109_1, i32 %num_of_nodes_read, i128 %full_pe_degree_tables, i32 %degree_table_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 24 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in"   --->   Operation 25 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i64 %edge_list_in_read" [example-4/src/load_inputs.cc:127]   --->   Operation 26 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln127 = call void @load_graph_Pipeline_VITIS_LOOP_122_3, i32 %num_of_edges_read, i128 %full_pe_degree_tables, i64 %edge_list_in_read, i7 %trunc_ln127, i1024 %mem, i32 %degree_table_1" [example-4/src/load_inputs.cc:127]   --->   Operation 27 'call' 'call_ln127' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in"   --->   Operation 28 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables"   --->   Operation 30 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln127 = call void @load_graph_Pipeline_VITIS_LOOP_122_3, i32 %num_of_edges_read, i128 %full_pe_degree_tables, i64 %edge_list_in_read, i7 %trunc_ln127, i1024 %mem, i32 %degree_table_1" [example-4/src/load_inputs.cc:127]   --->   Operation 31 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln145 = br i1 %icmp_ln109, void %mergeST98, void %.lr.ph55.preheader" [example-4/src/load_inputs.cc:145]   --->   Operation 32 'br' 'br_ln145' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 33 [2/2] (1.23ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_145_5, i31 %empty, i32 %neighbor_tables_offsets_3, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_1, i32 %neighbor_table_offsets, i128 %full_pe_degree_tables, i32 %neighbor_tables_offsets_0, i32 %p_loc, i32 %p_loc188, i32 %p_loc189, i32 %p_loc190, i8 %pes_per_node, i32 %degree_table_1, i64 %degree_tables_1_0, i64 %degree_tables_1_1, i64 %degree_tables_1_2, i64 %degree_tables_1_3"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_145_5, i31 %empty, i32 %neighbor_tables_offsets_3, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_1, i32 %neighbor_table_offsets, i128 %full_pe_degree_tables, i32 %neighbor_tables_offsets_0, i32 %p_loc, i32 %p_loc188, i32 %p_loc189, i32 %p_loc190, i8 %pes_per_node, i32 %degree_table_1, i64 %degree_tables_1_0, i64 %degree_tables_1_1, i64 %degree_tables_1_2, i64 %degree_tables_1_3"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 35 'load' 'p_loc_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc188_load = load i32 %p_loc188"   --->   Operation 36 'load' 'p_loc188_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc189_load = load i32 %p_loc189"   --->   Operation 37 'load' 'p_loc189_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc190_load = load i32 %p_loc190"   --->   Operation 38 'load' 'p_loc190_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln0 = br void %mergeST98"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln109)> <Delay = 0.38>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %edge_attr_in_read" [example-4/src/load_inputs.cc:185]   --->   Operation 40 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (1.58ns)   --->   "%call_ln185 = call void @load_graph_Pipeline_VITIS_LOOP_171_7, i32 %num_of_edges_read, i64 %edge_attr_in_read, i7 %trunc_ln185, i1024 %mem, i32 %neighbor_table_offsets, i32 %neighbor_tables_offsets_0, i32 %neighbor_tables_offsets_1, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_3, i64 %edge_list_in_read, i7 %trunc_ln127, i71 %edge_attrs_1_0, i7 %neighbor_tables_1_0, i7 %neighbor_tables_1_1, i7 %neighbor_tables_1_2, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_1, i71 %edge_attrs_1_2, i71 %edge_attrs_1_3" [example-4/src/load_inputs.cc:185]   --->   Operation 41 'call' 'call_ln185' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_0_new_0 = phi i32 %p_loc190_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 42 'phi' 'num_of_edges_per_pe_1_0_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_1_new_0 = phi i32 %p_loc189_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 43 'phi' 'num_of_edges_per_pe_1_1_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_2_new_0 = phi i32 %p_loc188_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 44 'phi' 'num_of_edges_per_pe_1_2_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_3_new_0 = phi i32 %p_loc_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 45 'phi' 'num_of_edges_per_pe_1_3_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_3_new_0, i32 %num_of_edges_per_pe_1_3" [example-4/src/load_inputs.cc:142]   --->   Operation 46 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_2_new_0, i32 %num_of_edges_per_pe_1_2" [example-4/src/load_inputs.cc:142]   --->   Operation 47 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_1_new_0, i32 %num_of_edges_per_pe_1_1" [example-4/src/load_inputs.cc:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_0_new_0, i32 %num_of_edges_per_pe_1_0" [example-4/src/load_inputs.cc:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln185 = call void @load_graph_Pipeline_VITIS_LOOP_171_7, i32 %num_of_edges_read, i64 %edge_attr_in_read, i7 %trunc_ln185, i1024 %mem, i32 %neighbor_table_offsets, i32 %neighbor_tables_offsets_0, i32 %neighbor_tables_offsets_1, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_3, i64 %edge_list_in_read, i7 %trunc_ln127, i71 %edge_attrs_1_0, i7 %neighbor_tables_1_0, i7 %neighbor_tables_1_1, i7 %neighbor_tables_1_2, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_1, i71 %edge_attrs_1_2, i71 %edge_attrs_1_3" [example-4/src/load_inputs.cc:185]   --->   Operation 50 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [example-4/src/load_inputs.cc:187]   --->   Operation 51 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	wire read operation ('num_of_nodes') on port 'num_of_nodes' [25]  (0 ns)
	'call' operation ('call_ln0') to 'load_graph_Pipeline_VITIS_LOOP_109_1' [42]  (2.06 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.58ns
The critical path consists of the following:
	wire read operation ('num_of_edges') on port 'num_of_edges' [24]  (0 ns)
	'call' operation ('call_ln127', example-4/src/load_inputs.cc:127) to 'load_graph_Pipeline_VITIS_LOOP_122_3' [44]  (1.58 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('num_of_edges_per_pe_1_0_new_0') with incoming values : ('p_loc190_load') [54]  (0.387 ns)

 <State 5>: 1.23ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'load_graph_Pipeline_VITIS_LOOP_145_5' [47]  (1.23 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.58ns
The critical path consists of the following:
	'call' operation ('call_ln185', example-4/src/load_inputs.cc:185) to 'load_graph_Pipeline_VITIS_LOOP_171_7' [63]  (1.58 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
