PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CF:	 IX0.1,		link count = 1
 _f2_1       OR   F_CF:	 IX0.2,		link count = 2
 _f3_1       OR   F_CF:	 IX0.2,		link count = 3
 _f4_1       OR   F_CF:	 IX0.3,		link count = 4
 _f5_1       OR   F_CF:	 IX0.3,		link count = 5
 _f6_1       OR   F_CF:	 IX0.3,		link count = 6
 IX0					link count = 6
 IX0.1					link count = 6
 IX0.2					link count = 8
 IX0.3					link count = 10
 iClock					link count = 12
 iConst					link count = 12
 link count = 13
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 _f4_1      1   1
 _f5_1      1   1
 _f6_1      1   1
 IX0        0  14
 IX0.1      0   1
 IX0.2      0   2
 IX0.3      0   3
 iClock    -1   6
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CF:	0x0(),	:iClock,
 _f2_1       OR   F_CF:	0x0(),	:iClock,
 _f3_1       OR   F_CF:	0x0(),	:iClock,
 _f4_1       OR   F_CF:	0x0(),	:iClock,
 _f5_1       OR   F_CF:	0x0(),	:iClock,
 _f6_1       OR   F_CF:	0x0(),	:iClock,
 IX0       INPW   TRAB:
 IX0.1     INPX   GATE:	_f1_1,
 IX0.2     INPX   GATE:	_f2_1,	_f3_1,
 IX0.3     INPX   GATE:	_f4_1,	_f5_1,	_f6_1,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    |	_f2_1:	1 inputs
	    |	_f3_1:	1 inputs
	    |	_f4_1:	1 inputs
	    |	_f5_1:	1 inputs
	    |	_f6_1:	1 inputs
	    [	IX0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
== Pass 4:
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
== Init complete =======
