Source Block: oh/common/hdl/oh_oddr.v@22:32@HdlIdDef
   //# BODY
   //#########################################################

   reg [DW-1:0]    q1;   
   reg [DW-1:0]    q2;
   reg [DW-1:0]    q2_reg;
   
   //Generate different logic based on parameters
   always @ (posedge clk)
     q1[DW-1:0] <= din1[DW-1:0];


Diff Content:
- 27    reg [DW-1:0]    q2_reg;
+ 27    reg [DW-1:0]    q1_sl;   
+ 27    reg [DW-1:0]    q2_sl;
+ 27    reg [DW-1:0]    q2_sh;

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_oddr.v@21:31
   //#########################################################
   //# BODY
   //#########################################################

   reg [DW-1:0]    q1;   
   reg [DW-1:0]    q2;
   reg [DW-1:0]    q2_reg;
   
   //Generate different logic based on parameters
   always @ (posedge clk)
     q1[DW-1:0] <= din1[DW-1:0];

