// Seed: 3939960861
module module_0;
  id_1 :
  assert property (@(posedge 1 or 1) 1)
  else;
  wire id_3;
  assign id_1 = id_2;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  wire id_5;
  always_comb begin : LABEL_0
    @(1 or posedge 1);
  end
  if (1'h0) begin : LABEL_0
    wire id_6, id_7;
  end
  module_0 modCall_1 ();
endmodule
