--Verilog project file split out from lostis_beh.prj
verilog work "C:\Users\ERIK\Dropbox\cmpen471\projects\pj6_Be/lostis.tfw"
verilog work "C:/Xilinx92i/verilog/src/glbl.v"
