Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 14 00:12:04 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                                Violations  
-------  --------  ---------------------------------------------------------  ----------  
SYNTH-5  Warning   Mapped onto distributed RAM because of timing constraints  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.677        0.000                      0                 4239        0.122        0.000                      0                 4239        1.500        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                             2.000        0.000                       0                   514  
  DCM_TMDS_CLKFX        1.429        0.000                      0                   39        0.213        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       28.132        0.000                      0                  104        0.165        0.000                      0                  104       19.500        0.000                       0                    67  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  clk_pin               0.773        0.000                      0                 4096        0.122        0.000                      0                 4096  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.677        0.000                      0                   30        0.127        0.000                      0                   30  
clk_pin         MMCM_pix_clock        1.444        0.000                      0                   11        0.942        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X24Y74     screen_mem/disp_mem_reg_0_255_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.411%)  route 1.339ns (67.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.954 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.925 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.642    dispDriver/TMDS_mod10[2]
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.766 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.621     7.388    dispDriver/_inferred__0/i__n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.559     8.954    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453     9.407    
                         clock uncertainty           -0.066     9.341    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524     8.817    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.411%)  route 1.339ns (67.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.954 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.925 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.642    dispDriver/TMDS_mod10[2]
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.766 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.621     7.388    dispDriver/_inferred__0/i__n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.559     8.954    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453     9.407    
                         clock uncertainty           -0.066     9.341    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524     8.817    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.411%)  route 1.339ns (67.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.954 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.925 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.642    dispDriver/TMDS_mod10[2]
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.766 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.621     7.388    dispDriver/_inferred__0/i__n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.559     8.954    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.453     9.407    
                         clock uncertainty           -0.066     9.341    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524     8.817    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.411%)  route 1.339ns (67.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.954 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.925 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.642    dispDriver/TMDS_mod10[2]
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.766 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.621     7.388    dispDriver/_inferred__0/i__n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.559     8.954    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.453     9.407    
                         clock uncertainty           -0.066     9.341    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524     8.817    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.580ns (29.208%)  route 1.406ns (70.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.406     7.269    dispDriver/TMDS_shift_load
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.393 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.393    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.077     9.396    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.606ns (30.123%)  route 1.406ns (69.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.406     7.269    dispDriver/TMDS_shift_load
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.419 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.419    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.118     9.437    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.642ns (36.283%)  route 1.127ns (63.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 8.954 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     5.925 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     6.642    dispDriver/TMDS_mod10[2]
    SLICE_X42Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.766 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.410     7.176    dispDriver/_inferred__0/i__n_0
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.559     8.954    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
                         clock pessimism              0.431     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.067     9.252    dispDriver/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.580ns (34.213%)  route 1.115ns (65.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.115     6.981    dispDriver/TMDS_shift_green_reg_n_0_[5]
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.124     7.105 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.105    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454     9.410    
                         clock uncertainty           -0.066     9.344    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031     9.375    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.318%)  route 1.017ns (63.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.017     6.880    dispDriver/TMDS_shift_load
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.004 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.004    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031     9.350    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.580ns (36.432%)  route 1.012ns (63.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.735     5.407    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.012     6.875    dispDriver/TMDS_shift_load
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     6.999 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     6.999    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.429     9.385    
                         clock uncertainty           -0.066     9.319    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.029     9.348    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.348    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.814%)  route 0.140ns (40.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.140     1.805    dispDriver/TMDS_shift_green_reg_n_0_[9]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.850    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.636    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.517%)  route 0.185ns (49.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.185     1.825    dispDriver/TMDS_shift_load
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.048     1.873 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.131     1.646    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.186     1.827    dispDriver/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.046     1.873 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.131     1.646    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.213ns (61.001%)  route 0.136ns (38.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.136     1.800    dispDriver/TMDS_shift_green_reg_n_0_[8]
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.049     1.849 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     1.622    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (49.983%)  route 0.189ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.189     1.829    dispDriver/TMDS_shift_load
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.048     1.877 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.131     1.646    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.117%)  route 0.185ns (49.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.185     1.825    dispDriver/TMDS_shift_load
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  dispDriver/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dispDriver/TMDS_shift_green[9]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.120     1.635    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.583%)  route 0.189ns (50.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X43Y83         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.189     1.829    dispDriver/TMDS_shift_load
    SLICE_X42Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.874 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     1.636    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.837    dispDriver/TMDS_mod10[0]
    SLICE_X42Y83         LUT4 (Prop_lut4_I1_O)        0.043     1.880 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.853     2.014    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131     1.630    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.174     1.837    dispDriver/TMDS_mod10[0]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.853     2.014    dispDriver/clk_TMDS
    SLICE_X42Y83         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121     1.620    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.130%)  route 0.144ns (36.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  dispDriver/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.144     1.792    dispDriver/TMDS_shift_red_reg_n_0_[5]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.098     1.890 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.516     1.500    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     1.621    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y83     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y86     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       28.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.740ns  (logic 3.826ns (32.588%)  route 7.914ns (67.412%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 f  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 f  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 f  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 f  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 f  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.167    17.027    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I2_O)        0.124    17.151 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    17.151    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    45.284    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.284    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 3.855ns (32.755%)  route 7.914ns (67.245%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.167    17.027    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I2_O)        0.153    17.180 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.180    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.075    45.328    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.328    
                         arrival time                         -17.180    
  -------------------------------------------------------------------
                         slack                                 28.147    

Slack (MET) :             28.192ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.681ns  (logic 3.826ns (32.755%)  route 7.855ns (67.245%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.107    16.967    dispDriver/encode_G/TMDS_reg[2]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    17.091 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    17.091    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    45.284    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.284    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                 28.192    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.595ns  (logic 3.826ns (32.997%)  route 7.769ns (67.003%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.022    16.882    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    17.006 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.006    dispDriver/encode_R/TMDS[2]_i_1__0_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.032    45.285    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.285    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 3.851ns (33.141%)  route 7.769ns (66.859%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.022    16.882    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.149    17.031 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    17.031    dispDriver/encode_R/TMDS[9]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.075    45.328    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.328    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.308ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 3.826ns (33.082%)  route 7.739ns (66.918%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 f  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 f  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 f  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 f  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 f  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.992    16.852    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.124    16.976 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    16.976    dispDriver/encode_R/TMDS[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    45.284    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.284    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                 28.308    

Slack (MET) :             28.358ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 3.826ns (33.229%)  route 7.688ns (66.771%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 f  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 f  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 f  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 f  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 f  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.941    16.801    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    16.925 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    16.925    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.562    44.957    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.391    45.348    
                         clock uncertainty           -0.094    45.254    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.029    45.283    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.283    
                         arrival time                         -16.925    
  -------------------------------------------------------------------
                         slack                                 28.358    

Slack (MET) :             28.378ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.540ns  (logic 3.852ns (33.379%)  route 7.688ns (66.621%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.941    16.801    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I1_O)        0.150    16.951 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    16.951    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.562    44.957    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.391    45.348    
                         clock uncertainty           -0.094    45.254    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.075    45.329    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.329    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                 28.378    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.448ns  (logic 3.826ns (33.422%)  route 7.622ns (66.578%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 f  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 f  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 f  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 f  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 f  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.874    16.734    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.124    16.858 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    16.858    dispDriver/encode_R/TMDS[3]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    45.284    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.284    
                         arrival time                         -16.858    
  -------------------------------------------------------------------
                         slack                                 28.425    

Slack (MET) :             28.427ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 3.826ns (33.433%)  route 7.618ns (66.567%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         3.373    12.164    screen_mem/disp_mem_reg_768_1023_27_27/A6
    SLICE_X24Y87         MUXF7 (Prop_muxf7_S_O)       0.471    12.635 r  screen_mem/disp_mem_reg_768_1023_27_27/F7.A/O
                         net (fo=1, routed)           0.000    12.635    screen_mem/disp_mem_reg_768_1023_27_27/O1
    SLICE_X24Y87         MUXF8 (Prop_muxf8_I1_O)      0.088    12.723 r  screen_mem/disp_mem_reg_768_1023_27_27/F8/O
                         net (fo=1, routed)           1.250    13.973    screen_mem/disp_mem_reg_768_1023_27_27_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.319    14.292 r  screen_mem/balance_acc[0]_i_35/O
                         net (fo=1, routed)           0.000    14.292    screen_mem/displayData[27]
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217    14.509 r  screen_mem/balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.000    14.509    screen_mem/balance_acc_reg[0]_i_15_n_0
    SLICE_X31Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    14.603 r  screen_mem/balance_acc_reg[0]_i_5/O
                         net (fo=1, routed)           0.941    15.544    screen_mem/balance_acc_reg[0]_i_5_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.316    15.860 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.870    16.730    screen_mem/CounterX_reg[4]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.124    16.854 r  screen_mem/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    16.854    dispDriver/encode_G/TMDS_reg[5]_1
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_G/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.391    45.347    
                         clock uncertainty           -0.094    45.253    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    45.282    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.282    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                 28.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.584     1.498    dispDriver/encode_R/pixclk
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/encode_R/balance_acc_reg[2]/Q
                         net (fo=5, routed)           0.090     1.730    dispDriver/encode_R/balance_acc[2]
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.853     2.014    dispDriver/encode_R/pixclk
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.066     1.564    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X40Y91         FDRE                                         r  dispDriver/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterY_reg[5]/Q
                         net (fo=9, routed)           0.109     1.753    dispDriver/CounterY_reg_n_0_[5]
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.048     1.801 r  dispDriver/CounterY[6]_i_1/O
                         net (fo=2, routed)           0.000     1.801    dispDriver/CounterY[6]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterY_reg[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.859     2.020    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterY_reg[-1111111106]/C
                         clock pessimism             -0.504     1.516    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.101     1.617    dispDriver/CounterY_reg[-1111111106]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.722%)  route 0.122ns (39.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X36Y90         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.122     1.765    dispDriver/Q[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I2_O)        0.048     1.813 r  dispDriver/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    dispDriver/CounterX[3]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[3]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.105     1.619    dispDriver/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X36Y90         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.123     1.766    dispDriver/Q[0]
    SLICE_X37Y90         LUT5 (Prop_lut5_I3_O)        0.049     1.815 r  dispDriver/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    dispDriver/CounterX[4]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[4]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.104     1.618    dispDriver/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X40Y88         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=8, routed)           0.121     1.764    dispDriver/CounterX[8]
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/hSync0
    SLICE_X41Y88         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X41Y88         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.091     1.606    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  dispDriver/CounterY_reg[4]/Q
                         net (fo=8, routed)           0.156     1.800    dispDriver/CounterY_reg_n_0_[4]
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.845    dispDriver/vSync0
    SLICE_X41Y89         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X41Y89         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.627%)  route 0.148ns (44.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[3]/Q
                         net (fo=7, routed)           0.148     1.791    dispDriver/Q[2]
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    dispDriver/data0[5]
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X37Y90         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.092     1.593    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.584     1.498    dispDriver/encode_G/pixclk
    SLICE_X39Y86         FDRE                                         r  dispDriver/encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  dispDriver/encode_G/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.170     1.810    dispDriver/encode_G/balance_acc[0]
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.043     1.853 r  dispDriver/encode_G/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    dispDriver/encode_G/balance_acc[3]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  dispDriver/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.853     2.014    dispDriver/encode_G/pixclk
    SLICE_X39Y86         FDRE                                         r  dispDriver/encode_G/balance_acc_reg[3]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.107     1.605    dispDriver/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.900%)  route 0.172ns (48.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X40Y90         FDRE                                         r  dispDriver/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  dispDriver/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.172     1.817    dispDriver/CounterY_reg_n_0_[9]
    SLICE_X41Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.862    dispDriver/DrawArea0
    SLICE_X41Y89         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X41Y89         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.092     1.610    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.584%)  route 0.147ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.584     1.498    dispDriver/encode_R/pixclk
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=5, routed)           0.147     1.773    dispDriver/encode_R/balance_acc[1]
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.853     2.014    dispDriver/encode_R/pixclk
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.021     1.519    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y90     dispDriver/CounterX_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y90     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y89     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.197ns (36.049%)  route 3.897ns (63.951%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.714    11.505    screen_mem/disp_mem_reg_256_511_11_11/A6
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.485    12.877    screen_mem/disp_mem_reg_256_511_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_A/CLK
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.207    12.947    
    SLICE_X34Y59         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.278    screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.197ns (36.049%)  route 3.897ns (63.951%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.714    11.505    screen_mem/disp_mem_reg_256_511_11_11/A6
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.485    12.877    screen_mem/disp_mem_reg_256_511_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_B/CLK
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.207    12.947    
    SLICE_X34Y59         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.278    screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.197ns (36.049%)  route 3.897ns (63.951%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.714    11.505    screen_mem/disp_mem_reg_256_511_11_11/A6
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.485    12.877    screen_mem/disp_mem_reg_256_511_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_C/CLK
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.207    12.947    
    SLICE_X34Y59         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.278    screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.197ns (36.049%)  route 3.897ns (63.951%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.714    11.505    screen_mem/disp_mem_reg_256_511_11_11/A6
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.485    12.877    screen_mem/disp_mem_reg_256_511_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_D/CLK
                         clock pessimism              0.277    13.153    
                         clock uncertainty           -0.207    12.947    
    SLICE_X34Y59         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.278    screen_mem/disp_mem_reg_256_511_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.079ns (34.392%)  route 3.966ns (65.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X40Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111108]/Q
                         net (fo=3, routed)           0.770     6.638    dispDriver/CounterY_reg[-_n_0_1111111108]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  dispDriver/disp_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.000     6.762    dispDriver/disp_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.160 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.160    dispDriver/disp_mem_reg_0_255_0_0_i_4_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.382 r  dispDriver/disp_mem_reg_0_255_0_0_i_3/O[0]
                         net (fo=1, routed)           0.601     7.984    dispDriver/yoffset[6]
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.863 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[2]
                         net (fo=640, routed)         2.595    11.458    screen_mem/disp_mem_reg_0_255_9_9/A7
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.486    12.878    screen_mem/disp_mem_reg_0_255_9_9/WCLK
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_A/CLK
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.207    12.948    
    SLICE_X34Y58         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.685    12.263    screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.079ns (34.392%)  route 3.966ns (65.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X40Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111108]/Q
                         net (fo=3, routed)           0.770     6.638    dispDriver/CounterY_reg[-_n_0_1111111108]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  dispDriver/disp_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.000     6.762    dispDriver/disp_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.160 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.160    dispDriver/disp_mem_reg_0_255_0_0_i_4_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.382 r  dispDriver/disp_mem_reg_0_255_0_0_i_3/O[0]
                         net (fo=1, routed)           0.601     7.984    dispDriver/yoffset[6]
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.863 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[2]
                         net (fo=640, routed)         2.595    11.458    screen_mem/disp_mem_reg_0_255_9_9/A7
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.486    12.878    screen_mem/disp_mem_reg_0_255_9_9/WCLK
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_B/CLK
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.207    12.948    
    SLICE_X34Y58         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.685    12.263    screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.079ns (34.392%)  route 3.966ns (65.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X40Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111108]/Q
                         net (fo=3, routed)           0.770     6.638    dispDriver/CounterY_reg[-_n_0_1111111108]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  dispDriver/disp_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.000     6.762    dispDriver/disp_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.160 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.160    dispDriver/disp_mem_reg_0_255_0_0_i_4_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.382 r  dispDriver/disp_mem_reg_0_255_0_0_i_3/O[0]
                         net (fo=1, routed)           0.601     7.984    dispDriver/yoffset[6]
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.863 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[2]
                         net (fo=640, routed)         2.595    11.458    screen_mem/disp_mem_reg_0_255_9_9/A7
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.486    12.878    screen_mem/disp_mem_reg_0_255_9_9/WCLK
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_C/CLK
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.207    12.948    
    SLICE_X34Y58         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.685    12.263    screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.079ns (34.392%)  route 3.966ns (65.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X40Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111108]/Q
                         net (fo=3, routed)           0.770     6.638    dispDriver/CounterY_reg[-_n_0_1111111108]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  dispDriver/disp_mem_reg_0_255_0_0_i_13/O
                         net (fo=1, routed)           0.000     6.762    dispDriver/disp_mem_reg_0_255_0_0_i_13_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.160 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.160    dispDriver/disp_mem_reg_0_255_0_0_i_4_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.382 r  dispDriver/disp_mem_reg_0_255_0_0_i_3/O[0]
                         net (fo=1, routed)           0.601     7.984    dispDriver/yoffset[6]
    SLICE_X39Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.863 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[2]
                         net (fo=640, routed)         2.595    11.458    screen_mem/disp_mem_reg_0_255_9_9/A7
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.486    12.878    screen_mem/disp_mem_reg_0_255_9_9/WCLK
    SLICE_X34Y58         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.207    12.948    
    SLICE_X34Y58         RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.685    12.263    screen_mem/disp_mem_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.197ns (36.563%)  route 3.812ns (63.437%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.628    11.420    screen_mem/disp_mem_reg_256_511_3_3/A6
    SLICE_X24Y71         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.470    12.862    screen_mem/disp_mem_reg_256_511_3_3/WCLK
    SLICE_X24Y71         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_A/CLK
                         clock pessimism              0.277    13.138    
                         clock uncertainty           -0.207    12.932    
    SLICE_X24Y71         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.263    screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.197ns (36.563%)  route 3.812ns (63.437%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.739     5.411    dispDriver/pixclk
    SLICE_X39Y89         FDRE                                         r  dispDriver/CounterY_reg[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  dispDriver/CounterY_reg[-1111111109]/Q
                         net (fo=3, routed)           0.573     6.439    dispDriver/CounterY_reg[-_n_0_1111111109]
    SLICE_X39Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  dispDriver/disp_mem_reg_0_255_0_0_i_14/O
                         net (fo=1, routed)           0.000     6.563    dispDriver/disp_mem_reg_0_255_0_0_i_14_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  dispDriver/disp_mem_reg_0_255_0_0_i_4/O[2]
                         net (fo=1, routed)           0.611     7.755    dispDriver/yoffset[4]
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.458 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.458    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.792 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=768, routed)         2.628    11.420    screen_mem/disp_mem_reg_256_511_3_3/A6
    SLICE_X24Y71         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.470    12.862    screen_mem/disp_mem_reg_256_511_3_3/WCLK
    SLICE_X24Y71         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_B/CLK
                         clock pessimism              0.277    13.138    
                         clock uncertainty           -0.207    12.932    
    SLICE_X24Y71         RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.669    12.263    screen_mem/disp_mem_reg_256_511_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.739     2.381    screen_mem/disp_mem_reg_768_1023_19_19/A0
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     1.989    screen_mem/disp_mem_reg_768_1023_19_19/WCLK
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_A/CLK
                         clock pessimism             -0.247     1.743    
                         clock uncertainty            0.207     1.949    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.259    screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.739     2.381    screen_mem/disp_mem_reg_768_1023_19_19/A0
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     1.989    screen_mem/disp_mem_reg_768_1023_19_19/WCLK
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_B/CLK
                         clock pessimism             -0.247     1.743    
                         clock uncertainty            0.207     1.949    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.259    screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.739     2.381    screen_mem/disp_mem_reg_768_1023_19_19/A0
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     1.989    screen_mem/disp_mem_reg_768_1023_19_19/WCLK
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_C/CLK
                         clock pessimism             -0.247     1.743    
                         clock uncertainty            0.207     1.949    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.259    screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.026%)  route 0.739ns (83.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.739     2.381    screen_mem/disp_mem_reg_768_1023_19_19/A0
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     1.989    screen_mem/disp_mem_reg_768_1023_19_19/WCLK
    SLICE_X34Y97         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.743    
                         clock uncertainty            0.207     1.949    
    SLICE_X34Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.259    screen_mem/disp_mem_reg_768_1023_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.447%)  route 0.908ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.908     2.550    screen_mem/disp_mem_reg_0_255_20_20/A0
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.013    screen_mem/disp_mem_reg_0_255_20_20/WCLK
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.283    screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.447%)  route 0.908ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.908     2.550    screen_mem/disp_mem_reg_0_255_20_20/A0
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.013    screen_mem/disp_mem_reg_0_255_20_20/WCLK
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_B/CLK
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.283    screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.447%)  route 0.908ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.908     2.550    screen_mem/disp_mem_reg_0_255_20_20/A0
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.013    screen_mem/disp_mem_reg_0_255_20_20/WCLK
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_C/CLK
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.283    screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111111]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.447%)  route 0.908ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/CounterX_reg[-1111111111]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[-1111111111]_rep__1/Q
                         net (fo=128, routed)         0.908     2.550    screen_mem/disp_mem_reg_0_255_20_20/A0
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.854     2.013    screen_mem/disp_mem_reg_0_255_20_20/WCLK
    SLICE_X38Y88         RAMS64E                                      r  screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X38Y88         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.283    screen_mem/disp_mem_reg_0_255_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.355ns (40.922%)  route 0.512ns (59.078%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y89         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111108]/Q
                         net (fo=1, routed)           0.250     1.893    dispDriver/C[3]
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.938 r  dispDriver/disp_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.000     1.938    dispDriver/disp_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.053 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.107 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=512, routed)         0.263     2.370    screen_mem/disp_mem_reg_256_511_14_14/A5
    SLICE_X38Y94         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     2.015    screen_mem/disp_mem_reg_256_511_14_14/WCLK
    SLICE_X38Y94         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.108     2.083    screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111108]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.355ns (40.922%)  route 0.512ns (59.078%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y89         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[-1111111108]/Q
                         net (fo=1, routed)           0.250     1.893    dispDriver/C[3]
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.938 r  dispDriver/disp_mem_reg_0_255_0_0_i_5/O
                         net (fo=1, routed)           0.000     1.938    dispDriver/disp_mem_reg_0_255_0_0_i_5_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.053 r  dispDriver/disp_mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.053    dispDriver/disp_mem_reg_0_255_0_0_i_2_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.107 r  dispDriver/disp_mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=512, routed)         0.263     2.370    screen_mem/disp_mem_reg_256_511_14_14/A5
    SLICE_X38Y94         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     2.015    screen_mem/disp_mem_reg_256_511_14_14/WCLK
    SLICE_X38Y94         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y94         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.108     2.083    screen_mem/disp_mem_reg_256_511_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.608ns (21.119%)  route 2.271ns (78.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           2.271     8.137    dispDriver/encode_B_n_4
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.152     8.289 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     8.289    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.118     8.965    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.716ns (28.822%)  route 1.768ns (71.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  dispDriver/encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           1.768     7.597    dispDriver/TMDS[5]
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.297     7.894 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.894    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031     8.878    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.609ns (23.840%)  route 1.945ns (76.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.945     7.811    dispDriver/encode_B_n_4
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.153     7.964 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.964    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y86         FDRE (Setup_fdre_C_D)        0.118     8.965    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.342%)  route 1.803ns (75.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.803     7.668    dispDriver/encode_B_n_4
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.792 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.792    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031     8.878    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.106%)  route 1.730ns (74.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.730     7.596    dispDriver/TMDS[0]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.720 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.720    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.081     8.928    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.003%)  route 1.730ns (73.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.730     7.596    dispDriver/TMDS[0]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.152     7.748 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.748    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.118     8.965    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.715ns (31.849%)  route 1.530ns (68.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.530     7.359    dispDriver/encode_G_n_2
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.296     7.655 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.655    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.031     8.878    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.745ns (32.748%)  route 1.530ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.530     7.359    dispDriver/encode_G_n_2
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.326     7.685 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.685    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.075     8.922    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.580ns (26.038%)  route 1.648ns (73.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.648     7.513    dispDriver/encode_G_n_4
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.637 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.637    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.029     8.876    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.613%)  route 1.684ns (74.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 8.956 - 4.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.738     5.410    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.684     7.550    dispDriver/TMDS[4]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.674 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.674    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.561     8.956    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.106     9.062    
                         clock uncertainty           -0.214     8.847    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.079     8.926    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  1.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.280%)  route 0.606ns (76.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.606     2.248    dispDriver/encode_B_n_6
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.043     2.291 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.291    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.131     2.164    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.852%)  route 0.594ns (76.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.587     1.501    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.594     2.236    dispDriver/encode_B_n_5
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.281 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.281    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     2.154    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.185ns (23.824%)  route 0.592ns (76.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.592     2.233    dispDriver/encode_G_n_4
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.044     2.277 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.277    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.107     2.140    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.474%)  route 0.606ns (76.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.606     2.248    dispDriver/encode_B_n_6
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.293 r  dispDriver/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.293    dispDriver/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.120     2.153    dispDriver/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.227ns (29.702%)  route 0.537ns (70.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.537     2.166    dispDriver/encode_B_n_2
    SLICE_X41Y86         LUT3 (Prop_lut3_I0_O)        0.099     2.265 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.265    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.091     2.124    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.224ns (28.681%)  route 0.557ns (71.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.557     2.185    dispDriver/TMDS[9]
    SLICE_X41Y86         LUT2 (Prop_lut2_I1_O)        0.096     2.281 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.281    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X41Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.107     2.140    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.922%)  route 0.592ns (76.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.592     2.233    dispDriver/encode_G_n_4
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.278 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.091     2.124    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.228ns (27.529%)  route 0.600ns (72.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.600     2.229    dispDriver/TMDS[8]
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.100     2.329 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.329    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.131     2.164    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.185ns (22.230%)  route 0.647ns (77.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.647     2.289    dispDriver/TMDS[0]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.044     2.333 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.333    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.131     2.164    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.226ns (27.354%)  route 0.600ns (72.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.586     1.500    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           0.600     2.229    dispDriver/TMDS[8]
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.098     2.327 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.855     2.016    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.819    
                         clock uncertainty            0.214     2.033    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     2.154    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.211ns  (logic 2.724ns (43.859%)  route 3.487ns (56.141%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 f  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 f  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 f  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 f  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 f  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 f  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.167    43.489    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I2_O)        0.124    43.613 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    43.613    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -43.613    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.240ns  (logic 2.753ns (44.120%)  route 3.487ns (55.880%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.167    43.489    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I2_O)        0.153    43.642 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    43.642    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.075    45.101    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.101    
                         arrival time                         -43.642    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.151ns  (logic 2.724ns (44.284%)  route 3.427ns (55.716%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.107    43.429    dispDriver/encode_G/TMDS_reg[2]_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    43.553 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    43.553    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_G/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -43.553    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.066ns  (logic 2.724ns (44.909%)  route 3.342ns (55.091%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.022    43.343    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.124    43.467 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    43.467    dispDriver/encode_R/TMDS[2]_i_1__0_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.032    45.058    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.058    
                         arrival time                         -43.467    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.091ns  (logic 2.749ns (45.135%)  route 3.342ns (54.865%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          1.022    43.343    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.149    43.492 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    43.492    dispDriver/encode_R/TMDS[9]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X40Y86         FDRE (Setup_fdre_C_D)        0.075    45.101    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.101    
                         arrival time                         -43.492    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.036ns  (logic 2.724ns (45.132%)  route 3.312ns (54.868%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 f  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 f  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 f  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 f  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 f  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 f  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.992    43.313    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.124    43.437 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    43.437    dispDriver/encode_R/TMDS[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -43.437    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        5.985ns  (logic 2.724ns (45.517%)  route 3.261ns (54.483%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 f  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 f  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 f  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 f  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 f  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 f  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.941    43.262    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    43.386 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    43.386    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.562    44.957    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.277    45.233    
                         clock uncertainty           -0.207    45.027    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.029    45.056    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.056    
                         arrival time                         -43.386    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        6.011ns  (logic 2.750ns (45.753%)  route 3.261ns (54.247%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 44.957 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.941    43.262    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I1_O)        0.150    43.412 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    43.412    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.562    44.957    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism              0.277    45.233    
                         clock uncertainty           -0.207    45.027    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.075    45.102    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.102    
                         arrival time                         -43.412    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        5.918ns  (logic 2.724ns (46.028%)  route 3.194ns (53.972%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 f  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 f  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 f  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 f  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 f  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 f  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 f  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.874    43.196    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.124    43.320 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    43.320    dispDriver/encode_R/TMDS[3]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    45.057    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                         -43.320    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        5.914ns  (logic 2.724ns (46.059%)  route 3.190ns (53.941%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 44.956 - 40.000 ) 
    Source Clock Delay      (SCD):    5.402ns = ( 37.402 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.733    37.402    screen_mem/disp_mem_reg_512_767_22_22/WCLK
    SLICE_X38Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    38.716 r  screen_mem/disp_mem_reg_512_767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    38.716    screen_mem/disp_mem_reg_512_767_22_22/OC
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    38.963 r  screen_mem/disp_mem_reg_512_767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    38.963    screen_mem/disp_mem_reg_512_767_22_22/O0
    SLICE_X38Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    39.061 r  screen_mem/disp_mem_reg_512_767_22_22/F8/O
                         net (fo=1, routed)           1.326    40.387    screen_mem/disp_mem_reg_512_767_22_22_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I1_O)        0.319    40.706 r  screen_mem/balance_acc[0]_i_38/O
                         net (fo=1, routed)           0.000    40.706    screen_mem/displayData[22]
    SLICE_X35Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    40.918 r  screen_mem/balance_acc_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    40.918    screen_mem/balance_acc_reg[0]_i_17_n_0
    SLICE_X35Y77         MUXF8 (Prop_muxf8_I1_O)      0.094    41.012 r  screen_mem/balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           0.994    42.005    screen_mem/balance_acc_reg[0]_i_6_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.316    42.321 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.870    43.192    screen_mem/CounterX_reg[4]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.124    43.316 r  screen_mem/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    43.316    dispDriver/encode_G/TMDS_reg[5]_1
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          1.561    44.956    dispDriver/encode_G/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.277    45.232    
                         clock uncertainty           -0.207    45.026    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    45.055    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.055    
                         arrival time                         -43.316    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.839ns (53.831%)  route 0.720ns (46.169%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 r  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 r  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 r  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 r  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.351     2.978    dispDriver/encode_B/TMDS_reg[1]_1
    SLICE_X41Y87         LUT5 (Prop_lut5_I3_O)        0.048     3.026 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.026    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.856     2.017    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism             -0.247     1.771    
                         clock uncertainty            0.207     1.977    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.107     2.084    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.836ns (53.742%)  route 0.720ns (46.258%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 f  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 f  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 f  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 f  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 f  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 f  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.351     2.978    dispDriver/encode_B/TMDS_reg[1]_1
    SLICE_X41Y87         LUT5 (Prop_lut5_I2_O)        0.045     3.023 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.023    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.856     2.017    dispDriver/encode_B/pixclk
    SLICE_X41Y87         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism             -0.247     1.771    
                         clock uncertainty            0.207     1.977    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.091     2.068    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.836ns (53.138%)  route 0.737ns (46.862%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 f  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 f  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 f  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 f  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 f  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 f  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.369     2.996    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     3.041 r  dispDriver/encode_R/TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     3.041    dispDriver/encode_R/TMDS[3]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     2.068    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.836ns (53.104%)  route 0.738ns (46.896%))
  Logic Levels:           7  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 r  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 r  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 r  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 r  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.370     2.997    screen_mem/CounterX_reg[4]_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I2_O)        0.045     3.042 r  screen_mem/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.042    dispDriver/encode_G/TMDS_reg[5]_1
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_G/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091     2.067    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_256_511_16_16/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.833ns (52.687%)  route 0.748ns (47.313%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.559     1.471    screen_mem/disp_mem_reg_256_511_16_16/WCLK
    SLICE_X34Y94         RAMS64E                                      r  screen_mem/disp_mem_reg_256_511_16_16/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.859 r  screen_mem/disp_mem_reg_256_511_16_16/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.859    screen_mem/disp_mem_reg_256_511_16_16/OB
    SLICE_X34Y94         MUXF7 (Prop_muxf7_I0_O)      0.062     1.921 r  screen_mem/disp_mem_reg_256_511_16_16/F7.A/O
                         net (fo=1, routed)           0.000     1.921    screen_mem/disp_mem_reg_256_511_16_16/O1
    SLICE_X34Y94         MUXF8 (Prop_muxf8_I1_O)      0.019     1.940 r  screen_mem/disp_mem_reg_256_511_16_16/F8/O
                         net (fo=1, routed)           0.142     2.082    screen_mem/disp_mem_reg_256_511_16_16_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.113     2.195 r  screen_mem/balance_acc[0]_i_40/O
                         net (fo=1, routed)           0.000     2.195    screen_mem/displayData[16]
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I0_O)      0.071     2.266 r  screen_mem/balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000     2.266    screen_mem/balance_acc_reg[0]_i_18_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I0_O)      0.023     2.289 r  screen_mem/balance_acc_reg[0]_i_7/O
                         net (fo=1, routed)           0.230     2.520    screen_mem/balance_acc_reg[0]_i_7_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I5_O)        0.112     2.632 r  screen_mem/balance_acc[0]_i_2/O
                         net (fo=11, routed)          0.375     3.007    dispDriver/encode_R/TMDS_reg[9]_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I3_O)        0.045     3.052 r  dispDriver/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     3.052    dispDriver/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.853     2.014    dispDriver/encode_R/pixclk
    SLICE_X39Y85         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.768    
                         clock uncertainty            0.207     1.974    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091     2.065    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.840ns (51.929%)  route 0.778ns (48.071%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 r  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 r  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 r  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 r  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.409     3.036    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I3_O)        0.049     3.085 r  dispDriver/encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     3.085    dispDriver/encode_R/TMDS[9]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.107     2.083    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.836ns (52.137%)  route 0.767ns (47.863%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 f  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 f  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 f  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 f  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 f  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 f  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.399     3.026    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     3.071 r  dispDriver/encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     3.071    dispDriver/encode_R/TMDS[0]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X41Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     2.068    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.842ns (51.870%)  route 0.781ns (48.130%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 r  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 r  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 r  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 r  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.413     3.040    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.051     3.091 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.091    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.107     2.083    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.836ns (51.810%)  route 0.778ns (48.190%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 r  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 r  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 r  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 r  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 r  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.409     3.036    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X40Y86         LUT5 (Prop_lut5_I3_O)        0.045     3.081 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.081    dispDriver/encode_R/TMDS[2]_i_1__0_n_0
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X40Y86         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y86         FDRE (Hold_fdre_C_D)         0.092     2.068    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.836ns (51.692%)  route 0.781ns (48.308%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.467    screen_mem/disp_mem_reg_768_1023_13_13/WCLK
    SLICE_X34Y86         RAMS64E                                      r  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.855 f  screen_mem/disp_mem_reg_768_1023_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.855    screen_mem/disp_mem_reg_768_1023_13_13/OB
    SLICE_X34Y86         MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 f  screen_mem/disp_mem_reg_768_1023_13_13/F7.A/O
                         net (fo=1, routed)           0.000     1.917    screen_mem/disp_mem_reg_768_1023_13_13/O1
    SLICE_X34Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.936 f  screen_mem/disp_mem_reg_768_1023_13_13/F8/O
                         net (fo=1, routed)           0.169     2.106    screen_mem/disp_mem_reg_768_1023_13_13_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I0_O)        0.113     2.219 f  screen_mem/balance_acc[0]_i_45/O
                         net (fo=1, routed)           0.000     2.219    screen_mem/displayData[13]
    SLICE_X35Y87         MUXF7 (Prop_muxf7_I1_O)      0.074     2.293 f  screen_mem/balance_acc_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     2.293    screen_mem/balance_acc_reg[0]_i_20_n_0
    SLICE_X35Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     2.316 f  screen_mem/balance_acc_reg[0]_i_8/O
                         net (fo=1, routed)           0.199     2.515    screen_mem/balance_acc_reg[0]_i_8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.112     2.627 f  screen_mem/balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.413     3.040    dispDriver/encode_R/TMDS_reg[9]_1
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.045     3.085 r  dispDriver/encode_R/TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    dispDriver/encode_R/TMDS0[4]
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.855     2.016    dispDriver/encode_R/pixclk
    SLICE_X40Y85         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.092     2.068    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.016    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 2.315ns (52.690%)  route 2.079ns (47.310%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.079     7.944    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     9.803 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     9.803    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.393ns  (logic 2.314ns (52.679%)  route 2.079ns (47.321%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.079     7.944    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     9.802 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     9.802    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 2.382ns (55.495%)  route 1.910ns (44.505%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.910     7.838    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     9.702 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     9.702    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.291ns  (logic 2.381ns (55.484%)  route 1.910ns (44.516%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.910     7.838    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     9.701 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     9.701    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.240ns  (logic 2.379ns (56.108%)  route 1.861ns (43.892%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.861     7.789    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     9.650 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.650    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.239ns  (logic 2.378ns (56.098%)  route 1.861ns (43.902%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.738     5.410    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.861     7.789    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     9.649 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     9.649    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.388ns  (logic 0.973ns (70.097%)  route 0.415ns (29.903%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.415     2.079    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.888 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     2.888    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.974ns (70.119%)  route 0.415ns (29.881%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y86         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.415     2.079    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.889 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.889    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.976ns (68.860%)  route 0.441ns (31.140%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.441     2.106    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.917 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     2.917    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.977ns (68.882%)  route 0.441ns (31.118%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y85         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.441     2.106    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.918 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     2.918    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.455ns  (logic 0.948ns (65.169%)  route 0.507ns (34.831%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.507     2.148    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.955 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     2.955    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.456ns  (logic 0.949ns (65.193%)  route 0.507ns (34.807%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X43Y85         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.507     2.148    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.956 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     2.956    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=66, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





