# RUN: llc -mtriple=riscv64 -mattr=-c -use-riscv-remove-back-to-back-branches=1 -o - %s | FileCheck %s

# CHECK: %bb.0:
# CHECK: blez
# CHECK: .p2align 3
# CHECK: %bb.1:
# CHECK: blez

--- |
  ; ModuleID = 'test.c'
  source_filename = "test.c"
  target datalayout = "e-m:e-p:64:64-i64:64-i128:128-n64-S128"
  target triple = "riscv64-unknown-linux-gnu"
  
  ; Function Attrs: nounwind optsize
  define dso_local void @test(i32 noundef signext %a, i32 noundef signext %b) local_unnamed_addr #0 {
  entry:
    %cmp = icmp sgt i32 %a, 0
    br i1 %cmp, label %if.then, label %if.end3
  
  if.then:                                          ; preds = %entry
    %cmp1 = icmp slt i32 %b, 1
    br i1 %cmp1, label %if.then2, label %if.end3
  
  if.then2:                                         ; preds = %if.then
    tail call void asm sideeffect "nop", ""() #1, !srcloc !4
    ret void
  
  if.end3:                                          ; preds = %if.then, %entry
    ret void
  }
  
  attributes #0 = { nounwind optsize "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mips-p8700" "target-features"="+64bit,+a,+c,+d,+f,+m" }
  attributes #1 = { nounwind }
  
  !llvm.module.flags = !{!0, !1, !2}
  !llvm.ident = !{!3}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 1, !"target-abi", !"lp64d"}
  !2 = !{i32 1, !"SmallDataLimit", i32 8}
  !3 = !{!"clang version 21.0.0"}
  !4 = !{i64 88}

...
---
name:            test
alignment:       2
tracksRegLiveness: true
liveins:
  - { reg: '$x10', virtual-reg: '' }
  - { reg: '$x11', virtual-reg: '' }
body:             |
  bb.0.entry:
    successors: %bb.1(0x50000000), %bb.2(0x30000000)
    liveins: $x10, $x11
  
    BGE $x0, killed renamable $x10, %bb.2
  
  bb.1.if.then:
    successors: %bb.3(0x30000000), %bb.2(0x50000000)
    liveins: $x11
  
    BGE $x0, killed renamable $x11, %bb.3
  
  bb.2.if.end3:
    PseudoRET
  
  bb.3.if.then2:
    INLINEASM &nop, 1 /* sideeffect attdialect */, !4
    PseudoRET

...
