{
  "Top": "enqueue_dequeue_frame",
  "RtlTop": "enqueue_dequeue_frame",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "operation": {
      "index": "0",
      "type": {
        "dataType": "uint2",
        "dataWidth": "2",
        "interfaceRef": "operation"
      }
    },
    "ac": {
      "index": "1",
      "type": {
        "dataType": "uint2",
        "dataWidth": "2",
        "interfaceRef": "ac"
      }
    },
    "inout_frame": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "inout_frame_address0",
          "inout_frame_d0",
          "inout_frame_q0"
        ]
      }
    }
  },
  "Return": {
    "dataType": "uint1",
    "dataWidth": "1",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "enqueue_dequeue_frame",
    "Version": "1.0",
    "DisplayName": "Enqueue_dequeue_frame",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/timer.c",
      "..\/mac_layer.c",
      "..\/edca.c",
      "..\/decompose_mac_frame.c",
      "..\/crc_32_validate.c",
      "..\/crc_32.c",
      "..\/compose_mac_frame.c",
      "..\/MA_UNITDATAX_request.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/enqueue_dequeue_fbkb.vhd",
      "impl\/vhdl\/enqueue_dequeue_frame.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/enqueue_dequeue_fbkb.v",
      "impl\/verilog\/enqueue_dequeue_fbkb_ram.dat",
      "impl\/verilog\/enqueue_dequeue_frame.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.autopilot\/db\/enqueue_dequeue_frame.design.xml",
    "DebugDir": "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug",
    "ProtoInst": [
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/add_to_queue.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/calc_crc.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/compose_mac_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/compose_mac_header.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/decompose_mac_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/dequeue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enque.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enqueue_dequeue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enqueue_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/enque_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/reset_pointers.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/send_frame.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/start_timer.protoinst",
      "E:\/FYP\/HLS\/MAC_SAP\/fyp\/solution1\/.debug\/validate_crc.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ac": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "ac",
      "bundle_role": "default"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "inout_frame_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "inout_frame",
      "bundle_role": "address0"
    },
    "inout_frame_d0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "inout_frame",
      "bundle_role": "d0"
    },
    "inout_frame_q0": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "inout_frame",
      "bundle_role": "q0"
    },
    "operation": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "operation",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "operation": {
      "dir": "in",
      "width": "2"
    },
    "ac": {
      "dir": "in",
      "width": "2"
    },
    "inout_frame_address0": {
      "dir": "out",
      "width": "7"
    },
    "inout_frame_ce0": {
      "dir": "out",
      "width": "1"
    },
    "inout_frame_we0": {
      "dir": "out",
      "width": "1"
    },
    "inout_frame_d0": {
      "dir": "out",
      "width": "8"
    },
    "inout_frame_q0": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "enqueue_dequeue_frame"},
    "Info": {"enqueue_dequeue_frame": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"enqueue_dequeue_frame": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "90",
          "LatencyWorst": "202",
          "PipelineIIMin": "2",
          "PipelineIIMax": "203",
          "PipelineII": "2 ~ 203",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.502"
        },
        "Loops": [
          {
            "Name": "write_to_bk",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "write_to_be",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "write_to_vi",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "write_to_vo",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "read_from_bk",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "read_from_be",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "read_from_vi",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "read_from_vo",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "0",
          "FF": "279",
          "LUT": "1401",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "enqueue_dequeue_frame",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-25 21:18:29 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
