Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 13 13:22:46 2018
| Host         : DESKTOP-GI6NB51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.260        0.000                      0                 5971        0.016        0.000                      0                 5971        4.020        0.000                       0                  2226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.260        0.000                      0                 5971        0.016        0.000                      0                 5971        4.020        0.000                       0                  2226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 4.701ns (56.218%)  route 3.661ns (43.782%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.107    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.441    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[111]
    SLICE_X22Y56         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y56         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y56         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 4.590ns (55.629%)  route 3.661ns (44.371%))
  Logic Levels:           20  (CARRY4=16 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.107    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.330 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[111]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.330    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[110]
    SLICE_X22Y56         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y56         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y56         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[110]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 4.587ns (55.613%)  route 3.661ns (44.387%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.327 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.327    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[107]
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[107]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 4.566ns (55.500%)  route 3.661ns (44.500%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.306 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.306    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[109]
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 4.492ns (55.096%)  route 3.661ns (44.904%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.232 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.232    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[108]
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[108]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.476ns (55.008%)  route 3.661ns (44.992%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.216 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[109]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.216    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[106]
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y55         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[106]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 4.473ns (54.991%)  route 3.661ns (45.009%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.213    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[103]
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[103]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 4.452ns (54.875%)  route 3.661ns (45.125%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.192 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.192    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[105]
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 4.378ns (54.459%)  route 3.661ns (45.541%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.118 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.118    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[104]
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[104]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 4.362ns (54.368%)  route 3.661ns (45.631%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.771     3.079    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.513 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6/P[36]
                         net (fo=2, routed)           1.724     5.236    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg__6_n_69
    SLICE_X29Y42         LUT3 (Prop_lut3_I2_O)        0.150     5.386 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9/O
                         net (fo=2, routed)           0.469     5.855    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_9_n_0
    SLICE_X29Y42         LUT4 (Prop_lut4_I3_O)        0.326     6.181 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[57]_i_13_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.731 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.731    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.187    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.301    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.415    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.530    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10/O[1]
                         net (fo=2, routed)           0.984     8.848    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_10_n_6
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.329     9.177 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4/O
                         net (fo=2, routed)           0.484     9.661    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_4_n_0
    SLICE_X22Y50         LUT4 (Prop_lut4_I3_O)        0.326     9.987 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8/O
                         net (fo=1, routed)           0.000     9.987    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2[89]_i_8_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.537 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[89]_i_1_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[93]_i_1_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.102 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[105]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.102    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff1_reg[102]
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        1.485    12.677    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y54         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X22Y54         FDRE (Setup_fdre_C_D)        0.062    12.701    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[102]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  1.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.677%)  route 0.147ns (39.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.564     0.905    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]_i_2/Q
                         net (fo=2, routed)           0.147     1.180    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/p_Val2_s_reg_104_reg[39]_i_2
    SLICE_X19Y50         LUT5 (Prop_lut5_I4_O)        0.099     1.279 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/p_Val2_s_reg_104[39]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_1_i/neuronInitAndCompute3/U0/p_1_in[39]
    SLICE_X19Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X19Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.699%)  route 0.204ns (52.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.204     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.313 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[25]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.333%)  route 0.209ns (59.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.561     0.902    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y49         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[82]/Q
                         net (fo=1, routed)           0.209     1.251    design_1_i/neuronInitAndCompute3/U0/buff2[82]
    SLICE_X21Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.830     1.200    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y50         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[82]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.046     1.217    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.164%)  route 0.210ns (59.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.560     0.901    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/ap_clk
    SLICE_X22Y46         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompbkb_U0/neuronInitAndCompbkb_MulnS_0_U/buff2_reg[70]/Q
                         net (fo=1, routed)           0.210     1.252    design_1_i/neuronInitAndCompute3/U0/buff2[70]
    SLICE_X21Y47         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y47         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[70]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.046     1.213    design_1_i/neuronInitAndCompute3/U0/p_Val2_1_reg_265_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.382%)  route 0.176ns (43.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.176     1.228    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.099     1.327 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.247%)  route 0.183ns (44.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.560     0.901    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X23Y43         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]_i_2/Q
                         net (fo=2, routed)           0.183     1.212    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/p_Val2_s_reg_104_reg[8]_i_2
    SLICE_X21Y42         LUT5 (Prop_lut5_I4_O)        0.098     1.310 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/p_Val2_s_reg_104[8]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/neuronInitAndCompute3/U0/p_1_in[8]
    SLICE_X21Y42         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.829     1.199    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.257    design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.134     1.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.192ns (43.905%)  route 0.245ns (56.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.562     0.903    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X17Y51         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[50]/Q
                         net (fo=3, routed)           0.245     1.289    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/p_Val2_s_reg_104_reg[63]_0[50]
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.051     1.340 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[50]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[50]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.831     1.201    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/ap_clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[50]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.107     1.279    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.090%)  route 0.236ns (55.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.558     0.899    design_1_i/neuronInitAndCompute3/U0/ap_clk
    SLICE_X23Y39         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/neuronInitAndCompute3/U0/p_Val2_s_reg_104_reg[0]/Q
                         net (fo=3, routed)           0.236     1.275    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/p_Val2_s_reg_104_reg[63]_0[0]
    SLICE_X18Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.320 r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[0]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2226, routed)        0.830     1.200    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_output_V_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/neuron3/U0/neuronInitAndCompute3HardCoded_neuron_hard_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_inputData_V/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/neuronInitAndCompute3/U0/neuronInitAndCompute3_neuron_io_s_axi_U/int_weights_V/gen_write[1].mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/neuron3/U0/ap_enable_reg_pp0_iter4_reg_srl3___ap_enable_reg_pp0_iter4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y29  design_1_i/neuron3/U0/ap_reg_pp0_iter4_exitcond_reg_247_reg[0]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



