FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 52;
0"NC";
1"A7_7511_D14";
2"A7_7511_CLK";
3"A7_7511_D13";
4"A7_7511_D12";
5"A7_7511_D11";
6"A7_7511_D10";
7"A7_7511_D9";
8"A7_7511_D8";
9"A7_7511_D7";
10"A7_7511_D6";
11"A7_FPGA_7511_PD";
12"A7_FPGA_7511_SDA";
13"A7_FPGA_7511_SCL";
14"A7_FPGA_7511_INT";
15"A7_7511_HSYNC";
16"A7_7511_DE";
17"A7_7511_D32";
18"A7_7511_D33";
19"A7_7511_D34";
20"A7_7511_D35";
21"A7_FPGA_7511_CEC_CLK";
22"A7_7511_D20";
23"A7_7511_D19";
24"A7_7511_D18";
25"A7_7511_D17";
26"A7_7511_D16";
27"A7_7511_D15";
28"A7_7511_D31";
29"A7_7511_D30";
30"A7_7511_D29";
31"A7_7511_D28";
32"A7_7511_D27";
33"A7_7511_D26";
34"A7_7511_D25";
35"A7_7511_D24";
36"A7_7511_D23";
37"A7_7511_D22";
38"A7_7511_D21";
39"A7_7511_D5";
40"A7_7511_D4";
41"A7_7511_D3";
42"A7_7511_D2";
43"A7_7511_D1";
44"A7_7511_D0";
45"A7_7511_VSYNC";
46"A7_7511_SPDIF_OUT";
47"A7_7511_SPDIF";
%"XC7A200TFFG1156"
"2","(-5650,4250)","0","ic","I1";
;
$LOCATION"U28"
CDS_LOCATION"U28"
$SEC"2"
CDS_SEC"2"
VALUE"XC7A200TFFG1156"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,825,-100";
"AL24"
$PN"71"0;
"AP26"
$PN"70"0;
"AP25"
$PN"69"0;
"AM25"
$PN"68"21;
"AL25"
$PN"67"20;
"AN27"
$PN"66"19;
"AM27"
$PN"65"18;
"AN26"
$PN"64"17;
"AM26"
$PN"63"28;
"AK26"
$PN"62"29;
"AJ26"
$PN"61"30;
"AK25"
$PN"60"31;
"AJ25"
$PN"59"32;
"AL27"
$PN"58"33;
"AK27"
$PN"57"34;
"AP28"
$PN"56"35;
"AN28"
$PN"55"36;
"AN29"
$PN"54"37;
"AM29"
$PN"53"38;
"AP30"
$PN"52"22;
"AP29"
$PN"51"23;
"AK28"
$PN"50"24;
"AJ28"
$PN"49"25;
"AL29"
$PN"48"26;
"AL28"
$PN"47"27;
"AM30"
$PN"46"1;
"AL30"
$PN"45"2;
"AK30"
$PN"44"3;
"AJ29"
$PN"43"4;
"AP31"
$PN"42"5;
"AN31"
$PN"41"6;
"AK31"
$PN"40"7;
"AJ30"
$PN"39"8;
"AN32"
$PN"38"9;
"AM31"
$PN"37"10;
"AK32"
$PN"36"39;
"AJ31"
$PN"35"40;
"AM32"
$PN"34"41;
"AL32"
$PN"33"42;
"AP33"
$PN"32"43;
"AN33"
$PN"31"44;
"AL33"
$PN"30"45;
"AK33"
$PN"29"46;
"AP34"
$PN"28"47;
"AN34"
$PN"27"11;
"AJ34"
$PN"26"12;
"AJ33"
$PN"25"13;
"AM34"
$PN"24"14;
"AL34"
$PN"23"15;
"AJ24"
$PN"22"16;
END.
