// Seed: 1808051120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_6 = -1; 1'b0; id_6 = id_5 == id_5) wor id_7 = id_5;
  logic id_8 = -1;
  assign id_7 = -1;
  wire  id_9 = !1;
  logic id_10;
endmodule
module module_1;
  wire id_1;
  id_2 :
  assert property (@(1 or posedge id_2) -1) begin : LABEL_0
    `define pp_3 0
  end
  always $signed(86);
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
