{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T13:40:49Z","timestamp":1574862049717},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,11,21]],"date-time":"2019-11-21T00:00:00Z","timestamp":1574294400000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/501100001692","name":"Croucher Foundation","doi-asserted-by":"crossref","award":[]},{"name":"Research Grants Council of Hong Kong","award":["GRF 17245716"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst.","TRETS"],"published-print":{"date-parts":[[2019,11,21]]},"DOI":"10.1145\/3357596","type":"journal-article","created":{"date-parts":[[2019,11,21]],"date-time":"2019-11-21T13:35:22Z","timestamp":1574343322000},"page":"1-28","source":"Crossref","is-referenced-by-count":0,"title":["GraVF-M"],"prefix":"10.1145","volume":"12","author":[{"given":"Nina","family":"Engelhardt","sequence":"first","affiliation":[{"name":"University of Hong Kong, Pokfulam Road, Hong Kong"}]},{"given":"Hayden K.-H.","family":"So","sequence":"additional","affiliation":[{"name":"University of Hong Kong, Pokfulam Road, Hong Kong"}]}],"member":"320","reference":[{"key":"key-10.1145\/3357596-1","unstructured":"O. G. Attia, T. Johnson, K. Townsend, P. Jones, and J. Zambreno. 2014. CyGraph: A reconfigurable architecture for parallel breadth-first search. In Proceedings of the IEEE International Parallel Distributed Processing Symposium Workshops (IPDPSW&#x02019;14). 228--235. DOI:https:\/\/doi.org\/10.1109\/IPDPSW.2014.30","DOI":"10.1109\/IPDPSW.2014.30","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-2","unstructured":"O. G. Attia, A. Grieve, K. R. Townsend, P. Jones, and J. Zambreno. 2015. Accelerating all-pairs shortest path using a message-passing reconfigurable architecture. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig&#x02019;15). 1--6. DOI:https:\/\/doi.org\/10.1109\/ReConFig.2015.7393284","DOI":"10.1109\/ReConFig.2015.7393284","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-3","unstructured":"Brahim Betkaoui, David B. Thomas, Wayne Luk, and Natasa Przulj. 2011. A framework for FPGA acceleration of large graph problems: Graphlet counting case study. In Proceedings of the International Conference on Field-Programmable Technology (FPT&#x02019;11). IEEE, 1--8."},{"key":"key-10.1145\/3357596-4","unstructured":"B. Betkaoui, Y. Wang, D. B. Thomas, and W. Luk. 2012. A reconfigurable computing approach for efficient and scalable parallel graph exploration. In Proceedings of the 23rd International Conference on Application-Specific Systems, Architectures and Processors (ASAP&#x02019;12). DOI:https:\/\/doi.org\/10.1109\/ASAP.2012.30","DOI":"10.1109\/ASAP.2012.30","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-5","unstructured":"D. Chakrabarti, Y. Zhan, and C. Faloutsos. 2004. R-MAT: A Recursive Model for Graph Mining. 442--446. DOI:https:\/\/doi.org\/10.1137\/1.9781611972740.43","DOI":"10.1137\/1.9781611972740.43","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-6","unstructured":"Convey Computer. 2011. Convey Computer Doubles Graph500 Performance, Develops New Graph Personality. Press release. Retrieved from: http:\/\/investors.micron.com\/news-releases\/news-release-details\/convey-computer-doubles-graph500-performance-develops-new-graph."},{"key":"key-10.1145\/3357596-7","unstructured":"Convey Computer. 2012. New Convey MX&#x02122; Demonstrates Leading Power\/Performance on Graph 500 Benchmark. Press release. Retrieved from: https:\/\/www.yahoo.com\/news\/convey-mx-tm-demonstrates-leading-214814156.html."},{"key":"key-10.1145\/3357596-8","unstructured":"Guohao Dai, Yuze Chi, Yu Wang, and Huazhong Yang. 2016. FPGP: Graph processing framework on FPGA a case study of breadth-first search. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;16). ACM, New York, NY, USA, 105--110. DOI:https:\/\/doi.org\/10.1145\/2847263.2847339","DOI":"10.1145\/2847263.2847339","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-9","unstructured":"G. Dai, T. Huang, Y. Chi, N. Xu, Y. Wang, and H. Yang. 2017. ForeGraph: Exploring large-scale graph processing on multi-FPGA architecture. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;17). ACM, 10. DOI:https:\/\/doi.org\/10.1145\/3020078.3021739","DOI":"10.1145\/3020078.3021739","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-10","unstructured":"Michael Delorimier, Nachiket Kapre, Nikil Mehta, and Andr&#x000E9; Dehon. 2011. Spatial hardware implementation for sparse graph algorithms in GraphStep. ACM Trans. Auton. Adapt. Syst. 6, 3, Article 17 (Sept. 2011), 20 pages. DOI:https:\/\/doi.org\/10.1145\/2019583.2019584","DOI":"10.1145\/2019583.2019584","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-11","unstructured":"M. deLorimier, N. Kapre, N. Mehta, D. Rizzo, I. Eslick, R. Rubin, T. E. Uribe, T. F. Knight Jr., and A. DeHon. 2006. GraphStep: A system architecture for sparse-graph algorithms. In Proceedings of the 14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM&#x02019;06). DOI:https:\/\/doi.org\/10.1109\/FCCM.2006.45","DOI":"10.1109\/FCCM.2006.45","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-12","unstructured":"Nina Engelhardt, Dominic C.-H. Hung, and Hayden K.-H. So. 2018. Performance-driven system generation for distributed vertex-centric graph processing on multi-FPGA systems. In Proceedings of the 28th International Conference on Field Programmable Logic and Applications (FPL&#x02019;18). 215--2153. DOI:https:\/\/doi.org\/10.1109\/FPL.2018.00043","DOI":"10.1109\/FPL.2018.00043","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-13","unstructured":"N. Engelhardt and H. K. H. So. 2016. GraVF: A vertex-centric distributed graph processing framework on FPGAs. In Proceedings of the 26th International Conference on Field Programmable Logic and Applications (FPL&#x02019;16). DOI:https:\/\/doi.org\/10.1109\/FPL.2016.7577360","DOI":"10.1109\/FPL.2016.7577360","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-14","unstructured":"Nina Engelhardt and Hayden Kwok-Hay So. 2017. Towards flexible automatic generation of graph processing gateware. In Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART&#x02019;17).","DOI":"10.1145\/3120895.3120896","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-15","unstructured":"N. Kapre. 2015. Custom FPGA-based soft-processors for sparse graph acceleration. In Proceedings of the 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP&#x02019;15). DOI:https:\/\/doi.org\/10.1109\/ASAP.2015.7245698","DOI":"10.1109\/ASAP.2015.7245698","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-16","unstructured":"G. Karypis and V. Kumar. 1998. A fast and high quality multilevel scheme for partitioning irregular graphs. SIAM J. Sci. Comput. 20, 1 (1998), 359--392. DOI:https:\/\/doi.org\/10.1137\/S1064827595287997","DOI":"10.1137\/S1064827595287997","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-17","unstructured":"Soroosh Khoram, Jialiang Zhang, Maxwell Strange, and Jing Li. 2018. Accelerating graph analytics by co-optimizing storage and access on an FPGA-HMC platform. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;18). ACM, New York, NY, 239--248. DOI:https:\/\/doi.org\/10.1145\/3174243.3174260","DOI":"10.1145\/3174243.3174260","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-18","unstructured":"Richard E. Korf. 2009. Multi-way number partitioning. In Proceedings of the 21st International Joint Conference on Artifical Intelligence (IJCAI&#x02019;09). Morgan Kaufmann Publishers Inc., San Francisco, CA, 538--543. Retrieved from: http:\/\/dl.acm.org\/citation.cfm?id&equals;1661445.1661531."},{"key":"key-10.1145\/3357596-19","unstructured":"Jinho Lee, Heesu Kim, Sungjoo Yoo, Kiyoung Choi, H. Peter Hofstee, Gi-Joon Nam, Mark R. Nutter, and Damir Jamsek. 2017. ExtraV: Boosting graph processing near storage with a coherent accelerator. Proc. VLDB Endow. 10, 12 (Aug. 2017), 1706--1717. DOI:https:\/\/doi.org\/10.14778\/3137765.3137776","DOI":"10.14778\/3137765.3137776","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-20","unstructured":"Guoqing Lei, Rongchun Li, Song Guo, and Fei Xia. 2015. TorusBFS: A novel message-passing parallel breadth-first search architecture on FPGAs. IRACST&#x02014;Eng. Sci. Technol.: Int. J. 5, 5 (Oct. 2015), 313--318."},{"key":"key-10.1145\/3357596-21","unstructured":"Jure Leskovec and Andrej Krevl. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. Retrieved from: http:\/\/snap.stanford.edu\/data."},{"key":"key-10.1145\/3357596-22","unstructured":"M-Labs. 2012. Migen. Retrieved from: http:\/\/m-labs.hk\/migen."},{"key":"key-10.1145\/3357596-23","unstructured":"Xiaoyu Ma, Dan Zhang, and Derek Chiou. 2017. FPGA-accelerated transactional execution of graph workloads. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;17). ACM, New York, NY, 227--236. DOI:https:\/\/doi.org\/10.1145\/3020078.3021743","DOI":"10.1145\/3020078.3021743","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-24","unstructured":"G. Malewicz, M. Austern, A. Bik, J. Dehnert, I. Horn, N. Leiser, and G. Czajkowski. 2010. Pregel: A system for large-scale graph processing. In Proceedings of the ACM SIGMOD International Conference on Management of Data. ACM.","DOI":"10.1145\/1807167.1807184","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-25","unstructured":"Richard C. Murphy, Kyle B. Wheeler, Brian W. Barrett, and James A. Ang. 2010. Introducing the Graph500. Cray User&#x02019;s Group (2010). Retrieved from: https:\/\/cug.org\/5-publications\/proceedings_attendee_lists\/CUG10CD\/pages\/1-program\/final_program\/CUG10_Proceedings\/pages\/authors\/11-15Wednesday\/14C-Murphy-paper.pdf."},{"key":"key-10.1145\/3357596-26","unstructured":"E. Nurvitadhi, G. Weisz, Y. Wang, S. Hurkat, M. Nguyen, J. C. Hoe, J. F. Mart&#x000ED;nez, and C. Guestrin. 2014. GraphGen: An FPGA framework for vertex-centric graph computation. In Proceedings of the 22nd International Symposium on Field-Programmable Custom Computing Machines (FCCM&#x02019;14). IEEE, 25--28."},{"key":"key-10.1145\/3357596-27","unstructured":"Tayo Oguntebi and Kunle Olukotun. 2016. GraphOps: A dataflow library for graph analytics acceleration. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;16). ACM, New York, NY, 111--117. DOI:https:\/\/doi.org\/10.1145\/2847263.2847337","DOI":"10.1145\/2847263.2847337","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-28","unstructured":"Y. Umuroglu, D. Morrison, and M. Jahre. 2015. Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL&#x02019;15). DOI:https:\/\/doi.org\/10.1109\/FPL.2015.7293939","DOI":"10.1109\/FPL.2015.7293939","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-29","unstructured":"Q. Wang, W. Jiang, Y. Xia, and V. Prasanna. 2010. A message-passing multi-softcore architecture on FPGA for breadth-first search. In Proceedings of the International Conference on Field-Programmable Technology (FPT&#x02019;10). DOI:https:\/\/doi.org\/10.1109\/FPT.2010.5681757","DOI":"10.1109\/FPT.2010.5681757","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-30","unstructured":"J. Zhang, S. Khoram, and J. Li. 2017. Boosting the performance of FPGA-based graph processor using hybrid memory cube: A case for breadth-first search. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;17). ACM, 10. DOI:https:\/\/doi.org\/10.1145\/3020078.3021737","DOI":"10.1145\/3020078.3021737","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-31","unstructured":"Jialiang Zhang and Jing Li. 2018. Degree-aware hybrid graph traversal on FPGA-HMC platform. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&#x02019;18). ACM, New York, NY, 229--238. DOI:https:\/\/doi.org\/10.1145\/3174243.3174245","DOI":"10.1145\/3174243.3174245","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-32","unstructured":"J. Zhou, S. Liu, Q. Guo, X. Zhou, T. Zhi, D. Liu, C. Wang, X. Zhou, Y. Chen, and T. Chen. 2017. TuNao: A high-performance and energy-efficient reconfigurable accelerator for graph processing. In Proceedings of the 17th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGRID&#x02019;17). 731--734. DOI:https:\/\/doi.org\/10.1109\/CCGRID.2017.114","DOI":"10.1109\/CCGRID.2017.114","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-33","unstructured":"S. Zhou, C. Chelmis, and V. K. Prasanna. 2016. High-throughput and energy-efficient graph processing on FPGA. In Proceedings of the IEEE 24th International Symposium on Field-Programmable Custom Computing Machines (FCCM&#x02019;16). 103--110. DOI:https:\/\/doi.org\/10.1109\/FCCM.2016.35","DOI":"10.1109\/FCCM.2016.35","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-34","unstructured":"Shijie Zhou, Rajgopal Kannan, Hanqing Zeng, and Viktor K. Prasanna. 2018. An FPGA framework for edge-centric graph processing. In Proceedings of the 15th ACM International Conference on Computing Frontiers (CF&#x02019;18). ACM, New York, NY, 69--77. DOI:https:\/\/doi.org\/10.1145\/3203217.3203233","DOI":"10.1145\/3203217.3203233","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-35","unstructured":"S. Zhou and V. K. Prasanna. 2017. Accelerating graph analytics on CPU-FPGA heterogeneous platform. In Proceedings of the 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD&#x02019;17). 137--144. DOI:https:\/\/doi.org\/10.1109\/SBAC-PAD.2017.25","DOI":"10.1109\/SBAC-PAD.2017.25","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3357596-36","unstructured":"Xiaowei Zhu, Wentao Han, and Wenguang Chen. 2015. GridGraph: Large-scale graph processing on a single machine using 2-level hierarchical partitioning. In Proceedings of the USENIX Annual Technical Conference (USENIX ATC&#x02019;15). USENIX Association, 375--386. Retrieved from: https:\/\/www.usenix.org\/conference\/atc15\/technical-session\/presentation\/zhu."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3357596&ftid=2098168&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T13:22:35Z","timestamp":1574860955000},"score":1.0,"subtitle":["Graph Processing System Generation for Multi-FPGA Platforms"],"short-title":[],"issued":{"date-parts":[[2019,11,21]]},"references-count":36,"journal-issue":{"published-print":{"date-parts":[[2019,11,27]]},"issue":"4"},"URL":"http:\/\/dx.doi.org\/10.1145\/3357596","relation":{"cites":[]},"ISSN":["1936-7406"],"issn-type":[{"value":"1936-7406","type":"print"}],"subject":["General Computer Science"]}}