 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:37:34 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX1M)                     0.84       0.84 r
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX1M)                    0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]/Q (SDFFRX1M)
                                                          0.63       0.63 r
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/SI (SDFFRQX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/QN (SDFFSRX2M)
                                                          0.52       0.52 r
  U0_UART/U0_UART_TX/U0_parity_calc/test_so (parity_calc_test_1)
                                                          0.00       0.52 r
  U0_UART/U0_UART_TX/test_so (UART_TX_test_1)             0.00       0.52 r
  U0_UART/test_so (UART_test_1)                           0.00       0.52 r
  U0_ref_sync/test_si (data_sync_test_0)                  0.00       0.52 r
  U0_ref_sync/enable_flop_reg/SI (SDFFRQX1M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (SDFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (SDFFRX4M)
                                                          0.44       0.44 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (SDFFRQX4M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.32      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/QN (SDFFSRX2M)
                                                          0.52       0.52 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SI (SDFFSRX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFSRX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


1
