// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_eOg.h"
#include "conv_1_fmul_32ns_fYi.h"
#include "conv_1_fcmp_32ns_g8j.h"
#include "conv_1_mac_muladdhbi.h"
#include "conv_1_conv_1_bias.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_input_address0;
    sc_out< sc_logic > conv_input_ce0;
    sc_in< sc_lv<32> > conv_input_q0;
    sc_out< sc_lv<12> > conv_input_address1;
    sc_out< sc_logic > conv_input_ce1;
    sc_in< sc_lv<32> > conv_input_q1;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_conv_1_weibkb* conv_1_weights_0_0_U;
    conv_1_conv_1_weicud* conv_1_weights_1_0_U;
    conv_1_conv_1_weidEe* conv_1_weights_2_0_U;
    conv_1_fadd_32ns_eOg<1,2,32,32,32>* conv_1_fadd_32ns_eOg_U1;
    conv_1_fmul_32ns_fYi<1,2,32,32,32>* conv_1_fmul_32ns_fYi_U2;
    conv_1_fcmp_32ns_g8j<1,1,32,32,1>* conv_1_fcmp_32ns_g8j_U3;
    conv_1_mac_muladdhbi<1,1,6,5,5,10>* conv_1_mac_muladdhbi_U4;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<7> > conv_1_weights_0_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_0_q0;
    sc_signal< sc_lv<7> > conv_1_weights_1_0_address0;
    sc_signal< sc_logic > conv_1_weights_1_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_q0;
    sc_signal< sc_lv<7> > conv_1_weights_2_0_address0;
    sc_signal< sc_logic > conv_1_weights_2_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_q0;
    sc_signal< sc_lv<16> > indvar_flatten47_reg_259;
    sc_signal< sc_lv<5> > r_0_reg_270;
    sc_signal< sc_lv<12> > indvar_flatten14_reg_281;
    sc_signal< sc_lv<5> > c_0_reg_292;
    sc_signal< sc_lv<8> > indvar_flatten_reg_303;
    sc_signal< sc_lv<6> > f_0_reg_314;
    sc_signal< sc_lv<2> > wr_0_reg_325;
    sc_signal< sc_lv<32> > w_sum_0_reg_336;
    sc_signal< sc_lv<32> > reg_366;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_990;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > reg_372;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_352_p2;
    sc_signal< sc_lv<32> > reg_378;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > reg_383;
    sc_signal< sc_lv<32> > grp_fu_348_p2;
    sc_signal< sc_lv<32> > reg_390;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<32> > reg_395;
    sc_signal< sc_lv<1> > icmp_ln8_fu_412_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_990_pp0_iter1_reg;
    sc_signal< sc_lv<16> > add_ln8_fu_418_p2;
    sc_signal< sc_lv<16> > add_ln8_reg_994;
    sc_signal< sc_lv<5> > select_ln35_1_fu_444_p3;
    sc_signal< sc_lv<5> > select_ln35_1_reg_999;
    sc_signal< sc_lv<5> > select_ln35_5_fu_518_p3;
    sc_signal< sc_lv<5> > select_ln35_5_reg_1005;
    sc_signal< sc_lv<1> > or_ln26_1_fu_596_p2;
    sc_signal< sc_lv<1> > or_ln26_1_reg_1011;
    sc_signal< sc_lv<2> > select_ln26_fu_602_p3;
    sc_signal< sc_lv<2> > select_ln26_reg_1016;
    sc_signal< sc_lv<6> > select_ln26_2_fu_610_p3;
    sc_signal< sc_lv<6> > select_ln26_2_reg_1021;
    sc_signal< sc_lv<13> > sub_ln26_1_fu_713_p2;
    sc_signal< sc_lv<13> > sub_ln26_1_reg_1043;
    sc_signal< sc_lv<13> > sub_ln26_2_fu_757_p2;
    sc_signal< sc_lv<13> > sub_ln26_2_reg_1058;
    sc_signal< sc_lv<13> > sub_ln26_3_fu_785_p2;
    sc_signal< sc_lv<13> > sub_ln26_3_reg_1065;
    sc_signal< sc_lv<8> > select_ln14_fu_797_p3;
    sc_signal< sc_lv<8> > select_ln14_reg_1072;
    sc_signal< sc_lv<12> > select_ln11_fu_811_p3;
    sc_signal< sc_lv<12> > select_ln11_reg_1077;
    sc_signal< sc_lv<32> > conv_1_weights_1_0_l_reg_1097;
    sc_signal< sc_lv<32> > conv_1_weights_2_0_l_reg_1102;
    sc_signal< sc_lv<32> > select_ln26_1_fu_833_p3;
    sc_signal< sc_lv<32> > conv_input_load_5_reg_1132;
    sc_signal< sc_lv<32> > conv_input_load_7_reg_1142;
    sc_signal< sc_lv<32> > tmp_1_1_1_reg_1147;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1152;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > tmp_1_2_2_reg_1157;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<2> > wr_fu_885_p2;
    sc_signal< sc_lv<2> > wr_reg_1162;
    sc_signal< sc_lv<15> > conv_out_addr_reg_1168;
    sc_signal< sc_lv<1> > icmp_ln18_1_fu_925_p2;
    sc_signal< sc_lv<1> > icmp_ln18_1_reg_1173;
    sc_signal< sc_lv<32> > w_sum_3_2_2_reg_1182;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > conv_1_bias_load_reg_1188;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten47_phi_fu_263_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_r_0_phi_fu_274_p4;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten14_phi_fu_285_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_c_0_phi_fu_296_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_307_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_f_0_phi_fu_318_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_329_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_0_phi_fu_340_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln26_5_fu_644_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln26_9_fu_730_p1;
    sc_signal< sc_lv<64> > zext_ln26_10_fu_824_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln26_11_fu_829_p1;
    sc_signal< sc_lv<64> > zext_ln26_12_fu_846_p1;
    sc_signal< sc_lv<64> > zext_ln26_13_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln26_14_fu_861_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln26_15_fu_870_p1;
    sc_signal< sc_lv<64> > zext_ln26_16_fu_880_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln35_5_fu_920_p1;
    sc_signal< sc_lv<64> > zext_ln26_3_fu_910_p1;
    sc_signal< sc_lv<32> > grp_fu_348_p0;
    sc_signal< sc_lv<32> > grp_fu_348_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_lv<32> > grp_fu_352_p0;
    sc_signal< sc_lv<32> > grp_fu_352_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<1> > icmp_ln11_fu_430_p2;
    sc_signal< sc_lv<5> > r_fu_424_p2;
    sc_signal< sc_lv<5> > c_fu_400_p2;
    sc_signal< sc_lv<5> > add_ln26_2_fu_406_p2;
    sc_signal< sc_lv<1> > icmp_ln18_fu_474_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_468_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_486_p2;
    sc_signal< sc_lv<5> > select_ln35_fu_436_p3;
    sc_signal< sc_lv<1> > and_ln35_1_fu_492_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_504_p2;
    sc_signal< sc_lv<5> > add_ln26_3_fu_498_p2;
    sc_signal< sc_lv<5> > add_ln26_4_fu_530_p2;
    sc_signal< sc_lv<5> > select_ln35_2_fu_452_p3;
    sc_signal< sc_lv<5> > select_ln35_6_fu_536_p3;
    sc_signal< sc_lv<5> > add_ln26_5_fu_548_p2;
    sc_signal< sc_lv<5> > select_ln35_3_fu_460_p3;
    sc_signal< sc_lv<5> > select_ln35_7_fu_554_p3;
    sc_signal< sc_lv<1> > xor_ln35_1_fu_566_p2;
    sc_signal< sc_lv<1> > and_ln35_fu_480_p2;
    sc_signal< sc_lv<1> > or_ln35_1_fu_572_p2;
    sc_signal< sc_lv<6> > select_ln35_4_fu_510_p3;
    sc_signal< sc_lv<1> > and_ln35_2_fu_578_p2;
    sc_signal< sc_lv<1> > or_ln26_fu_590_p2;
    sc_signal< sc_lv<6> > f_fu_584_p2;
    sc_signal< sc_lv<7> > tmp_3_fu_626_p3;
    sc_signal< sc_lv<8> > zext_ln26_4_fu_634_p1;
    sc_signal< sc_lv<8> > zext_ln26_1_fu_618_p1;
    sc_signal< sc_lv<8> > add_ln26_6_fu_638_p2;
    sc_signal< sc_lv<5> > zext_ln18_fu_622_p1;
    sc_signal< sc_lv<5> > add_ln26_fu_651_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_657_p3;
    sc_signal< sc_lv<7> > tmp_7_fu_669_p3;
    sc_signal< sc_lv<11> > zext_ln26_6_fu_665_p1;
    sc_signal< sc_lv<11> > zext_ln26_7_fu_677_p1;
    sc_signal< sc_lv<11> > sub_ln26_fu_681_p2;
    sc_signal< sc_lv<12> > sext_ln26_fu_687_p1;
    sc_signal< sc_lv<12> > zext_ln35_1_fu_526_p1;
    sc_signal< sc_lv<12> > add_ln26_7_fu_691_p2;
    sc_signal< sc_lv<11> > trunc_ln26_fu_701_p1;
    sc_signal< sc_lv<13> > p_shl3_cast_fu_705_p3;
    sc_signal< sc_lv<13> > sext_ln26_1_fu_697_p1;
    sc_signal< sc_lv<13> > add_ln26_8_fu_724_p2;
    sc_signal< sc_lv<12> > zext_ln35_3_fu_544_p1;
    sc_signal< sc_lv<12> > add_ln26_10_fu_735_p2;
    sc_signal< sc_lv<11> > trunc_ln26_1_fu_745_p1;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_749_p3;
    sc_signal< sc_lv<13> > sext_ln26_2_fu_741_p1;
    sc_signal< sc_lv<12> > zext_ln35_4_fu_562_p1;
    sc_signal< sc_lv<12> > add_ln26_13_fu_763_p2;
    sc_signal< sc_lv<11> > trunc_ln26_2_fu_773_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_777_p3;
    sc_signal< sc_lv<13> > sext_ln26_3_fu_769_p1;
    sc_signal< sc_lv<8> > add_ln14_fu_791_p2;
    sc_signal< sc_lv<12> > add_ln11_fu_805_p2;
    sc_signal< sc_lv<13> > add_ln26_9_fu_819_p2;
    sc_signal< sc_lv<13> > add_ln26_11_fu_841_p2;
    sc_signal< sc_lv<13> > add_ln26_12_fu_851_p2;
    sc_signal< sc_lv<13> > add_ln26_14_fu_865_p2;
    sc_signal< sc_lv<13> > add_ln26_15_fu_875_p2;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_lv<10> > grp_fu_981_p3;
    sc_signal< sc_lv<15> > tmp_1_fu_896_p3;
    sc_signal< sc_lv<16> > zext_ln26_fu_903_p1;
    sc_signal< sc_lv<16> > zext_ln26_2_fu_907_p1;
    sc_signal< sc_lv<16> > add_ln35_1_fu_914_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_930_p1;
    sc_signal< sc_lv<8> > tmp_fu_934_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_944_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_954_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_948_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_960_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_360_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_966_p2;
    sc_signal< sc_lv<6> > grp_fu_981_p0;
    sc_signal< sc_lv<5> > grp_fu_981_p1;
    sc_signal< sc_lv<5> > grp_fu_981_p2;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_981_p10;
    sc_signal< sc_lv<10> > grp_fu_981_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage2;
    static const sc_lv<20> ap_ST_fsm_pp0_stage3;
    static const sc_lv<20> ap_ST_fsm_pp0_stage4;
    static const sc_lv<20> ap_ST_fsm_pp0_stage5;
    static const sc_lv<20> ap_ST_fsm_pp0_stage6;
    static const sc_lv<20> ap_ST_fsm_pp0_stage7;
    static const sc_lv<20> ap_ST_fsm_pp0_stage8;
    static const sc_lv<20> ap_ST_fsm_pp0_stage9;
    static const sc_lv<20> ap_ST_fsm_pp0_stage10;
    static const sc_lv<20> ap_ST_fsm_pp0_stage11;
    static const sc_lv<20> ap_ST_fsm_pp0_stage12;
    static const sc_lv<20> ap_ST_fsm_pp0_stage13;
    static const sc_lv<20> ap_ST_fsm_pp0_stage14;
    static const sc_lv<20> ap_ST_fsm_pp0_stage15;
    static const sc_lv<20> ap_ST_fsm_pp0_stage16;
    static const sc_lv<20> ap_ST_fsm_pp0_stage17;
    static const sc_lv<20> ap_ST_fsm_state25;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<16> ap_const_lv16_FD80;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<12> ap_const_lv12_9C0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_805_p2();
    void thread_add_ln14_fu_791_p2();
    void thread_add_ln26_10_fu_735_p2();
    void thread_add_ln26_11_fu_841_p2();
    void thread_add_ln26_12_fu_851_p2();
    void thread_add_ln26_13_fu_763_p2();
    void thread_add_ln26_14_fu_865_p2();
    void thread_add_ln26_15_fu_875_p2();
    void thread_add_ln26_2_fu_406_p2();
    void thread_add_ln26_3_fu_498_p2();
    void thread_add_ln26_4_fu_530_p2();
    void thread_add_ln26_5_fu_548_p2();
    void thread_add_ln26_6_fu_638_p2();
    void thread_add_ln26_7_fu_691_p2();
    void thread_add_ln26_8_fu_724_p2();
    void thread_add_ln26_9_fu_819_p2();
    void thread_add_ln26_fu_651_p2();
    void thread_add_ln35_1_fu_914_p2();
    void thread_add_ln8_fu_418_p2();
    void thread_and_ln34_fu_966_p2();
    void thread_and_ln35_1_fu_492_p2();
    void thread_and_ln35_2_fu_578_p2();
    void thread_and_ln35_fu_480_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state25();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state21_pp0_stage1_iter1();
    void thread_ap_block_state22_pp0_stage2_iter1();
    void thread_ap_block_state23_pp0_stage3_iter1();
    void thread_ap_block_state24_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_296_p4();
    void thread_ap_phi_mux_f_0_phi_fu_318_p4();
    void thread_ap_phi_mux_indvar_flatten14_phi_fu_285_p4();
    void thread_ap_phi_mux_indvar_flatten47_phi_fu_263_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_307_p4();
    void thread_ap_phi_mux_r_0_phi_fu_274_p4();
    void thread_ap_phi_mux_w_sum_0_phi_fu_340_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_329_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_930_p1();
    void thread_c_fu_400_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_0_address0();
    void thread_conv_1_weights_0_0_ce0();
    void thread_conv_1_weights_1_0_address0();
    void thread_conv_1_weights_1_0_ce0();
    void thread_conv_1_weights_2_0_address0();
    void thread_conv_1_weights_2_0_ce0();
    void thread_conv_input_address0();
    void thread_conv_input_address1();
    void thread_conv_input_ce0();
    void thread_conv_input_ce1();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_584_p2();
    void thread_grp_fu_348_p0();
    void thread_grp_fu_348_p1();
    void thread_grp_fu_352_p0();
    void thread_grp_fu_352_p1();
    void thread_grp_fu_981_p0();
    void thread_grp_fu_981_p1();
    void thread_grp_fu_981_p10();
    void thread_grp_fu_981_p2();
    void thread_grp_fu_981_p20();
    void thread_icmp_ln11_fu_430_p2();
    void thread_icmp_ln14_fu_486_p2();
    void thread_icmp_ln18_1_fu_925_p2();
    void thread_icmp_ln18_fu_474_p2();
    void thread_icmp_ln34_1_fu_954_p2();
    void thread_icmp_ln34_fu_948_p2();
    void thread_icmp_ln8_fu_412_p2();
    void thread_or_ln26_1_fu_596_p2();
    void thread_or_ln26_fu_590_p2();
    void thread_or_ln34_fu_960_p2();
    void thread_or_ln35_1_fu_572_p2();
    void thread_or_ln35_fu_504_p2();
    void thread_p_shl2_cast_fu_749_p3();
    void thread_p_shl3_cast_fu_705_p3();
    void thread_p_shl_cast_fu_777_p3();
    void thread_r_fu_424_p2();
    void thread_select_ln11_fu_811_p3();
    void thread_select_ln14_fu_797_p3();
    void thread_select_ln26_1_fu_833_p3();
    void thread_select_ln26_2_fu_610_p3();
    void thread_select_ln26_fu_602_p3();
    void thread_select_ln35_1_fu_444_p3();
    void thread_select_ln35_2_fu_452_p3();
    void thread_select_ln35_3_fu_460_p3();
    void thread_select_ln35_4_fu_510_p3();
    void thread_select_ln35_5_fu_518_p3();
    void thread_select_ln35_6_fu_536_p3();
    void thread_select_ln35_7_fu_554_p3();
    void thread_select_ln35_fu_436_p3();
    void thread_sext_ln26_1_fu_697_p1();
    void thread_sext_ln26_2_fu_741_p1();
    void thread_sext_ln26_3_fu_769_p1();
    void thread_sext_ln26_fu_687_p1();
    void thread_sub_ln26_1_fu_713_p2();
    void thread_sub_ln26_2_fu_757_p2();
    void thread_sub_ln26_3_fu_785_p2();
    void thread_sub_ln26_fu_681_p2();
    void thread_tmp_1_fu_896_p3();
    void thread_tmp_3_fu_626_p3();
    void thread_tmp_6_fu_657_p3();
    void thread_tmp_7_fu_669_p3();
    void thread_tmp_fu_934_p4();
    void thread_trunc_ln26_1_fu_745_p1();
    void thread_trunc_ln26_2_fu_773_p1();
    void thread_trunc_ln26_fu_701_p1();
    void thread_trunc_ln34_fu_944_p1();
    void thread_wr_fu_885_p2();
    void thread_xor_ln35_1_fu_566_p2();
    void thread_xor_ln35_fu_468_p2();
    void thread_zext_ln18_fu_622_p1();
    void thread_zext_ln26_10_fu_824_p1();
    void thread_zext_ln26_11_fu_829_p1();
    void thread_zext_ln26_12_fu_846_p1();
    void thread_zext_ln26_13_fu_856_p1();
    void thread_zext_ln26_14_fu_861_p1();
    void thread_zext_ln26_15_fu_870_p1();
    void thread_zext_ln26_16_fu_880_p1();
    void thread_zext_ln26_1_fu_618_p1();
    void thread_zext_ln26_2_fu_907_p1();
    void thread_zext_ln26_3_fu_910_p1();
    void thread_zext_ln26_4_fu_634_p1();
    void thread_zext_ln26_5_fu_644_p1();
    void thread_zext_ln26_6_fu_665_p1();
    void thread_zext_ln26_7_fu_677_p1();
    void thread_zext_ln26_8_fu_719_p1();
    void thread_zext_ln26_9_fu_730_p1();
    void thread_zext_ln26_fu_903_p1();
    void thread_zext_ln35_1_fu_526_p1();
    void thread_zext_ln35_3_fu_544_p1();
    void thread_zext_ln35_4_fu_562_p1();
    void thread_zext_ln35_5_fu_920_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
