============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                              (Domain)             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                launch                                        0 R 
(fp.sdc_line_33_40_1)      ext delay                          +500     500 F 
read_if_addr[3]       (u)  in port               1  1.9    0    +0     500 F 
g72/in_1                                                        +0     500   
g72/z                 (u)  unmapped_nor2         1  1.9    0   +10     510 R 
g73/in_1                                                        +0     510   
g73/z                 (u)  unmapped_and2         2  2.7    0   +10     520 R 
async_fifo_i/rinc 
  rptr_empty_inst/rinc 
    g11/in_0                                                    +0     520   
    g11/z             (u)  unmapped_and2         2  3.8    0   +12     532 R 
    add_34_28/B[0] 
      g2/in_1                                                   +0     532   
      g2/z            (u)  unmapped_nand2        1  1.9    0   +10     542 F 
      g39/in_0                                                  +0     542   
      g39/z           (u)  unmapped_not          2  3.8    0    +8     550 R 
      g15/in_0                                                  +0     550   
      g15/z           (u)  unmapped_nand2        1  1.9    0   +10     560 F 
      g16/in_1                                                  +0     560   
      g16/z           (u)  unmapped_nand2        3  5.7    0   +13     573 R 
      g22/in_0                                                  +0     573   
      g22/z           (u)  unmapped_nand2        1  1.9    0   +10     583 F 
      g23/in_1                                                  +0     583   
      g23/z           (u)  unmapped_nand2        1  1.9    0   +10     593 R 
      g35/in_0                                                  +0     593   
      g35/z           (u)  unmapped_xnor2        4  7.6    0   +25     618 R 
    add_34_28/Z[3] 
    add_36_37/A[3] 
      g41/in_0                                                  +0     618   
      g41/z           (u)  unmapped_not          2  3.8    0    +8     626 F 
      g20/in_1                                                  +0     626   
      g20/z           (u)  unmapped_nor2         1  1.9    0   +10     636 R 
      g24/in_0                                                  +0     636   
      g24/z           (u)  unmapped_nand2        1  1.9    0   +10     646 F 
      g48/in_0                                                  +0     646   
      g48/z           (u)  unmapped_not          1  1.9    0    +7     653 R 
      g37/in_0                                                  +0     653   
      g37/z           (u)  unmapped_xnor2        2  3.8    0   +23     676 R 
    add_36_37/Z[4] 
    g21/in_0                                                    +0     676   
    g21/z             (u)  unmapped_xor2         1  1.9    0   +21     697 R 
    g31/in_0                                                    +0     697   
    g31/z             (u)  unmapped_xnor2        1  1.9    0   +21     718 R 
    g33/in_3                                                    +0     718   
    g33/z             (u)  unmapped_nand4        1  1.9    0   +22     739 F 
    g35/in_0                                                    +0     739   
    g35/z             (u)  unmapped_nor2         1  1.9    0   +10     749 R 
    arempty_reg/d          unmapped_d_flop                      +0     749   
    arempty_reg/clk        setup                           0   +23     772 R 
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[3]
End-point    : async_fifo_i/rptr_empty_inst/arempty_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
(fp.sdc_line_33_114_1)      ext delay                          +500     500 R 
write_if_we            (u)  in port               1  1.9    0    +0     500 R 
g66/in_1                                                         +0     500   
g66/z                  (u)  unmapped_and2         3  4.6    0   +12     512 R 
async_fifo_i/winc 
  wptr_full_inst/winc 
    g12/in_0                                                     +0     512   
    g12/z              (u)  unmapped_and2         2  3.8    0   +12     524 R 
    add_35_28/B[0] 
      g2/in_1                                                    +0     524   
      g2/z             (u)  unmapped_nand2        1  1.9    0   +10     534 F 
      g39/in_0                                                   +0     534   
      g39/z            (u)  unmapped_not          2  3.8    0    +8     542 R 
      g15/in_0                                                   +0     542   
      g15/z            (u)  unmapped_nand2        1  1.9    0   +10     552 F 
      g16/in_1                                                   +0     552   
      g16/z            (u)  unmapped_nand2        3  5.7    0   +13     565 R 
      g22/in_0                                                   +0     565   
      g22/z            (u)  unmapped_nand2        1  1.9    0   +10     575 F 
      g23/in_1                                                   +0     575   
      g23/z            (u)  unmapped_nand2        1  1.9    0   +10     585 R 
      g35/in_0                                                   +0     585   
      g35/z            (u)  unmapped_xnor2        4  7.6    0   +25     610 R 
    add_35_28/Z[3] 
    add_37_37/A[3] 
      g41/in_0                                                   +0     610   
      g41/z            (u)  unmapped_not          2  3.8    0    +8     618 F 
      g20/in_1                                                   +0     618   
      g20/z            (u)  unmapped_nor2         1  1.9    0   +10     628 R 
      g24/in_0                                                   +0     628   
      g24/z            (u)  unmapped_nand2        1  1.9    0   +10     638 F 
      g48/in_0                                                   +0     638   
      g48/z            (u)  unmapped_not          1  1.9    0    +7     645 R 
      g37/in_0                                                   +0     645   
      g37/z            (u)  unmapped_xnor2        2  3.8    0   +23     668 R 
    add_37_37/Z[4] 
    g22/in_0                                                     +0     668   
    g22/z              (u)  unmapped_xor2         1  1.9    0   +21     688 R 
    g33/in_0                                                     +0     688   
    g33/z              (u)  unmapped_xnor2        1  1.9    0   +21     709 R 
    g35/in_3                                                     +0     709   
    g35/z              (u)  unmapped_nand4        1  1.9    0   +22     731 F 
    g37/in_0                                                     +0     731   
    g37/z              (u)  unmapped_nor2         1  1.9    0   +10     741 R 
    awfull_reg/d            unmapped_d_flop                      +0     741   
    awfull_reg/clk          setup                           0   +23     764 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1236ps 
Start-point  : write_if_we
End-point    : async_fifo_i/wptr_full_inst/awfull_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                               (Domain)             (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                 launch                                        0 R 
write_inflight_reg/clk                                      0    +0       0 R 
write_inflight_reg/q   (u)  unmapped_d_flop       1  1.9    0   +82      82 F 
g67/in_0                                                         +0      82   
g67/z                  (u)  unmapped_not          1  1.9    0    +7      88 R 
g68/in_1                                                         +0      88   
g68/z                  (u)  unmapped_and2         1  1.9    0   +10      98 R 
g70/in_0                                                         +0      98   
g70/z                  (u)  unmapped_and2         5  8.4    0   +14     112 R 
write_if_gnt                interconnect                    0    +0     112 R 
                            out port                             +0     112 R 
(fp.sdc_line_36_379_1)      ext delay                          +500     612 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                    2000 R 
------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1388ps 
Start-point  : write_inflight_reg/clk
End-point    : write_if_gnt

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                  Type         Fanout Load Slew Delay Arrival   
                           (Domain)             (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)             launch                                        0 R 
async_fifo_i
  wptr_full_inst
    wfull_reg/clk                                       0    +0       0 R 
    wfull_reg/q    (u)  unmapped_d_flop       3  4.6    0   +84      84 F 
    g4/A[0] 
      g5/in_0                                                +0      84   
      g5/z         (u)  unmapped_not          1  1.9    0    +7      90 R 
    g4/Z[0] 
    g12/in_1                                                 +0      90   
    g12/z          (u)  unmapped_and2         2  3.8    0   +12     102 R 
    add_35_28/B[0] 
      g2/in_1                                                +0     102   
      g2/z         (u)  unmapped_nand2        1  1.9    0   +10     112 F 
      g39/in_0                                               +0     112   
      g39/z        (u)  unmapped_not          2  3.8    0    +8     120 R 
      g15/in_0                                               +0     120   
      g15/z        (u)  unmapped_nand2        1  1.9    0   +10     130 F 
      g16/in_1                                               +0     130   
      g16/z        (u)  unmapped_nand2        3  5.7    0   +13     143 R 
      g22/in_0                                               +0     143   
      g22/z        (u)  unmapped_nand2        1  1.9    0   +10     153 F 
      g23/in_1                                               +0     153   
      g23/z        (u)  unmapped_nand2        1  1.9    0   +10     163 R 
      g35/in_0                                               +0     163   
      g35/z        (u)  unmapped_xnor2        4  7.6    0   +25     188 R 
    add_35_28/Z[3] 
    add_37_37/A[3] 
      g41/in_0                                               +0     188   
      g41/z        (u)  unmapped_not          2  3.8    0    +8     197 F 
      g20/in_1                                               +0     197   
      g20/z        (u)  unmapped_nor2         1  1.9    0   +10     207 R 
      g24/in_0                                               +0     207   
      g24/z        (u)  unmapped_nand2        1  1.9    0   +10     217 F 
      g48/in_0                                               +0     217   
      g48/z        (u)  unmapped_not          1  1.9    0    +7     223 R 
      g37/in_0                                               +0     223   
      g37/z        (u)  unmapped_xnor2        2  3.8    0   +23     246 R 
    add_37_37/Z[4] 
    g22/in_0                                                 +0     246   
    g22/z          (u)  unmapped_xor2         1  1.9    0   +21     267 R 
    g33/in_0                                                 +0     267   
    g33/z          (u)  unmapped_xnor2        1  1.9    0   +21     288 R 
    g35/in_3                                                 +0     288   
    g35/z          (u)  unmapped_nand4        1  1.9    0   +22     309 F 
    g37/in_0                                                 +0     309   
    g37/z          (u)  unmapped_nor2         1  1.9    0   +10     319 R 
    awfull_reg/d        unmapped_d_flop                      +0     319   
    awfull_reg/clk      setup                           0   +23     343 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                    2000 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1657ps 
Start-point  : async_fifo_i/wptr_full_inst/wfull_reg/clk
End-point    : async_fifo_i/wptr_full_inst/awfull_reg/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                   Type        Fanout Load Slew Delay Arrival   
                              (Domain)            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                 launch                                      0 R 
(fp.sdc_line_33_114_1)      ext delay                        +500     500 R 
write_if_we            (u)  in port             1  1.9    0    +0     500 R 
g66/in_1                                                       +0     500   
g66/z                  (u)  unmapped_and2       3  4.6    0   +12     512 R 
g68/in_0                                                       +0     512   
g68/z                  (u)  unmapped_and2       1  1.9    0   +10     522 R 
g70/in_0                                                       +0     522   
g70/z                  (u)  unmapped_and2       5  8.4    0   +14     536 R 
write_if_gnt                interconnect                  0    +0     536 R 
                            out port                           +0     536 R 
(fp.sdc_line_36_379_1)      ext delay                        +500    1036 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                  2000 R 
----------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     964ps 
Start-point  : write_if_we
End-point    : write_if_gnt

(u) : Net has unmapped pin(s).

