Item(by='throwaway_pdp09', descendants=None, kids=None, score=None, time=1606414794, title=None, item_type='comment', url=None, parent=25222169, text='From your link<p>&gt; In the DRAM region weâ€™re actually seeing a large change in behaviour of the new microarchitecture, with vastly improved load bandwidth from a single core, increasing from 14.8GB&#x2F;S to 21GB&#x2F;s<p>Yeah, that&#x27;s odd. But the article&#x27;s really about cache, so maybe it&#x27;s a mistake. Next para says<p>&gt; More importantly, memory copies between cache lines and memory read-writes within a cache line have respectively improved from 14.8GB&#x2F;s and 28GB&#x2F;s to 20GB&#x2F;s and 34.5GB&#x2F;s.<p>so it looks like it&#x27;s talking about cache not ram but... <i>shrug</i>')