{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.756893",
   "Default View_TopLeft":"424,263",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk_0 -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_reset_n_0 -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_OUT_port_0 -pg 1 -lvl 13 -x 3320 -y 70 -defaultsOSRD
preplace inst alphaScramble_0 -pg 1 -lvl 3 -x 750 -y 530 -defaultsOSRD
preplace inst RS_0 -pg 1 -lvl 4 -x 1080 -y 600 -defaultsOSRD
preplace inst sigSource_0 -pg 1 -lvl 2 -x 410 -y 640 -defaultsOSRD
preplace inst Con_Interleaver_0 -pg 1 -lvl 5 -x 1340 -y 580 -defaultsOSRD
preplace inst dec2bin_0 -pg 1 -lvl 6 -x 1620 -y 560 -defaultsOSRD
preplace inst Con_Encoder_0 -pg 1 -lvl 7 -x 1910 -y 540 -defaultsOSRD
preplace inst PolarityShift_0 -pg 1 -lvl 8 -x 2190 -y 540 -defaultsOSRD
preplace inst PolarityShift_1 -pg 1 -lvl 8 -x 2190 -y 400 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 9 -x 2490 -y 130 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 9 -x 2490 -y 290 -defaultsOSRD
preplace inst mult_gen_0 -pg 1 -lvl 10 -x 2760 -y 120 -defaultsOSRD
preplace inst c_addsub_0 -pg 1 -lvl 11 -x 2950 -y 140 -defaultsOSRD
preplace inst EN_Gen_0 -pg 1 -lvl 1 -x 140 -y 730 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 9 -x 2490 -y 410 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 9 -x 2490 -y 550 -defaultsOSRD
preplace inst mult_gen_1 -pg 1 -lvl 10 -x 2760 -y 280 -defaultsOSRD
preplace inst terminal_0 -pg 1 -lvl 12 -x 3170 -y 70 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 7 -x 1910 -y 710 -defaultsOSRD
preplace netloc Con_Encoder_0_ConvOut_0 1 7 1 2050 420n
preplace netloc Con_Encoder_0_ConvOut_1 1 7 1 N 560
preplace netloc Con_Interleaver_0_Out1 1 5 2 1480 470 1750
preplace netloc EN_Gen_0_dec2binGen 1 1 5 250J 420 NJ 420 NJ 420 NJ 420 1460
preplace netloc EN_Gen_0_sourceGen 1 1 1 270 660n
preplace netloc RS_0_RS_Out 1 4 3 1210 730 N 730 N
preplace netloc RS_0_ce_out 1 4 1 N 590
preplace netloc alphaScramble_0_alphaScramble_OUT 1 3 4 940 440 N 440 N 440 1760
preplace netloc alphaScramble_0_ce_out 1 3 1 920 520n
preplace netloc c_addsub_0_S 1 11 1 3040 80n
preplace netloc clk_0_1 1 0 12 30 620 270 530 550 430 950 480 1210 480 1490 450 1770 440 2040 320 2320 200 2670 40 2850 60 N
preplace netloc dds_compiler_0_m_axis_data_tdata 1 9 1 NJ 140
preplace netloc dds_compiler_1_m_axis_data_tdata 1 9 1 N 300
preplace netloc dec2bin_0_BIN_OUT 1 6 1 N 570
preplace netloc dec2bin_0_ce_out 1 6 1 N 550
preplace netloc fir_compiler_0_m_axis_data_tdata 1 9 1 2660 120n
preplace netloc fir_compiler_1_m_axis_data_tdata 1 9 1 2670 280n
preplace netloc mult_gen_0_P 1 10 1 N 120
preplace netloc mult_gen_1_P 1 10 1 2860 140n
preplace netloc reset_n_0_1 1 0 8 20 640 280 540 560 440 930 470 1220 470 1470 460 1780 450 2060
preplace netloc sigSource_0_ce_out 1 2 1 570 540n
preplace netloc sigSource_0_simDataIn 1 2 5 580 740 N 740 N 740 N 740 1780
preplace netloc sigSource_0_simEN 1 2 2 NJ 660 N
preplace netloc sigSource_0_simEnd 1 2 2 NJ 640 N
preplace netloc sigSource_0_simStart 1 2 2 NJ 620 N
preplace netloc terminal_0_OUT_port 1 12 1 N 70
preplace netloc PolarityShift_0_m_axis 1 8 1 N 540
preplace netloc PolarityShift_1_m_axis_data 1 8 1 N 400
levelinfo -pg 1 0 140 410 750 1080 1340 1620 1910 2190 2490 2760 2950 3170 3320
pagesize -pg 1 -db -bbox -sgen -120 0 3450 810
"
}
0
