#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Oct 30 16:34:12 2019
# Process ID: 3972
# Log file: D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/planAhead_run_3/planAhead.log
# Journal file: D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/pa.fromHdl.tcl
# create_project -name UartSinFifo -dir "D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/planAhead_run_3" -part xc3s100ecp132-4
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 381.797 ; gain = 42.723
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "UART.ucf" [current_fileset -constrset]
Adding file 'D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/UART.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BaudRateGen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top UART $srcset
# add_files [list {UART.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/BaudRateGen.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/UART.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/UART.ucf]
Finished Parsing UCF File [D:/workspace/ArquitecturaDeComputadoras/UartSinFifo/UART.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 14239dea
open_rtl_design: Time (s): elapsed = 00:00:24 . Memory (MB): peak = 458.348 ; gain = 63.844
update_compile_order -fileset sim_1
startgroup
set_property package_pin L14 [get_ports {SEG[7]}]
endgroup
set_property package_pin "" [get_ports [list  {SEG[6]}]]
startgroup
set_property package_pin N13 [get_ports {SEG[7]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {SEG[6]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {SEG[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SEG[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {SEG[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEG[2]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {SEG[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SEG[0]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {SEG[6]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/workspace/ArquitecturaDeComputadoras/UartSinFifo\planAhead_pid3972.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 30 16:36:27 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
