// Seed: 2862230182
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else;
  wire id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd56,
    parameter id_7 = 32'd79
) (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3
);
  if (id_2) begin
    id_5(
        .id_0(id_0), .id_1(id_1)
    );
  end else begin
    defparam id_6.id_7 = id_6;
  end
  module_0(
      id_2, id_0
  );
endmodule
