<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/DM81xx_NOR_APPLICATION_NOTES by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:48:39 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>DM81xx NOR APPLICATION NOTES - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DM81xx_NOR_APPLICATION_NOTES","wgTitle":"DM81xx NOR APPLICATION NOTES","wgCurRevisionId":84482,"wgRevisionId":84482,"wgArticleId":13689,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DM81xx_NOR_APPLICATION_NOTES","wgRelevantArticleId":13689,"wgRequestId":"704d87e816a63686f5095a03","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DM81xx_NOR_APPLICATION_NOTES rootpage-DM81xx_NOR_APPLICATION_NOTES skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">DM81xx NOR APPLICATION NOTES</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Difference_in_the_u-boot_bootloader_between_NOR_boot_mode_and_other_boot_modes"><span class="tocnumber">1</span> <span class="toctext">Difference in the u-boot bootloader between NOR boot mode and other boot modes</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#NOR_Device_Pins"><span class="tocnumber">2</span> <span class="toctext">NOR Device Pins</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#NOR_Device_initialization_by_ROM_Boot_loader"><span class="tocnumber">3</span> <span class="toctext">NOR Device initialization by ROM Boot loader</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#NOR_u-boot_start-up_code"><span class="tocnumber">4</span> <span class="toctext"><b>NOR u-boot start-up code</b></span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Information_to_be_collected_for_interfacing_NOR_to_DM81xx"><span class="tocnumber">5</span> <span class="toctext">Information to be collected for interfacing NOR to DM81xx</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Interfacing_NOR_Flash_to_DM816x"><span class="tocnumber">6</span> <span class="toctext">Interfacing NOR Flash to DM816x &#160;</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Interfacing_DM816x_with_various_daughter_boards"><span class="tocnumber">6.1</span> <span class="toctext">Interfacing DM816x with various daughter boards</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="#Interfacing_with_video_application_.2Fcatalog_board"><span class="tocnumber">6.1.1</span> <span class="toctext"><b>Interfacing &#160;with video application /catalog board</b></span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Interfacing_NOR_Flash_to_DM814x"><span class="tocnumber">7</span> <span class="toctext">Interfacing NOR Flash to DM814x</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Interfacing_DM814x_with_various_daughter_boards"><span class="tocnumber">7.1</span> <span class="toctext">Interfacing DM814x with various daughter boards</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Interfacing_with_catalog_board"><span class="tocnumber">7.1.1</span> <span class="toctext"><b>Interfacing with catalog board</b></span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Interfacing_with_video_security_board"><span class="tocnumber">7.1.2</span> <span class="toctext"><b>Interfacing with video security board</b></span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Software_Changes"><span class="tocnumber">8</span> <span class="toctext"><b>Software Changes</b></span></a></li>
</ul>
</div>

<h3><span class="mw-headline" id="Difference_in_the_u-boot_bootloader_between_NOR_boot_mode_and_other_boot_modes">Difference in the u-boot bootloader between NOR boot mode and other boot modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=1" title="Edit section: Difference in the u-boot bootloader between NOR boot mode and other boot modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>1) u-boot min is not required. Since the NOR device is XIP, ROM Boot loader would directly execute the binary from &#160;NOR flash</b>. 
</p>
<ul><li>NON-XIP</li></ul>
<p>&#160; &#160; &#160; &#160; In case of NON-XIP boot modes(nand, SPI, MMC/SD, UART), uboot image is first copied from the boot device to the SRAM and then only executed. Hence, the size of the first stage boot loader cannot exceed the SRAM size. In centaurus (TI814x), the size of the SRAM is 128 KB where as the u-boot size is more than 128 KB. So, the complete u-boot binary cannot be loaded into the SRAM. To acheive this, u-boot boot loader is divided into two stages. The first stage&#160;u- boot boot loader would only have the minimal features enabled so that it can be loaded into SRAM where as the u-boot second stage boot loader has all the features and is loaded by the first stage u-boot boot loader into DRAM.&#160; 
</p>
<ul><li>XIP (NOR)</li></ul>
<p>&#160; &#160; &#160; &#160; In case of XIP boot mode(NOR), ROM boot loader would directly execute from NOR. SRAM restriction does not apply and hence the complete u-boot binary can be flashed into the NOR device. 
</p><p><b>2) ROM boot loader does initialization to access only the first 4 KB of the NOR device. The U-Boot start up code has to configure the higher address lines to access the entire NOR device.</b><br /> 
</p>
<h3><span class="mw-headline" id="NOR_Device_Pins">NOR Device Pins</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=2" title="Edit section: NOR Device Pins">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>NOR Flash uses the following pins/signals 
</p>
<ul><li>GPMC_ADVN_ALE</li>
<li>GPMC_OEN_REN</li>
<li>GPMC BEN_CLE</li>
<li>GPMC_WEN</li>
<li>GPMC_WAIT</li>
<li>GPMC_CS</li>
<li>GPMC_CLK</li>
<li>GPMC_A0 to A27 [ Based on the NOR size]</li>
<li>GPMC_AD0 to AD15</li></ul>
<h3><span class="mw-headline" id="NOR_Device_initialization_by_ROM_Boot_loader">NOR Device initialization by ROM Boot loader</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=3" title="Edit section: NOR Device initialization by ROM Boot loader">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>&#160; In case of DM81xx NOR boot, ROM boot loader code would configure only the following pins 
</p>
<ul><li>GPMC_ADVN_ALE</li>
<li>GPMC_OEN_REN</li>
<li>GPMC BE0N_CLE</li>
<li>GPMC_WEN</li>
<li>GPMC_WAIT</li>
<li>GPMC_CS0</li>
<li>GPMC_CLK</li>
<li>GPMC_A0 to A11</li>
<li>GPMC_AD0 to AD15</li></ul>
<p>Higher address lines A12 to A27 are not configured by the NOR code. This puts limitation on the amount of memory accessible by the ROM Boot loader code. Since, only the lines A0-A11 are configured, ROM bootloader could &#160;address only the first 4 KB of&#160;NOR Device. Hence, the remaining lines have to be initalized by the u-boot boot loader software.&#160;<br /> 
</p>
<h3><span class="mw-headline" id="NOR_u-boot_start-up_code"><b>NOR u-boot start-up code</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=4" title="Edit section: NOR u-boot start-up code">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The NOR boot logic is handled in <b>arch/arm/cpu/arm_cortexa8/ti81xx/lowlevel_init.S</b> 
</p>
<ul><li>&#160;Since ROM code does not initialize all 25 address lines required for accessing 64 MBytes, u-boot should first initialize GPMC to continue with the XIP beyond 4KBytes.</li>
<li>&#160;u-boot should also configure pin muxing for the remaining 13 address lines (gpmc_a12 - gpmc_a24) based on board schematics</li>
<li>&#160;In case of NOR boot and XIP, we cannot initialize GPMC while running from NOR, hence we have to relocate the tiny GPMC init code to SRAM and then transfer control to SRAM and then come back to NOR XIP.&#160;</li>
<li>Also, the relocatable GPMC init code should be placed in the first 4KBytes of the u-boot. This is achieved by adding lowlevel_init.o just below start.o in the u-boot linker script <b>board/ti8168_evm/u-boot.lds</b> as shown below.</li></ul>
<pre>SECTIONS
{
    . = 0x00000000;
    . = ALIGN(4);
    .text  &#160;:
    {
      arch/arm/cpu/arm_cortexa8/start.o  (.text)
      arch/arm/cpu/arm_cortexa8/ti81xx/lowlevel_init.o   (.text)
      *(.text)
    }
...
...
...
</pre> 
<ul><li>Before relocating any code to SRAM we have to first enable the SRAM.&#160;</li>
<li>All the above steps have to be done only if we are not already running from SRAM (or DDR)</li>
<li>&#160;*The diagram below explains the above discussed steps</li></ul>
<p><a href="File_U-boot_nor-boot_gpmc-init.html" class="image" title="U-boot nor-boot gpmc-init.jpg"><img alt="U-boot nor-boot gpmc-init.jpg" src="https://processors.wiki.ti.com/images/2/26/U-boot_nor-boot_gpmc-init.jpg" width="640" height="421" /></a>&#160; 
</p>
<h3><span class="mw-headline" id="Information_to_be_collected_for_interfacing_NOR_to_DM81xx">Information to be collected for interfacing NOR to DM81xx</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=5" title="Edit section: Information to be collected for interfacing NOR to DM81xx">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>1. ROM Boot loader Booting document&#160; 
</p><p>2. DM81xx SOC Pin mux datasheet 
</p><p>3. DM81xx Base board schematics 
</p><p>4. NOR Daughter board schematics 
</p><p>It can be seen from the DM814x/DM816x pin mux sheet that NOR functionality is available on multiple pins. For e.g., address line A24 of NOR can be connected to any of the pad(gpmc_ben1, gpmc_cs2, mmc2_dat7) of DM814x. Depending on the daughter board, the NOR interface will vary. Hence, the pad control register has to be configured accordingly.<br /> 
</p>
<h3><span class="mw-headline" id="Interfacing_NOR_Flash_to_DM816x">Interfacing NOR Flash to DM816x &#160;</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=6" title="Edit section: Interfacing NOR Flash to DM816x  ">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>DM816x NOR FUNCTION</b><br /> 
</p><p>&#160;Following table shows the various pins &amp; modes in which the NOR functionality is available. This information can be obtained from the <b>SOC(DM816x) pin mux sheet.</b><br /> 
</p>
<table cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<td><b>S.No&#160;</b>
</td>
<td><b>NOR Signal name </b>&#160;
</td>
<td>&#160;<b>Muxed/Non-Muxed</b>
</td>
<td>&#160;<b>Pad name </b>&#160; &#160;
</td>
<td><b>Mode</b>&#160;
</td></tr>
<tr>
<td>1
</td>
<td>A0
</td>
<td>Muxed
</td>
<td>GPMC_A[0]
</td>
<td>0
</td></tr>
<tr>
<td>2
</td>
<td>A1
</td>
<td>Muxed
</td>
<td>GPMC_A[1]
</td>
<td>0
</td></tr>
<tr>
<td>3
</td>
<td>A2
</td>
<td>Muxed
</td>
<td>GPMC_A[2]
</td>
<td>0
</td></tr>
<tr>
<td>4
</td>
<td>A3
</td>
<td>Muxed
</td>
<td>GPMC_A[3]
</td>
<td>0
</td></tr>
<tr>
<td>5
</td>
<td>A4
</td>
<td>Muxed
</td>
<td>GPMC_A[4]
</td>
<td>0
</td></tr>
<tr>
<td>6
</td>
<td>A5
</td>
<td>Muxed
</td>
<td>GPMC_A[5]
</td>
<td>0
</td></tr>
<tr>
<td>7
</td>
<td>A6
</td>
<td>Muxed
</td>
<td>GPMC_A[6]
</td>
<td>0
</td></tr>
<tr>
<td>8
</td>
<td>A7
</td>
<td>Muxed
</td>
<td>GPMC_A[7]
</td>
<td>0
</td></tr>
<tr>
<td>9
</td>
<td>A8
</td>
<td>Muxed
</td>
<td>GPMC_A[8]
</td>
<td>0
</td></tr>
<tr>
<td>10
</td>
<td>A9
</td>
<td>Muxed
</td>
<td>GPMC_A[9]
</td>
<td>0
</td></tr>
<tr>
<td>11
</td>
<td>A10
</td>
<td>Muxed
</td>
<td>GPMC_A[10]
</td>
<td>0
</td></tr>
<tr>
<td>12
</td>
<td>A11
</td>
<td>Muxed
</td>
<td>GPMC_A[11]
</td>
<td>0
</td></tr>
<tr>
<td rowspan="4">12
</td>
<td rowspan="4">A12
</td>
<td rowspan="4">Muxed&#160;
</td>
<td>uart0_dtrn
</td>
<td>2
</td></tr>
<tr>
<td>sc1_vppen
</td>
<td>1
</td></tr>
<tr>
<td>tim7_out
</td>
<td>1
</td></tr>
<tr>
<td>gpmc_cs5
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">14
</td>
<td rowspan="3">A13
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_clk
</td>
<td>1
</td></tr>
<tr>
<td>uart1_ctsn
</td>
<td>1
</td></tr>
<tr>
<td>sc1_data
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">15
</td>
<td rowspan="3">A14
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_pow
</td>
<td>1
</td></tr>
<tr>
<td>uart1_rtsn
</td>
<td>1
</td></tr>
<tr>
<td>sc1_clk
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">16
</td>
<td rowspan="3">A15
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_sdwp<br />
</td>
<td>1
</td></tr>
<tr>
<td>uart2_rtsn
</td>
<td>1
</td></tr>
<tr>
<td>sc1_rst
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">17
</td>
<td rowspan="3">A16
</td>
<td rowspan="3">Muxed<span class="Apple-tab-span" style="white-space: pre;"> </span>
</td>
<td>mmc_sdcd
</td>
<td>1
</td></tr>
<tr>
<td>uart2_ctsn<br />
</td>
<td>1
</td></tr>
<tr>
<td>sc1_det
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">18
</td>
<td rowspan="3">A17
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[3]
</td>
<td>1
</td></tr>
<tr>
<td>uart0_rin
</td>
<td>1
</td></tr>
<tr>
<td>uart1_ctsn
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">19
</td>
<td rowspan="3">A18
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[2]_SDRW
</td>
<td>1
</td></tr>
<tr>
<td>uart0_dcdn
</td>
<td>1
</td></tr>
<tr>
<td>uart1_rtsn
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">20
</td>
<td rowspan="3">A19
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[1]_SDIRQ
</td>
<td>1
</td></tr>
<tr>
<td>uart0_dsrn
</td>
<td>1
</td></tr>
<tr>
<td>uart1_txd
</td>
<td>2
</td></tr>
<tr>
<td rowspan="4">21
</td>
<td rowspan="4">A20
</td>
<td rowspan="4">Muxed
</td>
<td rowspan="2">SD_DAT[0]<br />
</td></tr>
<tr>
<td>1
</td></tr>
<tr>
<td>uart0_dtrn
</td>
<td>1
</td></tr>
<tr>
<td>uart1_rxd
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">22
</td>
<td rowspan="3">A21
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_cmd
</td>
<td>1
</td></tr>
<tr>
<td>spi_scs3
</td>
<td>1
</td></tr>
<tr>
<td>sc1_vccen
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">23
</td>
<td rowspan="3">A22
</td>
<td rowspan="3">Muxed
</td>
<td>spi_scs2
</td>
<td>1
</td></tr>
<tr>
<td>uart0_rin
</td>
<td>2
</td></tr>
<tr>
<td>sc0_rst
</td>
<td>1
</td></tr>
<tr>
<td rowspan="4">24
</td>
<td rowspan="4">A23
</td>
<td rowspan="4">Muxed
</td>
<td>spi_scs1
</td>
<td>1
</td></tr>
<tr>
<td>uart0_dcdn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_vccen
</td>
<td>1
</td></tr>
<tr>
<td>gp0_io6
</td>
<td>2
</td></tr>
<tr>
<td rowspan="4">25
</td>
<td rowspan="4">A24
</td>
<td rowspan="4">Muxed
</td>
<td>uart0_dsrn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_vppen
</td>
<td>1
</td></tr>
<tr>
<td>tim6_out
</td>
<td>1
</td></tr>
<tr>
<td>gp0_io5
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">26
</td>
<td rowspan="3">A25
</td>
<td rowspan="3">Muxed
</td>
<td>uart1_txd
</td>
<td>1
</td></tr>
<tr>
<td>uart2_ctsn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_data
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">27
</td>
<td rowspan="3">A26
</td>
<td rowspan="3">Muxed
</td>
<td>uart1_rxd
</td>
<td>1
</td></tr>
<tr>
<td>uart2_rtsn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_clk
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">28
</td>
<td rowspan="2">A27
</td>
<td rowspan="2">Muxed
</td>
<td>sc0_det
</td>
<td>1
</td></tr>
<tr>
<td>GPMC_A[27]
</td>
<td>0
</td></tr>
<tr>
<td>29
</td>
<td>D0
</td>
<td>Non-Muxed
</td>
<td>gpmc_d0
</td>
<td>0
</td></tr>
<tr>
<td>30
</td>
<td>D1
</td>
<td>Non-Muxed
</td>
<td>gpmc_d1
</td>
<td>0
</td></tr>
<tr>
<td>31
</td>
<td>D2
</td>
<td>Non-Muxed
</td>
<td>gpmc_d2
</td>
<td>0
</td></tr>
<tr>
<td>32
</td>
<td>D3
</td>
<td>Non-Muxed
</td>
<td>gpmc_d3<br />
</td>
<td>0
</td></tr>
<tr>
<td>33
</td>
<td>D4
</td>
<td>Non-Muxed
</td>
<td>gpmc_d4<br />
</td>
<td>0
</td></tr>
<tr>
<td>34
</td>
<td>D5
</td>
<td>Non-Muxed
</td>
<td>gpmc_d5<br />
</td>
<td>0
</td></tr>
<tr>
<td>35
</td>
<td>D6
</td>
<td>Non-Muxed
</td>
<td>gpmc_d6<br />
</td>
<td>0
</td></tr>
<tr>
<td>36
</td>
<td>D7
</td>
<td>Non-Muxed
</td>
<td>gpmc_d7<br />
</td>
<td>0
</td></tr>
<tr>
<td>37
</td>
<td>D8
</td>
<td>Non-Muxed
</td>
<td>gpmc_d8<br />
</td>
<td>0
</td></tr>
<tr>
<td>38
</td>
<td>D9
</td>
<td>Non-Muxed
</td>
<td>gpmc_d9<br />
</td>
<td>0
</td></tr>
<tr>
<td>39
</td>
<td>D10
</td>
<td>Non-Muxed
</td>
<td>gpmc_d10<br />
</td>
<td>0
</td></tr>
<tr>
<td>40
</td>
<td>D11
</td>
<td>Non-Muxed
</td>
<td>gpmc_d11<br />
</td>
<td>0
</td></tr>
<tr>
<td>41
</td>
<td>D12
</td>
<td>Non-Muxed
</td>
<td>gpmc_d12<br />
</td>
<td>0
</td></tr>
<tr>
<td>42
</td>
<td>D13
</td>
<td>Non-Muxed
</td>
<td>gpmc_d13<br />
</td>
<td>0
</td></tr>
<tr>
<td>43
</td>
<td>D14
</td>
<td>Non-Muxed
</td>
<td>gpmc_d14<br />
</td>
<td>0
</td></tr>
<tr>
<td>44
</td>
<td>D15
</td>
<td>Non-Muxed
</td>
<td>gpmc_d15<br />
</td>
<td>0
</td></tr>
<tr>
<td>45
</td>
<td>ADVN_ALE
</td>
<td>Non-Muxed
</td>
<td>gpmc_advn_ale
</td>
<td>0
</td></tr>
<tr>
<td>46
</td>
<td>OEN_REN
</td>
<td>Non-Muxed
</td>
<td>gpmc_oen_ren
</td>
<td>0
</td></tr>
<tr>
<td>47
</td>
<td>BE0N_CLE
</td>
<td>Non-Muxed
</td>
<td>gpmc_be0n_cle
</td>
<td>0
</td></tr>
<tr>
<td>48
</td>
<td>WEN
</td>
<td>Non-Muxed
</td>
<td>gpmc_wen
</td>
<td>0
</td></tr>
<tr>
<td>49
</td>
<td>WAIT<br />
</td>
<td>Non-Muxed
</td>
<td>gpmc_wait
</td>
<td>0
</td></tr>
<tr>
<td>50
</td>
<td>CS0
</td>
<td><br />Non-Muxed
</td>
<td>gpmc_cs0
</td>
<td>0
</td></tr>
<tr>
<td>51
</td>
<td>CLK
</td>
<td>Muxed
</td>
<td>gpmc_clk
</td>
<td>0
</td></tr></tbody></table>
<p><br /> 
</p><p>From the above table, 
</p><p>1. Following pins are used exclusively by NOR. 
</p>
<ul><li>gpmc_d0-gpmc_d15</li>
<li>gpmc_advn_ale</li>
<li>gpmc_oen_ren</li>
<li>gpmc_be0n_cle</li>
<li>gpmc_wen</li>
<li>gpmc_wait</li>
<li>gpmc_cs0</li></ul>
<p><br /> 
</p><p>2. Some of the &#160;NOR device functionalities &#160;are available on multple pins 
</p><p>. For. E.g.,Functionality of NOR signal A24 is available on &#160;the following pins 
</p>
<ul><li>uart0_dsrn</li>
<li>sc0_vppen<br /></li>
<li>tim6_out<br /></li>
<li>gp0_io5</li></ul>
<p>&#160;When interfacing to the NOR device , &#160;any of the above pins can be connected to the A24 signal of NOR Flash. User has to only ensure that the MODE field of the PAD control register for that Corresponding pin is configured for NOR functionaity.<br /> 
</p>
<h4><span class="mw-headline" id="Interfacing_DM816x_with_various_daughter_boards">Interfacing DM816x with various daughter boards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=7" title="Edit section: Interfacing DM816x with various daughter boards">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span id="Interfacing_with_video_application_/catalog_board"></span><span class="mw-headline" id="Interfacing_with_video_application_.2Fcatalog_board"><b>Interfacing &#160;with video application /catalog board</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=8" title="Edit section: Interfacing  with video application /catalog board">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><b>NOTE:</b> 
</p><p>1. Since the NOR flash is 16 bit device, address line A0 is not used. 
</p><p>2. Since the NOR flash is 64 MByte, only the address lines a0-a25 are used. A26 and A27 are not used 
</p><p>3. A27 line is actually used as a GPIO pin to enable the higher address lines. It can be seen from the schematics(DM816x base board + catalog board) that A27 line is conencted to the gpio0-20 of DM816x. 
</p><p>4. Some of the NOR functionalities are available on multiple pins. The pins used by the NOR flash(catalogue board) in such cases are shown highlighted.&#160; 
</p>
<table cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<td><b>S.No</b>&#160;
</td>
<td><b>NOR Signal name &#160;</b>
</td>
<td><b>&#160;Muxed/Non-Muxed</b>
</td>
<td>&#160;<b>Pad name </b>&#160; &#160;
</td>
<td><b>Mode&#160;</b>
</td></tr>
<tr>
<td>1
</td>
<td>A0<b>(Not used)</b>
</td>
<td>Muxed
</td>
<td>GPMC_A[0]
</td>
<td>0
</td></tr>
<tr>
<td>2
</td>
<td>A1
</td>
<td>Muxed
</td>
<td>GPMC_A[1]
</td>
<td>0
</td></tr>
<tr>
<td>3
</td>
<td>A2
</td>
<td>Muxed
</td>
<td>GPMC_A[2]
</td>
<td>0
</td></tr>
<tr>
<td>4
</td>
<td>A3
</td>
<td>Muxed
</td>
<td>GPMC_A[3]
</td>
<td>0
</td></tr>
<tr>
<td>5
</td>
<td>A4
</td>
<td>Muxed
</td>
<td>GPMC_A[4]
</td>
<td>0
</td></tr>
<tr>
<td>6
</td>
<td>A5
</td>
<td>Muxed
</td>
<td>GPMC_A[5]
</td>
<td>0
</td></tr>
<tr>
<td>7
</td>
<td>A6
</td>
<td>Muxed
</td>
<td>GPMC_A[6]
</td>
<td>0
</td></tr>
<tr>
<td>8
</td>
<td>A7
</td>
<td>Muxed
</td>
<td>GPMC_A[7]
</td>
<td>0
</td></tr>
<tr>
<td>9
</td>
<td>A8
</td>
<td>Muxed
</td>
<td>GPMC_A[8]
</td>
<td>0
</td></tr>
<tr>
<td>10
</td>
<td>A9
</td>
<td>Muxed
</td>
<td>GPMC_A[9]
</td>
<td>0
</td></tr>
<tr>
<td>11
</td>
<td>A10
</td>
<td>Muxed
</td>
<td>GPMC_A[10]
</td>
<td>0
</td></tr>
<tr>
<td>12
</td>
<td>A11
</td>
<td>Muxed
</td>
<td>GPMC_A[11]
</td>
<td>0
</td></tr>
<tr>
<td rowspan="4">12
</td>
<td rowspan="4">A12
</td>
<td rowspan="4">Muxed&#160;
</td>
<td>uart0_dtrn
</td>
<td>2
</td></tr>
<tr>
<td>sc1_vppen
</td>
<td>1
</td></tr>
<tr>
<td><b>tim7_out</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>gpmc_cs5
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">14
</td>
<td rowspan="3">A13
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_clk
</td>
<td>1
</td></tr>
<tr>
<td><b>uart1_ctsn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>sc1_data
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">15
</td>
<td rowspan="3">A14
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_pow
</td>
<td>1
</td></tr>
<tr>
<td><b>uart1_rtsn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>sc1_clk
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">16
</td>
<td rowspan="3">A15, A15_1
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_sdwp<br />
</td>
<td>1
</td></tr>
<tr>
<td><b>uart2_rtsn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td><b>sc1_rst</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td rowspan="3">17
</td>
<td rowspan="3">A16
</td>
<td rowspan="3">Muxed<span class="Apple-tab-span" style="white-space: pre;"> </span>
</td>
<td>mmc_sdcd
</td>
<td>1
</td></tr>
<tr>
<td><b>uart2_ctsn<br /></b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>sc1_det
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">18
</td>
<td rowspan="3">A17
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[3]
</td>
<td>1
</td></tr>
<tr>
<td><b>uart0_rin</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>uart1_ctsn
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">19
</td>
<td rowspan="3">A18
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[2]_SDRW
</td>
<td>1
</td></tr>
<tr>
<td><b>uart0_dcdn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>uart1_rtsn
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">20
</td>
<td rowspan="3">A19
</td>
<td rowspan="3">Muxed
</td>
<td>SD_DAT[1]_SDIRQ
</td>
<td>1
</td></tr>
<tr>
<td><b>uart0_dsrn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>uart1_txd
</td>
<td>2
</td></tr>
<tr>
<td rowspan="4">21
</td>
<td rowspan="4">A20
</td>
<td rowspan="4">Muxed
</td>
<td rowspan="2">SD_DAT[0]<br />
</td></tr>
<tr>
<td>1
</td></tr>
<tr>
<td><b>uart0_dtrn</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>uart1_rxd
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">22
</td>
<td rowspan="3">A21
</td>
<td rowspan="3">Muxed
</td>
<td>mmc_cmd
</td>
<td>1
</td></tr>
<tr>
<td><b>spi_scs3</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>sc1_vccen
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">23
</td>
<td rowspan="3">A22
</td>
<td rowspan="3">Muxed
</td>
<td><b>spi_scs2</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>uart0_rin
</td>
<td>2
</td></tr>
<tr>
<td>sc0_rst
</td>
<td>1
</td></tr>
<tr>
<td rowspan="4">24
</td>
<td rowspan="4">A23
</td>
<td rowspan="4">Muxed
</td>
<td>spi_scs1
</td>
<td>1
</td></tr>
<tr>
<td>uart0_dcdn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_vccen
</td>
<td>1
</td></tr>
<tr>
<td><b>gp0_io6</b>
</td>
<td><b>2</b>
</td></tr>
<tr>
<td rowspan="4">25
</td>
<td rowspan="4">A24
</td>
<td rowspan="4">Muxed
</td>
<td>uart0_dsrn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_vppen
</td>
<td>1
</td></tr>
<tr>
<td><b>tim6_out</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>gp0_io5
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">26
</td>
<td rowspan="3">A25
</td>
<td rowspan="3">Muxed
</td>
<td>uart1_txd
</td>
<td>1
</td></tr>
<tr>
<td>uart2_ctsn
</td>
<td>2
</td></tr>
<tr>
<td><b>sc0_data</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td rowspan="3">27
</td>
<td rowspan="3">A26<b>(NOT USED)</b>
</td>
<td rowspan="3">Muxed&#160;
</td>
<td>uart1_rxd
</td>
<td>1
</td></tr>
<tr>
<td>uart2_rtsn
</td>
<td>2
</td></tr>
<tr>
<td>sc0_clk
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">28
</td>
<td rowspan="2">A27(<b>GPIO0 20)</b>
</td>
<td rowspan="2">Muxed
</td>
<td>sc0_det
</td>
<td>1
</td></tr>
<tr>
<td><b>GPMC_A[27]</b>
</td>
<td><b>1</b>
</td></tr>
<tr>
<td>29
</td>
<td>D0
</td>
<td>Non-Muxed
</td>
<td>gpmc_d0
</td>
<td>0
</td></tr>
<tr>
<td>30
</td>
<td>D1
</td>
<td>Non-Muxed
</td>
<td>gpmc_d1
</td>
<td>0
</td></tr>
<tr>
<td>31
</td>
<td>D2
</td>
<td>Non-Muxed
</td>
<td>gpmc_d2
</td>
<td>0
</td></tr>
<tr>
<td>32
</td>
<td>D3
</td>
<td>Non-Muxed
</td>
<td>gpmc_d3<br />
</td>
<td>0
</td></tr>
<tr>
<td>33
</td>
<td>D4
</td>
<td>Non-Muxed
</td>
<td>gpmc_d4<br />
</td>
<td>0
</td></tr>
<tr>
<td>34
</td>
<td>D5
</td>
<td>Non-Muxed
</td>
<td>gpmc_d5<br />
</td>
<td>0
</td></tr>
<tr>
<td>35
</td>
<td>D6
</td>
<td>Non-Muxed
</td>
<td>gpmc_d6<br />
</td>
<td>0
</td></tr>
<tr>
<td>36
</td>
<td>D7
</td>
<td>Non-Muxed
</td>
<td>gpmc_d7<br />
</td>
<td>0
</td></tr>
<tr>
<td>37
</td>
<td>D8
</td>
<td>Non-Muxed
</td>
<td>gpmc_d8<br />
</td>
<td>0
</td></tr>
<tr>
<td>38
</td>
<td>D9
</td>
<td>Non-Muxed
</td>
<td>gpmc_d9<br />
</td>
<td>0
</td></tr>
<tr>
<td>39
</td>
<td>D10
</td>
<td>Non-Muxed
</td>
<td>gpmc_d10<br />
</td>
<td>0
</td></tr>
<tr>
<td>40
</td>
<td>D11
</td>
<td>Non-Muxed
</td>
<td>gpmc_d11<br />
</td>
<td>0
</td></tr>
<tr>
<td>41
</td>
<td>D12
</td>
<td>Non-Muxed
</td>
<td>gpmc_d12<br />
</td>
<td>0
</td></tr>
<tr>
<td>42
</td>
<td>D13
</td>
<td>Non-Muxed
</td>
<td>gpmc_d13<br />
</td>
<td>0
</td></tr>
<tr>
<td>43
</td>
<td>D14
</td>
<td>Non-Muxed
</td>
<td>gpmc_d14<br />
</td>
<td>0
</td></tr>
<tr>
<td>44
</td>
<td>D15
</td>
<td>Non-Muxed
</td>
<td>gpmc_d15<br />
</td>
<td>0
</td></tr>
<tr>
<td>45
</td>
<td>ADVN_ALE
</td>
<td>Non-Muxed
</td>
<td>gpmc_advn_ale
</td>
<td>0
</td></tr>
<tr>
<td>46
</td>
<td>OEN_REN
</td>
<td>Non-Muxed
</td>
<td>gpmc_oen_ren
</td>
<td>0
</td></tr>
<tr>
<td>47
</td>
<td>BE0N_CLE
</td>
<td>Non-Muxed
</td>
<td>gpmc_be0n_cle
</td>
<td>0
</td></tr>
<tr>
<td>48
</td>
<td>WEN
</td>
<td>Non-Muxed
</td>
<td>gpmc_wen
</td>
<td>0
</td></tr>
<tr>
<td>49
</td>
<td>WAIT<br />
</td>
<td>Non-Muxed
</td>
<td>gpmc_wait
</td>
<td>0
</td></tr>
<tr>
<td>50
</td>
<td>CS0
</td>
<td><br />Non-Muxed
</td>
<td>gpmc_cs0
</td>
<td>0
</td></tr>
<tr>
<td>51
</td>
<td>CLK
</td>
<td>Muxed
</td>
<td>gpmc_clk
</td>
<td>0
</td></tr></tbody></table>
<p><br /> 
</p>
<h3><span class="mw-headline" id="Interfacing_NOR_Flash_to_DM814x">Interfacing NOR Flash to DM814x</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=9" title="Edit section: Interfacing NOR Flash to DM814x">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>DM814x NOR FUNCTION</b> 
</p><p>&#160;Following table shows the various pins &amp; modes in which the NOR functionality is available. &#160;This information can be obtained from the <b>SOC(DM814x) pin mux sheet</b>.<br /> 
</p>
<table cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<td><b>S.No</b>&#160;
</td>
<td><b>NOR Signal name &#160;</b>
</td>
<td>&#160;<b>Muxed/Non-Muxed</b>
</td>
<td>&#160; <b>Pad name </b>&#160; &#160;
</td>
<td><b>Mode</b>&#160;
</td></tr>
<tr>
<td>1
</td>
<td>A0 <b>(Not used)</b>
</td>
<td>Muxed&#160;
</td>
<td><br />
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">2
</td>
<td rowspan="2">A1
</td>
<td rowspan="2">Muxed
</td>
<td>mmc2_dat3<br />
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd4
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">3
</td>
<td rowspan="2">A2
</td>
<td rowspan="2">Muxed
</td>
<td>mmc2_dat2
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd5
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">4
</td>
<td rowspan="2">A3
</td>
<td rowspan="2">Muxed
</td>
<td>mmc2_dat1
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd6
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">5
</td>
<td rowspan="2">A4
</td>
<td rowspan="2">Muxed
</td>
<td>mmc2_dat0
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd7
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">6
</td>
<td rowspan="2">A5
</td>
<td rowspan="2">Muxed
</td>
<td>vout1_g_y_yc1
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_rxdv
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">7
</td>
<td rowspan="2">A6
</td>
<td rowspan="2">Muxed
</td>
<td>vout1_g_y_yc0
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_gtxclk
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">8
</td>
<td rowspan="2">A7
</td>
<td rowspan="2">Muxed
</td>
<td>vout1_r_cr1
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd0
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">9
</td>
<td rowspan="2">A8
</td>
<td rowspan="2">Muxed
</td>
<td>vout1_r_cr0
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd1
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">10
</td>
<td rowspan="2">A9
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd2
</td>
<td>4
</td></tr>
<tr>
<td>vout1_b_cb_c1
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">11
</td>
<td rowspan="2">A10
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd3
</td>
<td>4
</td></tr>
<tr>
<td>vout1_b_cb_c0
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">12
</td>
<td rowspan="2">A11
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd4
</td>
<td>4
</td></tr>
<tr>
<td>vout1_fid
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">13
</td>
<td rowspan="2">A12
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd5
</td>
<td>4
</td></tr>
<tr>
<td>vout0_fid
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">14
</td>
<td rowspan="2">A13
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd6
</td>
<td>4
</td></tr>
<tr>
<td>vout1_g_y_yc2
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">15
</td>
<td rowspan="2">A14
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd7
</td>
<td>4
</td></tr>
<tr>
<td>vout1_r_cr3
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">16
</td>
<td rowspan="2">A15
</td>
<td rowspan="2">Muxed
</td>
<td>vout1_r_cr2
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_txen
</td>
<td>4
</td></tr>
<tr>
<td>17
</td>
<td>A16
</td>
<td>Muxed
</td>
<td>gpmc_a16
</td>
<td>0
</td></tr>
<tr>
<td>18
</td>
<td>A17
</td>
<td>Muxed
</td>
<td>gpmc_a17
</td>
<td>0
</td></tr>
<tr>
<td>19
</td>
<td>A18
</td>
<td>Muxed
</td>
<td>gpmc_a18
</td>
<td>0
</td></tr>
<tr>
<td>20
</td>
<td>A19
</td>
<td>Muxed
</td>
<td>gpmc_a19
</td>
<td>0
</td></tr>
<tr>
<td rowspan="2">21
</td>
<td rowspan="2">A20
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a20
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat7
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">22
</td>
<td rowspan="2">A21
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a21
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat6
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">23
</td>
<td rowspan="2">A22
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a22
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat5
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">24
</td>
<td rowspan="2">A23
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a23
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat4
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">25
</td>
<td rowspan="3">A24
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben1
</td>
<td>1
</td></tr>
<tr>
<td>gpmc_cs2
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat7
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">26
</td>
<td rowspan="3">A25
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben0
</td>
<td>1
</td></tr>
<tr>
<td>gpmc_cs1
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat6
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">27
</td>
<td rowspan="3">A26
</td>
<td rowspan="3">Muxed
</td>
<td>gmii0_rxd3
</td>
<td>3
</td></tr>
<tr>
<td>gpmc_wait0
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat5
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">28
</td>
<td rowspan="2">A27
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_rxd3
</td>
<td>2
</td></tr>
<tr>
<td>mmc2_dat4
</td>
<td>1
</td></tr>
<tr>
<td>29
</td>
<td>D0
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad0
</td>
<td>0
</td></tr>
<tr>
<td>30
</td>
<td>D1
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad1
</td>
<td>0
</td></tr>
<tr>
<td>31
</td>
<td>D2
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad2
</td>
<td>0
</td></tr>
<tr>
<td>32
</td>
<td>D3
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad3<br />
</td>
<td>0
</td></tr>
<tr>
<td>33
</td>
<td>D4
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad4<br />
</td>
<td>0
</td></tr>
<tr>
<td>34
</td>
<td>D5
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad5<br />
</td>
<td>0
</td></tr>
<tr>
<td>35
</td>
<td>D6
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad6<br />
</td>
<td>0
</td></tr>
<tr>
<td>36
</td>
<td>D7
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad7<br />
</td>
<td>0
</td></tr>
<tr>
<td>37
</td>
<td>D8
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad8<br />
</td>
<td>0
</td></tr>
<tr>
<td>38
</td>
<td>D9
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad9<br />
</td>
<td>0
</td></tr>
<tr>
<td>39
</td>
<td>D10
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad10<br />
</td>
<td>0
</td></tr>
<tr>
<td>40
</td>
<td>D11
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad11<br />
</td>
<td>0
</td></tr>
<tr>
<td>41
</td>
<td>D12
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad12<br />
</td>
<td>0
</td></tr>
<tr>
<td>42
</td>
<td>D13
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad13<br />
</td>
<td>0
</td></tr>
<tr>
<td>43
</td>
<td>D14
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad14<br />
</td>
<td>0
</td></tr>
<tr>
<td>44
</td>
<td>D15
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad15<br />
</td>
<td>0
</td></tr>
<tr>
<td>45
</td>
<td>ADVN_ALE
</td>
<td>Muxed
</td>
<td>gpmc_advn_ale
</td>
<td>0
</td></tr>
<tr>
<td>46
</td>
<td>OEN_REN
</td>
<td>Non-Muxed
</td>
<td>gpmc_oen_ren
</td>
<td>0
</td></tr>
<tr>
<td>47
</td>
<td>BE0N_CLE
</td>
<td>Muxed
</td>
<td>gpmc_ben0
</td>
<td>0
</td></tr>
<tr>
<td>48
</td>
<td>WEN
</td>
<td>Non-Muxed
</td>
<td>gpmc_wen
</td>
<td>0
</td></tr>
<tr>
<td>49
</td>
<td>WAIT<br />
</td>
<td>Muxed
</td>
<td>gpmc_wait0
</td>
<td>0
</td></tr>
<tr>
<td>50
</td>
<td>CS0
</td>
<td>Muxed
</td>
<td>gpmc_cs0
</td>
<td>0
</td></tr>
<tr>
<td>51
</td>
<td>CLK
</td>
<td>Muxed
</td>
<td>gpmc_clk
</td>
<td>0
</td></tr></tbody></table>
<p><br /> 
</p><p>From the above table, 
</p><p>1. Following pins are used exclusively by NOR. 
</p>
<ul><li>gpmc_d0-gpmc_d15</li>
<li>gpmc_advn_ale</li>
<li>gpmc_oen_ren</li>
<li>gpmc_be0n_cle</li>
<li>gpmc_wen</li>
<li>gpmc_wait</li>
<li>gpmc_cs0</li></ul>
<p>2. Some of the &#160;NOR device functionalities are available on multple pins 
</p><p>. For. E.g.,Functionality of NOR signal A24 is available on &#160;the following pins 
</p>
<ul><li>gpmc_ben1</li>
<li>gpmc_cs2</li>
<li>mmc2_dat2</li></ul>
<p>&#160;When interfacing the NOR flash, any of the above pins can be used as the A24 address line. User has to only ensure that the MODE field of the PAD control register for that Corresponding pin is configured for NOR functionaity.<br /> 
</p>
<h4><span class="mw-headline" id="Interfacing_DM814x_with_various_daughter_boards">Interfacing DM814x with various daughter boards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=10" title="Edit section: Interfacing DM814x with various daughter boards">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="Interfacing_with_catalog_board"><b>Interfacing with catalog board</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=11" title="Edit section: Interfacing with catalog board">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><b>NOTE:</b> 
</p><p>1. Since the NOR flash is 16 bit, address line A0 is not used. 
</p><p>2. Since the NOR flash is 64 MByte, only the address lines a0-a25 are used. A26 and A27 are not used 
</p><p>3. A27 line is actually used as a GPIO pin to enable the higher address lines. As seen from the schematics(DM814x Base Board + Catalog Board), A27 is connected to the GPIO1-22 pin of DM814x. 
</p><p>4.&#160;Some of the NOR functionalities are available on multiple pins. The pins used by the NOR flash(catalogue board) in such cases are shown &#160;highlighted .<br /> 
</p>
<table cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<td><b>S.No</b>&#160;
</td>
<td><b>NOR Signal name</b> &#160;
</td>
<td><b>&#160;Muxed/Non-Muxed</b>
</td>
<td>&#160; <b>Pad name &#160;</b> &#160;
</td>
<td><b>Mode&#160;</b>
</td></tr>
<tr>
<td>1
</td>
<td>A0<b>(Not used)</b>
</td>
<td>Muxed&#160;
</td>
<td><br />
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">2
</td>
<td rowspan="2">A1
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat3</b><br />
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd4
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">3
</td>
<td rowspan="2">A2
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat2</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd5
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">4
</td>
<td rowspan="2">A3
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat1</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd6
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">5
</td>
<td rowspan="2">A4
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat0</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd7
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">6
</td>
<td rowspan="2">A5
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_g_y_yc1</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_rxdv
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">7
</td>
<td rowspan="2">A6
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_g_y_yc0</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_gtxclk
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">8
</td>
<td rowspan="2">A7
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr1</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd0
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">9
</td>
<td rowspan="2">A8
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr0</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd1
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">10
</td>
<td rowspan="2">A9
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd2
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_b_cb_c1</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">11
</td>
<td rowspan="2">A10
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd3
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_b_cb_c0</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">12
</td>
<td rowspan="2">A11
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd4
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_fid</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">13
</td>
<td rowspan="2">A12
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd5
</td>
<td>4
</td></tr>
<tr>
<td><b>vout0_fid</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">14
</td>
<td rowspan="2">A13
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd6
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_g_y_yc2</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">15
</td>
<td rowspan="2">A14
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd7
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_r_cr3</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">16
</td>
<td rowspan="2">A15
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr2</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_txen
</td>
<td>4
</td></tr>
<tr>
<td>17
</td>
<td>A16
</td>
<td>Muxed
</td>
<td>gpmc_a16
</td>
<td>0
</td></tr>
<tr>
<td>18
</td>
<td>A17
</td>
<td>Muxed
</td>
<td>gpmc_a17
</td>
<td>0
</td></tr>
<tr>
<td>19
</td>
<td>A18
</td>
<td>Muxed
</td>
<td>gpmc_a18
</td>
<td>0
</td></tr>
<tr>
<td>20
</td>
<td>A19
</td>
<td>Muxed
</td>
<td>gpmc_a19
</td>
<td>0
</td></tr>
<tr>
<td rowspan="2">21
</td>
<td rowspan="2">A20
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a20</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat7
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">22
</td>
<td rowspan="2">A21
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a21</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat6
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">23
</td>
<td rowspan="2">A22
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a22</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat5
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">24
</td>
<td rowspan="2">A23
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a23</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat4
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">25
</td>
<td rowspan="3">A24
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben1
</td>
<td>1
</td></tr>
<tr>
<td><b>gpmc_cs2</b>
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat7
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">26
</td>
<td rowspan="3">A25
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben0
</td>
<td>1
</td></tr>
<tr>
<td><b>gpmc_cs1</b>
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat6
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">27
</td>
<td rowspan="3">A26<b>&#160;(Not Used)</b>
</td>
<td rowspan="3">Muxed&#160;
</td>
<td>gmii0_rxd3
</td>
<td>3
</td></tr>
<tr>
<td>gpmc_wait0
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat5
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">28
</td>
<td rowspan="2">A27<b>(GPIO1-22)</b>
</td>
<td rowspan="2">Muxed&#160;
</td>
<td>gmii0_rxd3
</td>
<td>2
</td></tr>
<tr>
<td><b>mmc2_dat4</b>
</td>
<td>7
</td></tr>
<tr>
<td>29
</td>
<td>D0
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad0
</td>
<td>0
</td></tr>
<tr>
<td>30
</td>
<td>D1
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad1
</td>
<td>0
</td></tr>
<tr>
<td>31
</td>
<td>D2
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad2
</td>
<td>0
</td></tr>
<tr>
<td>32
</td>
<td>D3
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad3<br />
</td>
<td>0
</td></tr>
<tr>
<td>33
</td>
<td>D4
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad4<br />
</td>
<td>0
</td></tr>
<tr>
<td>34
</td>
<td>D5
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad5<br />
</td>
<td>0
</td></tr>
<tr>
<td>35
</td>
<td>D6
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad6<br />
</td>
<td>0
</td></tr>
<tr>
<td>36
</td>
<td>D7
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad7<br />
</td>
<td>0
</td></tr>
<tr>
<td>37
</td>
<td>D8
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad8<br />
</td>
<td>0
</td></tr>
<tr>
<td>38
</td>
<td>D9
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad9<br />
</td>
<td>0
</td></tr>
<tr>
<td>39
</td>
<td>D10
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad10<br />
</td>
<td>0
</td></tr>
<tr>
<td>40
</td>
<td>D11
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad11<br />
</td>
<td>0
</td></tr>
<tr>
<td>41
</td>
<td>D12
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad12<br />
</td>
<td>0
</td></tr>
<tr>
<td>42
</td>
<td>D13
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad13<br />
</td>
<td>0
</td></tr>
<tr>
<td>43
</td>
<td>D14
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad14<br />
</td>
<td>0
</td></tr>
<tr>
<td>44
</td>
<td>D15
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad15<br />
</td>
<td>0
</td></tr>
<tr>
<td>45
</td>
<td>ADVN_ALE
</td>
<td>Muxed
</td>
<td>gpmc_advn_ale
</td>
<td>0
</td></tr>
<tr>
<td>46
</td>
<td>OEN_REN
</td>
<td>Non-Muxed
</td>
<td>gpmc_oen_ren
</td>
<td>0
</td></tr>
<tr>
<td>47
</td>
<td>BE0N_CLE
</td>
<td>Muxed
</td>
<td>gpmc_ben0
</td>
<td>0
</td></tr>
<tr>
<td>48
</td>
<td>WEN
</td>
<td>Non-Muxed
</td>
<td>gpmc_wen
</td>
<td>0
</td></tr>
<tr>
<td>49
</td>
<td>WAIT<br />
</td>
<td>Muxed
</td>
<td>gpmc_wait0
</td>
<td>0
</td></tr>
<tr>
<td>50
</td>
<td>CS0
</td>
<td>Muxed
</td>
<td>gpmc_cs0
</td>
<td>0
</td></tr>
<tr>
<td>51
</td>
<td>CLK
</td>
<td>Muxed
</td>
<td>gpmc_clk
</td>
<td>0
</td></tr></tbody></table>
<p><br /> 
</p>
<h5><span class="mw-headline" id="Interfacing_with_video_security_board"><b>Interfacing with video security board</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=12" title="Edit section: Interfacing with video security board">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><b>NOTE:</b> 
</p><p>1. Since the NOR flash is 16 bit, &#160;address line A0 is not used. 
</p><p>2. Since the NOR flash used is only 64 MByte, only the address lines a0-a25 are used. A26 and A27 are not used 
</p><p>3. A27 line is actually used as a GPIO pin to enable the higher address lines. It can be seen from the schematics(DM814x Base board + Video Security board) &#160;that the A27 line is connected to the GPIO0- 25th pin. &#160;&#160; 
</p><p>4.&#160;Some of the NOR functionalities are available on multiple pins. The pins used by the NOR flash(catalogue board) in such cases are shown highlighted<br /> 
</p>
<table cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<td><b>S.No</b>&#160;
</td>
<td><b>NOR Signal name &#160;</b>
</td>
<td><b>&#160;Muxed/Non-Muxed</b>
</td>
<td>&#160; <b>Pad name &#160;</b> &#160;
</td>
<td><b>Mode&#160;</b>
</td></tr>
<tr>
<td>1
</td>
<td>A0<b>(Not used)</b>
</td>
<td>Muxed&#160;
</td>
<td><br />
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">2
</td>
<td rowspan="2">A1
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat3</b><br />
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd4
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">3
</td>
<td rowspan="2">A2
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat2</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd5
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">4
</td>
<td rowspan="2">A3
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat1</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd6
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">5
</td>
<td rowspan="2">A4
</td>
<td rowspan="2">Muxed
</td>
<td><b>mmc2_dat0</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_rxd7
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">6
</td>
<td rowspan="2">A5
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_g_y_yc1</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_rxdv
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">7
</td>
<td rowspan="2">A6
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_g_y_yc0</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_gtxclk
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">8
</td>
<td rowspan="2">A7
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr1</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd0
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">9
</td>
<td rowspan="2">A8
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr0</b>
</td>
<td>4
</td></tr>
<tr>
<td>gmii0_txd1
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">10
</td>
<td rowspan="2">A9
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd2
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_b_cb_c1</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">11
</td>
<td rowspan="2">A10
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd3
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_b_cb_c0</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">12
</td>
<td rowspan="2">A11
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd4
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_fid</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">13
</td>
<td rowspan="2">A12
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd5
</td>
<td>4
</td></tr>
<tr>
<td><b>vout0_fid</b>
</td>
<td>4
</td></tr>
<tr>
<td rowspan="2">14
</td>
<td rowspan="2">A13
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd6
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_g_y_yc2</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">15
</td>
<td rowspan="2">A14
</td>
<td rowspan="2">Muxed
</td>
<td>gmii0_txd7
</td>
<td>4
</td></tr>
<tr>
<td><b>vout1_r_cr3</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="2">16
</td>
<td rowspan="2">A15
</td>
<td rowspan="2">Muxed
</td>
<td><b>vout1_r_cr2</b>
</td>
<td>1
</td></tr>
<tr>
<td>gmii0_txen
</td>
<td>4
</td></tr>
<tr>
<td>16
</td>
<td>A15_1
</td>
<td>Muxed
</td>
<td>uart0_rtsn
</td>
<td>0
</td></tr>
<tr>
<td>17
</td>
<td>A16
</td>
<td>Muxed
</td>
<td>gpmc_a16
</td>
<td>0
</td></tr>
<tr>
<td>18
</td>
<td>A17
</td>
<td>Muxed
</td>
<td>gpmc_a17
</td>
<td>0
</td></tr>
<tr>
<td>19
</td>
<td>A18
</td>
<td>Muxed
</td>
<td>gpmc_a18
</td>
<td>0
</td></tr>
<tr>
<td>20
</td>
<td>A19
</td>
<td>Muxed
</td>
<td>gpmc_a19
</td>
<td>0
</td></tr>
<tr>
<td rowspan="2">21
</td>
<td rowspan="2">A20
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a20</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat7
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">22
</td>
<td rowspan="2">A21
</td>
<td rowspan="2">Muxed
</td>
<td><b>gpmc_a21</b>
</td>
<td>0
</td></tr>
<tr>
<td>mmc2_dat6
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">23
</td>
<td rowspan="2">A22
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a22
</td>
<td>0
</td></tr>
<tr>
<td><b>mmc2_dat5</b>
</td>
<td>2
</td></tr>
<tr>
<td rowspan="2">24
</td>
<td rowspan="2">A23
</td>
<td rowspan="2">Muxed
</td>
<td>gpmc_a23
</td>
<td>0
</td></tr>
<tr>
<td><b>mmc2_dat4</b>
</td>
<td>2
</td></tr>
<tr>
<td rowspan="3">25
</td>
<td rowspan="3">A24
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben1
</td>
<td>1
</td></tr>
<tr>
<td>gpmc_cs2
</td>
<td>1
</td></tr>
<tr>
<td><b>mmc2_dat7</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">26
</td>
<td rowspan="3">A25
</td>
<td rowspan="3">Muxed
</td>
<td>gpmc_ben0
</td>
<td>1
</td></tr>
<tr>
<td>gpmc_cs1
</td>
<td>1
</td></tr>
<tr>
<td><b>mmc2_dat6</b>
</td>
<td>1
</td></tr>
<tr>
<td rowspan="3">27
</td>
<td rowspan="3">A26<b>&#160;(Not Used)</b>
</td>
<td rowspan="3">Muxed&#160;
</td>
<td>gmii0_rxd3
</td>
<td>3
</td></tr>
<tr>
<td>gpmc_wait0
</td>
<td>1
</td></tr>
<tr>
<td>mmc2_dat5
</td>
<td>1
</td></tr>
<tr>
<td>28
</td>
<td>A27<b>(GPIO0-25)</b>
</td>
<td>Muxed&#160;
</td>
<td><b>mca5_aclkx</b>
</td>
<td>7
</td></tr>
<tr>
<td>29
</td>
<td>D0
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad0
</td>
<td>0
</td></tr>
<tr>
<td>30
</td>
<td>D1
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad1
</td>
<td>0
</td></tr>
<tr>
<td>31
</td>
<td>D2
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad2
</td>
<td>0
</td></tr>
<tr>
<td>32
</td>
<td>D3
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad3<br />
</td>
<td>0
</td></tr>
<tr>
<td>33
</td>
<td>D4
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad4<br />
</td>
<td>0
</td></tr>
<tr>
<td>34
</td>
<td>D5
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad5<br />
</td>
<td>0
</td></tr>
<tr>
<td>35
</td>
<td>D6
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad6<br />
</td>
<td>0
</td></tr>
<tr>
<td>36
</td>
<td>D7
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad7<br />
</td>
<td>0
</td></tr>
<tr>
<td>37
</td>
<td>D8
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad8<br />
</td>
<td>0
</td></tr>
<tr>
<td>38
</td>
<td>D9
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad9<br />
</td>
<td>0
</td></tr>
<tr>
<td>39
</td>
<td>D10
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad10<br />
</td>
<td>0
</td></tr>
<tr>
<td>40
</td>
<td>D11
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad11<br />
</td>
<td>0
</td></tr>
<tr>
<td>41
</td>
<td>D12
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad12<br />
</td>
<td>0
</td></tr>
<tr>
<td>42
</td>
<td>D13
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad13<br />
</td>
<td>0
</td></tr>
<tr>
<td>43
</td>
<td>D14
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad14<br />
</td>
<td>0
</td></tr>
<tr>
<td>44
</td>
<td>D15
</td>
<td>Non-Muxed
</td>
<td>gpmc_ad15<br />
</td>
<td>0
</td></tr>
<tr>
<td>45
</td>
<td>ADVN_ALE
</td>
<td>Muxed
</td>
<td>gpmc_advn_ale
</td>
<td>0
</td></tr>
<tr>
<td>46
</td>
<td>OEN_REN
</td>
<td>Non-Muxed
</td>
<td>gpmc_oen_ren
</td>
<td>0
</td></tr>
<tr>
<td>47
</td>
<td>BE0N_CLE
</td>
<td>Muxed
</td>
<td>gpmc_ben0
</td>
<td>0
</td></tr>
<tr>
<td>48
</td>
<td>WEN
</td>
<td>Non-Muxed
</td>
<td>gpmc_wen
</td>
<td>0
</td></tr>
<tr>
<td>49
</td>
<td>WAIT<br />
</td>
<td>Muxed
</td>
<td>gpmc_wait0
</td>
<td>0
</td></tr>
<tr>
<td>50
</td>
<td>CS0
</td>
<td>Muxed
</td>
<td>gpmc_cs0
</td>
<td>0
</td></tr>
<tr>
<td>51
</td>
<td>CLK
</td>
<td>Muxed
</td>
<td>gpmc_clk
</td>
<td>0
</td></tr></tbody></table>
<p><br /> 
</p>
<h3><span class="mw-headline" id="Software_Changes"><b>Software Changes</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;section=13" title="Edit section: Software Changes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>&#160; Once the PAD control register values are obtained (As described above), &#160;following files have to be modified with this information. 
</p><p><b>DM814x Software changes</b> 
</p><p><b>Flash Writer Source code</b> 
</p><p>a) nor-flash-writer/src/device.c 
</p><p>The structure "nor_pad_cfg" contains pad configuration for catalog board. This has to be modified with the PAD control values for the respective daughter board 
</p><p><b>u-boot source code</b> 
</p><p>a) arch/arm/cpu/arm_cortexa8/ti81xx/lowlevel_init.S 
</p><p>The address lines A12-A27[Line no 341-371of lowlevel_init.S ] have to be modified with PAD control values for the respective daughter board. By default, it is configured for catalog board 
</p><p>b) board/ti/ti8148/evm.c 
</p><p>The structure "nor_pad_cfg" contains pin mux configuration for catalog board. This has to be modified with PAD control values for the respective daughter board. 
</p><p><b>Linux</b> 
</p><p>a) arch/arm/mach-omap2/devices.c 
</p><p>The function "ti814x_nor_init()" configures the pin mux for catalog board. This has to be modfied with&#160;PAD control values for the respective daughter board. 
</p><p>&#160; &#160; &#160; &#160;&#160;
</p>
<!-- 
NewPP limit report
Cached time: 20201130043905
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.183 seconds
Real time usage: 0.185 seconds
Preprocessor visited node count: 61/1000000
Preprocessor generated node count: 80/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 232/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:13689-0!canonical and timestamp 20201130043905 and revision id 84482
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM81xx NOR APPLICATION NOTES</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM81xx NOR APPLICATION NOTES</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>DM81xx NOR APPLICATION NOTES</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;oldid=84482">https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;oldid=84482</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=DM81xx+NOR+APPLICATION+NOTES" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="DM81xx_NOR_APPLICATION_NOTES.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:DM81xx_NOR_APPLICATION_NOTES&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="DM81xx_NOR_APPLICATION_NOTES.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/DM81xx_NOR_APPLICATION_NOTES.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/DM81xx_NOR_APPLICATION_NOTES.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;oldid=84482" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=DM81xx_NOR_APPLICATION_NOTES&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 10 November 2011, at 04:57.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.183","walltime":"0.185","ppvisitednodes":{"value":61,"limit":1000000},"ppgeneratednodes":{"value":80,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":232,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130043905","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":218});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/DM81xx_NOR_APPLICATION_NOTES by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:48:41 GMT -->
</html>
