|Main
C => PLL:UPLL.inclk0
C => Block1:BlockU1.C50
C => Block1:BlockU2.C50
button[11] => ButtonProc:UBut.BUTTON[11]
button[10] => ButtonProc:UBut.BUTTON[10]
button[9] => ButtonProc:UBut.BUTTON[9]
button[8] => ButtonProc:UBut.BUTTON[8]
button[7] => ButtonProc:UBut.BUTTON[7]
button[6] => ButtonProc:UBut.BUTTON[6]
button[5] => ButtonProc:UBut.BUTTON[5]
button[4] => ButtonProc:UBut.BUTTON[4]
button[3] => ButtonProc:UBut.BUTTON[3]
button[2] => ButtonProc:UBut.BUTTON[2]
button[1] => ButtonProc:UBut.BUTTON[1]
button[0] => ButtonProc:UBut.BUTTON[0]
SIGNAL_OUT[0] <= ADD:UADD.result[0]
SIGNAL_OUT[1] <= ADD:UADD.result[1]
SIGNAL_OUT[2] <= ADD:UADD.result[2]
SIGNAL_OUT[3] <= ADD:UADD.result[3]
SIGNAL_OUT[4] <= ADD:UADD.result[4]
SIGNAL_OUT[5] <= ADD:UADD.result[5]
SIGNAL_OUT[6] <= ADD:UADD.result[6]
SIGNAL_OUT[7] <= ADD:UADD.result[7]
SIGNAL_OUT[8] <= ADD:UADD.result[8]
SIGNAL_OUT[9] <= ADD:UADD.result[9]
SIGNAL_OUT[10] <= ADD:UADD.result[10]
SIGNAL_OUT[11] <= ADD:UADD.result[11]
SIGNAL_OUT[12] <= ADD:UADD.result[12]


|Main|PLL:UPLL
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|Main|PLL:UPLL|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Main|PLL:UPLL|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Main|ROMSERIAL:UROM
clock400 => ROM1:U1.clock
clock400 => data_array[1][0].CLK
clock400 => data_array[1][1].CLK
clock400 => data_array[1][2].CLK
clock400 => data_array[1][3].CLK
clock400 => data_array[1][4].CLK
clock400 => data_array[1][5].CLK
clock400 => data_array[1][6].CLK
clock400 => data_array[1][7].CLK
clock400 => data_array[1][8].CLK
clock400 => data_array[1][9].CLK
clock400 => data_array[1][10].CLK
clock400 => data_array[1][11].CLK
clock400 => data_array[0][0].CLK
clock400 => data_array[0][1].CLK
clock400 => data_array[0][2].CLK
clock400 => data_array[0][3].CLK
clock400 => data_array[0][4].CLK
clock400 => data_array[0][5].CLK
clock400 => data_array[0][6].CLK
clock400 => data_array[0][7].CLK
clock400 => data_array[0][8].CLK
clock400 => data_array[0][9].CLK
clock400 => data_array[0][10].CLK
clock400 => data_array[0][11].CLK
clock400 => currentADDR[0].CLK
clock400 => currentADDR[1].CLK
clock400 => currentADDR[2].CLK
clock400 => currentADDR[3].CLK
clock400 => currentADDR[4].CLK
clock400 => currentADDR[5].CLK
clock400 => currentADDR[6].CLK
clock400 => currentADDR[7].CLK
clock400 => currentADDR[8].CLK
clock400 => currentADDR[9].CLK
clock400 => currentADDR[10].CLK
clock400 => currentADDR[11].CLK
clock400 => currentADDR[12].CLK
clock400 => currentADDR[13].CLK
clock400 => currentADDR[14].CLK
clock400 => currentADDR[15].CLK
clock400 => currentADDR[16].CLK
clock400 => currentADDR[17].CLK
clock400 => currentADDR[18].CLK
clock400 => currentADDR[19].CLK
clock400 => currentADDR[20].CLK
clock400 => currentADDR[21].CLK
clock400 => currentADDR[22].CLK
clock400 => currentADDR[23].CLK
clock400 => currentADDR[24].CLK
clock400 => currentADDR[25].CLK
clock400 => currentADDR[26].CLK
clock400 => currentADDR[27].CLK
clock400 => currentADDR[28].CLK
clock400 => currentADDR[29].CLK
clock400 => currentADDR[30].CLK
addr0[0] => addrROM[0].DATAA
addr0[1] => addrROM[1].DATAA
addr0[2] => addrROM[2].DATAA
addr0[3] => addrROM[3].DATAA
addr0[4] => addrROM[4].DATAA
addr0[5] => addrROM[5].DATAA
addr0[6] => addrROM[6].DATAA
addr0[7] => addrROM[7].DATAA
addr0[8] => addrROM[8].DATAA
addr0[9] => addrROM[9].DATAA
addr0[10] => addrROM[10].DATAA
addr0[11] => addrROM[11].DATAA
addr1[0] => addrROM[0].DATAB
addr1[1] => addrROM[1].DATAB
addr1[2] => addrROM[2].DATAB
addr1[3] => addrROM[3].DATAB
addr1[4] => addrROM[4].DATAB
addr1[5] => addrROM[5].DATAB
addr1[6] => addrROM[6].DATAB
addr1[7] => addrROM[7].DATAB
addr1[8] => addrROM[8].DATAB
addr1[9] => addrROM[9].DATAB
addr1[10] => addrROM[10].DATAB
addr1[11] => addrROM[11].DATAB
data0[0] <= data_array[0][0].DB_MAX_OUTPUT_PORT_TYPE
data0[1] <= data_array[0][1].DB_MAX_OUTPUT_PORT_TYPE
data0[2] <= data_array[0][2].DB_MAX_OUTPUT_PORT_TYPE
data0[3] <= data_array[0][3].DB_MAX_OUTPUT_PORT_TYPE
data0[4] <= data_array[0][4].DB_MAX_OUTPUT_PORT_TYPE
data0[5] <= data_array[0][5].DB_MAX_OUTPUT_PORT_TYPE
data0[6] <= data_array[0][6].DB_MAX_OUTPUT_PORT_TYPE
data0[7] <= data_array[0][7].DB_MAX_OUTPUT_PORT_TYPE
data0[8] <= data_array[0][8].DB_MAX_OUTPUT_PORT_TYPE
data0[9] <= data_array[0][9].DB_MAX_OUTPUT_PORT_TYPE
data0[10] <= data_array[0][10].DB_MAX_OUTPUT_PORT_TYPE
data0[11] <= data_array[0][11].DB_MAX_OUTPUT_PORT_TYPE
data1[0] <= data_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data1[8] <= data_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data1[9] <= data_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data1[10] <= data_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data1[11] <= data_array[1][11].DB_MAX_OUTPUT_PORT_TYPE


|Main|ROMSERIAL:UROM|ROM1:U1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|Main|ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_unr3:auto_generated.address_a[0]
address_a[1] => altsyncram_unr3:auto_generated.address_a[1]
address_a[2] => altsyncram_unr3:auto_generated.address_a[2]
address_a[3] => altsyncram_unr3:auto_generated.address_a[3]
address_a[4] => altsyncram_unr3:auto_generated.address_a[4]
address_a[5] => altsyncram_unr3:auto_generated.address_a[5]
address_a[6] => altsyncram_unr3:auto_generated.address_a[6]
address_a[7] => altsyncram_unr3:auto_generated.address_a[7]
address_a[8] => altsyncram_unr3:auto_generated.address_a[8]
address_a[9] => altsyncram_unr3:auto_generated.address_a[9]
address_a[10] => altsyncram_unr3:auto_generated.address_a[10]
address_a[11] => altsyncram_unr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_unr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_unr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_unr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_unr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_unr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_unr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_unr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_unr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_unr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_unr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_unr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_unr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_unr3:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Main|ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|Main|ADD:UADD
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]


|Main|ADD:UADD|parallel_add:parallel_add_component
data[0][0] => par_add_8ve:auto_generated.data[0]
data[0][1] => par_add_8ve:auto_generated.data[1]
data[0][2] => par_add_8ve:auto_generated.data[2]
data[0][3] => par_add_8ve:auto_generated.data[3]
data[0][4] => par_add_8ve:auto_generated.data[4]
data[0][5] => par_add_8ve:auto_generated.data[5]
data[0][6] => par_add_8ve:auto_generated.data[6]
data[0][7] => par_add_8ve:auto_generated.data[7]
data[0][8] => par_add_8ve:auto_generated.data[8]
data[0][9] => par_add_8ve:auto_generated.data[9]
data[0][10] => par_add_8ve:auto_generated.data[10]
data[0][11] => par_add_8ve:auto_generated.data[11]
data[1][0] => par_add_8ve:auto_generated.data[12]
data[1][1] => par_add_8ve:auto_generated.data[13]
data[1][2] => par_add_8ve:auto_generated.data[14]
data[1][3] => par_add_8ve:auto_generated.data[15]
data[1][4] => par_add_8ve:auto_generated.data[16]
data[1][5] => par_add_8ve:auto_generated.data[17]
data[1][6] => par_add_8ve:auto_generated.data[18]
data[1][7] => par_add_8ve:auto_generated.data[19]
data[1][8] => par_add_8ve:auto_generated.data[20]
data[1][9] => par_add_8ve:auto_generated.data[21]
data[1][10] => par_add_8ve:auto_generated.data[22]
data[1][11] => par_add_8ve:auto_generated.data[23]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_8ve:auto_generated.result[0]
result[1] <= par_add_8ve:auto_generated.result[1]
result[2] <= par_add_8ve:auto_generated.result[2]
result[3] <= par_add_8ve:auto_generated.result[3]
result[4] <= par_add_8ve:auto_generated.result[4]
result[5] <= par_add_8ve:auto_generated.result[5]
result[6] <= par_add_8ve:auto_generated.result[6]
result[7] <= par_add_8ve:auto_generated.result[7]
result[8] <= par_add_8ve:auto_generated.result[8]
result[9] <= par_add_8ve:auto_generated.result[9]
result[10] <= par_add_8ve:auto_generated.result[10]
result[11] <= par_add_8ve:auto_generated.result[11]
result[12] <= par_add_8ve:auto_generated.result[12]


|Main|ADD:UADD|parallel_add:parallel_add_component|par_add_8ve:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft3a[0].DATAIN
data[13] => sft3a[1].DATAIN
data[14] => sft3a[2].DATAIN
data[15] => sft3a[3].DATAIN
data[16] => sft3a[4].DATAIN
data[17] => sft3a[5].DATAIN
data[18] => sft3a[6].DATAIN
data[19] => sft3a[7].DATAIN
data[20] => sft3a[8].DATAIN
data[21] => sft3a[9].DATAIN
data[22] => sft3a[10].DATAIN
data[23] => sft3a[11].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut
C200 => g2.CLK
C200 => f2[0].CLK
C200 => f2[1].CLK
C200 => f2[2].CLK
C200 => f2[3].CLK
C200 => f2[4].CLK
C200 => f2[5].CLK
C200 => f2[6].CLK
C200 => f2[7].CLK
C200 => f2[8].CLK
C200 => f2[9].CLK
C200 => f2[10].CLK
C200 => f2[11].CLK
C200 => f2[12].CLK
C200 => f2[13].CLK
C200 => f2[14].CLK
C200 => f2[15].CLK
C200 => f2[16].CLK
C200 => f2[17].CLK
C200 => f2[18].CLK
C200 => f2[19].CLK
C200 => f2[20].CLK
C200 => f2[21].CLK
C200 => f2[22].CLK
C200 => f2[23].CLK
C200 => f2[24].CLK
C200 => f2[25].CLK
C200 => f2[26].CLK
C200 => f2[27].CLK
C200 => f2[28].CLK
C200 => f2[29].CLK
C200 => f2[30].CLK
C200 => f2[31].CLK
C200 => g1.CLK
C200 => f1[0].CLK
C200 => f1[1].CLK
C200 => f1[2].CLK
C200 => f1[3].CLK
C200 => f1[4].CLK
C200 => f1[5].CLK
C200 => f1[6].CLK
C200 => f1[7].CLK
C200 => f1[8].CLK
C200 => f1[9].CLK
C200 => f1[10].CLK
C200 => f1[11].CLK
C200 => f1[12].CLK
C200 => f1[13].CLK
C200 => f1[14].CLK
C200 => f1[15].CLK
C200 => f1[16].CLK
C200 => f1[17].CLK
C200 => f1[18].CLK
C200 => f1[19].CLK
C200 => f1[20].CLK
C200 => f1[21].CLK
C200 => f1[22].CLK
C200 => f1[23].CLK
C200 => f1[24].CLK
C200 => f1[25].CLK
C200 => f1[26].CLK
C200 => f1[27].CLK
C200 => f1[28].CLK
C200 => f1[29].CLK
C200 => f1[30].CLK
C200 => f1[31].CLK
BUTTON[11] => ~NO_FANOUT~
BUTTON[10] => ~NO_FANOUT~
BUTTON[9] => ~NO_FANOUT~
BUTTON[8] => ~NO_FANOUT~
BUTTON[7] => ~NO_FANOUT~
BUTTON[6] => ~NO_FANOUT~
BUTTON[5] => ~NO_FANOUT~
BUTTON[4] => ~NO_FANOUT~
BUTTON[3] => ~NO_FANOUT~
BUTTON[2] => ~NO_FANOUT~
BUTTON[1] => ~NO_FANOUT~
BUTTON[0] => g1.DATAB
BUTTON[0] => g2.DATAB
BUTTON[0] => f1[15].ENA
BUTTON[0] => f1[14].ENA
BUTTON[0] => f1[13].ENA
BUTTON[0] => f1[12].ENA
BUTTON[0] => f1[11].ENA
BUTTON[0] => f1[10].ENA
BUTTON[0] => f1[9].ENA
BUTTON[0] => f1[8].ENA
BUTTON[0] => f1[7].ENA
BUTTON[0] => f1[6].ENA
BUTTON[0] => f1[5].ENA
BUTTON[0] => f1[4].ENA
BUTTON[0] => f1[3].ENA
BUTTON[0] => f1[2].ENA
BUTTON[0] => f1[1].ENA
BUTTON[0] => f1[0].ENA
BUTTON[0] => g1.ENA
BUTTON[0] => f2[31].ENA
BUTTON[0] => f2[30].ENA
BUTTON[0] => f2[29].ENA
BUTTON[0] => f2[28].ENA
BUTTON[0] => f2[27].ENA
BUTTON[0] => f2[26].ENA
BUTTON[0] => f2[25].ENA
BUTTON[0] => f2[24].ENA
BUTTON[0] => f2[23].ENA
BUTTON[0] => f2[22].ENA
BUTTON[0] => f2[21].ENA
BUTTON[0] => f2[20].ENA
BUTTON[0] => f2[19].ENA
BUTTON[0] => f2[18].ENA
BUTTON[0] => f2[17].ENA
BUTTON[0] => f2[16].ENA
BUTTON[0] => f2[15].ENA
BUTTON[0] => f2[14].ENA
BUTTON[0] => f2[13].ENA
BUTTON[0] => f2[12].ENA
BUTTON[0] => f2[11].ENA
BUTTON[0] => f2[10].ENA
BUTTON[0] => f2[9].ENA
BUTTON[0] => f2[8].ENA
BUTTON[0] => f2[7].ENA
BUTTON[0] => f2[6].ENA
BUTTON[0] => f2[5].ENA
BUTTON[0] => f2[4].ENA
BUTTON[0] => f2[3].ENA
BUTTON[0] => f2[2].ENA
BUTTON[0] => f2[1].ENA
BUTTON[0] => f2[0].ENA
BUTTON[0] => g2.ENA
BUTTON[0] => f1[16].ENA
BUTTON[0] => f1[17].ENA
BUTTON[0] => f1[18].ENA
BUTTON[0] => f1[19].ENA
BUTTON[0] => f1[20].ENA
BUTTON[0] => f1[21].ENA
BUTTON[0] => f1[22].ENA
BUTTON[0] => f1[23].ENA
BUTTON[0] => f1[24].ENA
BUTTON[0] => f1[25].ENA
BUTTON[0] => f1[26].ENA
BUTTON[0] => f1[27].ENA
BUTTON[0] => f1[28].ENA
BUTTON[0] => f1[29].ENA
BUTTON[0] => f1[30].ENA
BUTTON[0] => f1[31].ENA
OCTAVE[0] => SHLL:USHLL:0:U.distance[0]
OCTAVE[0] => SHLL:USHLL:1:U.distance[0]
OCTAVE[0] => SHLL:USHLL:2:U.distance[0]
OCTAVE[0] => SHLL:USHLL:3:U.distance[0]
OCTAVE[0] => SHLL:USHLL:4:U.distance[0]
OCTAVE[0] => SHLL:USHLL:5:U.distance[0]
OCTAVE[0] => SHLL:USHLL:6:U.distance[0]
OCTAVE[0] => SHLL:USHLL:7:U.distance[0]
OCTAVE[0] => SHLL:USHLL:8:U.distance[0]
OCTAVE[0] => SHLL:USHLL:9:U.distance[0]
OCTAVE[0] => SHLL:USHLL:10:U.distance[0]
OCTAVE[0] => SHLL:USHLL:11:U.distance[0]
OCTAVE[1] => SHLL:USHLL:0:U.distance[1]
OCTAVE[1] => SHLL:USHLL:1:U.distance[1]
OCTAVE[1] => SHLL:USHLL:2:U.distance[1]
OCTAVE[1] => SHLL:USHLL:3:U.distance[1]
OCTAVE[1] => SHLL:USHLL:4:U.distance[1]
OCTAVE[1] => SHLL:USHLL:5:U.distance[1]
OCTAVE[1] => SHLL:USHLL:6:U.distance[1]
OCTAVE[1] => SHLL:USHLL:7:U.distance[1]
OCTAVE[1] => SHLL:USHLL:8:U.distance[1]
OCTAVE[1] => SHLL:USHLL:9:U.distance[1]
OCTAVE[1] => SHLL:USHLL:10:U.distance[1]
OCTAVE[1] => SHLL:USHLL:11:U.distance[1]
OCTAVE[2] => SHLL:USHLL:0:U.distance[2]
OCTAVE[2] => SHLL:USHLL:1:U.distance[2]
OCTAVE[2] => SHLL:USHLL:2:U.distance[2]
OCTAVE[2] => SHLL:USHLL:3:U.distance[2]
OCTAVE[2] => SHLL:USHLL:4:U.distance[2]
OCTAVE[2] => SHLL:USHLL:5:U.distance[2]
OCTAVE[2] => SHLL:USHLL:6:U.distance[2]
OCTAVE[2] => SHLL:USHLL:7:U.distance[2]
OCTAVE[2] => SHLL:USHLL:8:U.distance[2]
OCTAVE[2] => SHLL:USHLL:9:U.distance[2]
OCTAVE[2] => SHLL:USHLL:10:U.distance[2]
OCTAVE[2] => SHLL:USHLL:11:U.distance[2]
OCTAVE[3] => SHLL:USHLL:0:U.distance[3]
OCTAVE[3] => SHLL:USHLL:1:U.distance[3]
OCTAVE[3] => SHLL:USHLL:2:U.distance[3]
OCTAVE[3] => SHLL:USHLL:3:U.distance[3]
OCTAVE[3] => SHLL:USHLL:4:U.distance[3]
OCTAVE[3] => SHLL:USHLL:5:U.distance[3]
OCTAVE[3] => SHLL:USHLL:6:U.distance[3]
OCTAVE[3] => SHLL:USHLL:7:U.distance[3]
OCTAVE[3] => SHLL:USHLL:8:U.distance[3]
OCTAVE[3] => SHLL:USHLL:9:U.distance[3]
OCTAVE[3] => SHLL:USHLL:10:U.distance[3]
OCTAVE[3] => SHLL:USHLL:11:U.distance[3]
FREQ1[0] <= f1[0].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[1] <= f1[1].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[2] <= f1[2].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[3] <= f1[3].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[4] <= f1[4].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[5] <= f1[5].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[6] <= f1[6].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[7] <= f1[7].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[8] <= f1[8].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[9] <= f1[9].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[10] <= f1[10].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[11] <= f1[11].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[12] <= f1[12].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[13] <= f1[13].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[14] <= f1[14].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[15] <= f1[15].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[16] <= f1[16].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[17] <= f1[17].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[18] <= f1[18].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[19] <= f1[19].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[20] <= f1[20].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[21] <= f1[21].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[22] <= f1[22].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[23] <= f1[23].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[24] <= f1[24].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[25] <= f1[25].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[26] <= f1[26].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[27] <= f1[27].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[28] <= f1[28].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[29] <= f1[29].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[30] <= f1[30].DB_MAX_OUTPUT_PORT_TYPE
FREQ1[31] <= f1[31].DB_MAX_OUTPUT_PORT_TYPE
GATE1 <= g1.DB_MAX_OUTPUT_PORT_TYPE
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => f1.OUTPUTSELECT
BUSY1 => g1.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => f2.OUTPUTSELECT
BUSY1 => g2.OUTPUTSELECT
FREQ2[0] <= f2[0].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[1] <= f2[1].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[2] <= f2[2].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[3] <= f2[3].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[4] <= f2[4].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[5] <= f2[5].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[6] <= f2[6].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[7] <= f2[7].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[8] <= f2[8].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[9] <= f2[9].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[10] <= f2[10].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[11] <= f2[11].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[12] <= f2[12].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[13] <= f2[13].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[14] <= f2[14].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[15] <= f2[15].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[16] <= f2[16].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[17] <= f2[17].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[18] <= f2[18].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[19] <= f2[19].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[20] <= f2[20].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[21] <= f2[21].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[22] <= f2[22].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[23] <= f2[23].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[24] <= f2[24].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[25] <= f2[25].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[26] <= f2[26].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[27] <= f2[27].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[28] <= f2[28].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[29] <= f2[29].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[30] <= f2[30].DB_MAX_OUTPUT_PORT_TYPE
FREQ2[31] <= f2[31].DB_MAX_OUTPUT_PORT_TYPE
GATE2 <= g2.DB_MAX_OUTPUT_PORT_TYPE
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => f2.OUTPUTSELECT
BUSY2 => g2.OUTPUTSELECT


|Main|ButtonProc:UBut|SHLL:\USHLL:0:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:0:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:0:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:1:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:1:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:1:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:2:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:2:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:2:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:3:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:3:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:3:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:4:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:4:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:4:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:5:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:5:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:5:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:6:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:6:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:6:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:7:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:7:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:7:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:8:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:8:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:8:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:9:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:9:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:9:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:10:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:10:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:10:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|ButtonProc:UBut|SHLL:\USHLL:11:U
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
data[4] => lpm_clshift:LPM_CLSHIFT_component.data[4]
data[5] => lpm_clshift:LPM_CLSHIFT_component.data[5]
data[6] => lpm_clshift:LPM_CLSHIFT_component.data[6]
data[7] => lpm_clshift:LPM_CLSHIFT_component.data[7]
data[8] => lpm_clshift:LPM_CLSHIFT_component.data[8]
data[9] => lpm_clshift:LPM_CLSHIFT_component.data[9]
data[10] => lpm_clshift:LPM_CLSHIFT_component.data[10]
data[11] => lpm_clshift:LPM_CLSHIFT_component.data[11]
data[12] => lpm_clshift:LPM_CLSHIFT_component.data[12]
data[13] => lpm_clshift:LPM_CLSHIFT_component.data[13]
data[14] => lpm_clshift:LPM_CLSHIFT_component.data[14]
data[15] => lpm_clshift:LPM_CLSHIFT_component.data[15]
data[16] => lpm_clshift:LPM_CLSHIFT_component.data[16]
data[17] => lpm_clshift:LPM_CLSHIFT_component.data[17]
data[18] => lpm_clshift:LPM_CLSHIFT_component.data[18]
data[19] => lpm_clshift:LPM_CLSHIFT_component.data[19]
data[20] => lpm_clshift:LPM_CLSHIFT_component.data[20]
data[21] => lpm_clshift:LPM_CLSHIFT_component.data[21]
data[22] => lpm_clshift:LPM_CLSHIFT_component.data[22]
data[23] => lpm_clshift:LPM_CLSHIFT_component.data[23]
data[24] => lpm_clshift:LPM_CLSHIFT_component.data[24]
data[25] => lpm_clshift:LPM_CLSHIFT_component.data[25]
data[26] => lpm_clshift:LPM_CLSHIFT_component.data[26]
data[27] => lpm_clshift:LPM_CLSHIFT_component.data[27]
data[28] => lpm_clshift:LPM_CLSHIFT_component.data[28]
data[29] => lpm_clshift:LPM_CLSHIFT_component.data[29]
data[30] => lpm_clshift:LPM_CLSHIFT_component.data[30]
data[31] => lpm_clshift:LPM_CLSHIFT_component.data[31]
distance[0] => lpm_clshift:LPM_CLSHIFT_component.distance[0]
distance[1] => lpm_clshift:LPM_CLSHIFT_component.distance[1]
distance[2] => lpm_clshift:LPM_CLSHIFT_component.distance[2]
distance[3] => lpm_clshift:LPM_CLSHIFT_component.distance[3]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]
result[4] <= lpm_clshift:LPM_CLSHIFT_component.result[4]
result[5] <= lpm_clshift:LPM_CLSHIFT_component.result[5]
result[6] <= lpm_clshift:LPM_CLSHIFT_component.result[6]
result[7] <= lpm_clshift:LPM_CLSHIFT_component.result[7]
result[8] <= lpm_clshift:LPM_CLSHIFT_component.result[8]
result[9] <= lpm_clshift:LPM_CLSHIFT_component.result[9]
result[10] <= lpm_clshift:LPM_CLSHIFT_component.result[10]
result[11] <= lpm_clshift:LPM_CLSHIFT_component.result[11]
result[12] <= lpm_clshift:LPM_CLSHIFT_component.result[12]
result[13] <= lpm_clshift:LPM_CLSHIFT_component.result[13]
result[14] <= lpm_clshift:LPM_CLSHIFT_component.result[14]
result[15] <= lpm_clshift:LPM_CLSHIFT_component.result[15]
result[16] <= lpm_clshift:LPM_CLSHIFT_component.result[16]
result[17] <= lpm_clshift:LPM_CLSHIFT_component.result[17]
result[18] <= lpm_clshift:LPM_CLSHIFT_component.result[18]
result[19] <= lpm_clshift:LPM_CLSHIFT_component.result[19]
result[20] <= lpm_clshift:LPM_CLSHIFT_component.result[20]
result[21] <= lpm_clshift:LPM_CLSHIFT_component.result[21]
result[22] <= lpm_clshift:LPM_CLSHIFT_component.result[22]
result[23] <= lpm_clshift:LPM_CLSHIFT_component.result[23]
result[24] <= lpm_clshift:LPM_CLSHIFT_component.result[24]
result[25] <= lpm_clshift:LPM_CLSHIFT_component.result[25]
result[26] <= lpm_clshift:LPM_CLSHIFT_component.result[26]
result[27] <= lpm_clshift:LPM_CLSHIFT_component.result[27]
result[28] <= lpm_clshift:LPM_CLSHIFT_component.result[28]
result[29] <= lpm_clshift:LPM_CLSHIFT_component.result[29]
result[30] <= lpm_clshift:LPM_CLSHIFT_component.result[30]
result[31] <= lpm_clshift:LPM_CLSHIFT_component.result[31]


|Main|ButtonProc:UBut|SHLL:\USHLL:11:U|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tkb:auto_generated.data[0]
data[1] => lpm_clshift_tkb:auto_generated.data[1]
data[2] => lpm_clshift_tkb:auto_generated.data[2]
data[3] => lpm_clshift_tkb:auto_generated.data[3]
data[4] => lpm_clshift_tkb:auto_generated.data[4]
data[5] => lpm_clshift_tkb:auto_generated.data[5]
data[6] => lpm_clshift_tkb:auto_generated.data[6]
data[7] => lpm_clshift_tkb:auto_generated.data[7]
data[8] => lpm_clshift_tkb:auto_generated.data[8]
data[9] => lpm_clshift_tkb:auto_generated.data[9]
data[10] => lpm_clshift_tkb:auto_generated.data[10]
data[11] => lpm_clshift_tkb:auto_generated.data[11]
data[12] => lpm_clshift_tkb:auto_generated.data[12]
data[13] => lpm_clshift_tkb:auto_generated.data[13]
data[14] => lpm_clshift_tkb:auto_generated.data[14]
data[15] => lpm_clshift_tkb:auto_generated.data[15]
data[16] => lpm_clshift_tkb:auto_generated.data[16]
data[17] => lpm_clshift_tkb:auto_generated.data[17]
data[18] => lpm_clshift_tkb:auto_generated.data[18]
data[19] => lpm_clshift_tkb:auto_generated.data[19]
data[20] => lpm_clshift_tkb:auto_generated.data[20]
data[21] => lpm_clshift_tkb:auto_generated.data[21]
data[22] => lpm_clshift_tkb:auto_generated.data[22]
data[23] => lpm_clshift_tkb:auto_generated.data[23]
data[24] => lpm_clshift_tkb:auto_generated.data[24]
data[25] => lpm_clshift_tkb:auto_generated.data[25]
data[26] => lpm_clshift_tkb:auto_generated.data[26]
data[27] => lpm_clshift_tkb:auto_generated.data[27]
data[28] => lpm_clshift_tkb:auto_generated.data[28]
data[29] => lpm_clshift_tkb:auto_generated.data[29]
data[30] => lpm_clshift_tkb:auto_generated.data[30]
data[31] => lpm_clshift_tkb:auto_generated.data[31]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tkb:auto_generated.distance[0]
distance[1] => lpm_clshift_tkb:auto_generated.distance[1]
distance[2] => lpm_clshift_tkb:auto_generated.distance[2]
distance[3] => lpm_clshift_tkb:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_tkb:auto_generated.result[0]
result[1] <= lpm_clshift_tkb:auto_generated.result[1]
result[2] <= lpm_clshift_tkb:auto_generated.result[2]
result[3] <= lpm_clshift_tkb:auto_generated.result[3]
result[4] <= lpm_clshift_tkb:auto_generated.result[4]
result[5] <= lpm_clshift_tkb:auto_generated.result[5]
result[6] <= lpm_clshift_tkb:auto_generated.result[6]
result[7] <= lpm_clshift_tkb:auto_generated.result[7]
result[8] <= lpm_clshift_tkb:auto_generated.result[8]
result[9] <= lpm_clshift_tkb:auto_generated.result[9]
result[10] <= lpm_clshift_tkb:auto_generated.result[10]
result[11] <= lpm_clshift_tkb:auto_generated.result[11]
result[12] <= lpm_clshift_tkb:auto_generated.result[12]
result[13] <= lpm_clshift_tkb:auto_generated.result[13]
result[14] <= lpm_clshift_tkb:auto_generated.result[14]
result[15] <= lpm_clshift_tkb:auto_generated.result[15]
result[16] <= lpm_clshift_tkb:auto_generated.result[16]
result[17] <= lpm_clshift_tkb:auto_generated.result[17]
result[18] <= lpm_clshift_tkb:auto_generated.result[18]
result[19] <= lpm_clshift_tkb:auto_generated.result[19]
result[20] <= lpm_clshift_tkb:auto_generated.result[20]
result[21] <= lpm_clshift_tkb:auto_generated.result[21]
result[22] <= lpm_clshift_tkb:auto_generated.result[22]
result[23] <= lpm_clshift_tkb:auto_generated.result[23]
result[24] <= lpm_clshift_tkb:auto_generated.result[24]
result[25] <= lpm_clshift_tkb:auto_generated.result[25]
result[26] <= lpm_clshift_tkb:auto_generated.result[26]
result[27] <= lpm_clshift_tkb:auto_generated.result[27]
result[28] <= lpm_clshift_tkb:auto_generated.result[28]
result[29] <= lpm_clshift_tkb:auto_generated.result[29]
result[30] <= lpm_clshift_tkb:auto_generated.result[30]
result[31] <= lpm_clshift_tkb:auto_generated.result[31]
underflow <= <GND>


|Main|ButtonProc:UBut|SHLL:\USHLL:11:U|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tkb:auto_generated
data[0] => _.IN1
data[0] => sbit_w[32].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[33].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[34].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[35].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[36].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[37].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[38].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[39].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[40].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[41].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[42].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[43].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[44].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[45].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[46].IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => sbit_w[47].IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => sbit_w[48].IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => sbit_w[49].IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => sbit_w[50].IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => sbit_w[51].IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => sbit_w[52].IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => sbit_w[53].IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => sbit_w[54].IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => sbit_w[55].IN1
data[24] => _.IN1
data[24] => _.IN1
data[24] => sbit_w[56].IN1
data[25] => _.IN1
data[25] => _.IN1
data[25] => sbit_w[57].IN1
data[26] => _.IN1
data[26] => _.IN1
data[26] => sbit_w[58].IN1
data[27] => _.IN1
data[27] => _.IN1
data[27] => sbit_w[59].IN1
data[28] => _.IN1
data[28] => _.IN1
data[28] => sbit_w[60].IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => sbit_w[61].IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => sbit_w[62].IN1
data[31] => _.IN1
data[31] => sbit_w[63].IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[128].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[129].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[130].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[131].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[132].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[133].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[134].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[135].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[136].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[137].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[138].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[139].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[140].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[141].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[142].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[143].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[144].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[145].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[146].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_w[147].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_w[148].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_w[149].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_w[150].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_w[151].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_w[152].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_w[153].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_w[154].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_w[155].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_w[156].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_w[157].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_w[158].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_w[159].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1
C200 => CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst.clock
C200 => MUL:MUL_inst.clock
C200 => CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.clock
C200 => ADSR:ADSR_inst.C
C50 => Oscill:Oscill_inst.C
ADDR[0] <= Oscill:Oscill_inst.ADDRESS_OUT[0]
ADDR[1] <= Oscill:Oscill_inst.ADDRESS_OUT[1]
ADDR[2] <= Oscill:Oscill_inst.ADDRESS_OUT[2]
ADDR[3] <= Oscill:Oscill_inst.ADDRESS_OUT[3]
ADDR[4] <= Oscill:Oscill_inst.ADDRESS_OUT[4]
ADDR[5] <= Oscill:Oscill_inst.ADDRESS_OUT[5]
ADDR[6] <= Oscill:Oscill_inst.ADDRESS_OUT[6]
ADDR[7] <= Oscill:Oscill_inst.ADDRESS_OUT[7]
ADDR[8] <= Oscill:Oscill_inst.ADDRESS_OUT[8]
ADDR[9] <= Oscill:Oscill_inst.ADDRESS_OUT[9]
ADDR[10] <= Oscill:Oscill_inst.ADDRESS_OUT[10]
ADDR[11] <= Oscill:Oscill_inst.ADDRESS_OUT[11]
DATA_SIN[0] => Oscill:Oscill_inst.FROM_MEMORY[0]
DATA_SIN[1] => Oscill:Oscill_inst.FROM_MEMORY[1]
DATA_SIN[2] => Oscill:Oscill_inst.FROM_MEMORY[2]
DATA_SIN[3] => Oscill:Oscill_inst.FROM_MEMORY[3]
DATA_SIN[4] => Oscill:Oscill_inst.FROM_MEMORY[4]
DATA_SIN[5] => Oscill:Oscill_inst.FROM_MEMORY[5]
DATA_SIN[6] => Oscill:Oscill_inst.FROM_MEMORY[6]
DATA_SIN[7] => Oscill:Oscill_inst.FROM_MEMORY[7]
DATA_SIN[8] => Oscill:Oscill_inst.FROM_MEMORY[8]
DATA_SIN[9] => Oscill:Oscill_inst.FROM_MEMORY[9]
DATA_SIN[10] => Oscill:Oscill_inst.FROM_MEMORY[10]
DATA_SIN[11] => Oscill:Oscill_inst.FROM_MEMORY[11]
FREQ[0] => Oscill:Oscill_inst.FREQ_REG[0]
FREQ[1] => Oscill:Oscill_inst.FREQ_REG[1]
FREQ[2] => Oscill:Oscill_inst.FREQ_REG[2]
FREQ[3] => Oscill:Oscill_inst.FREQ_REG[3]
FREQ[4] => Oscill:Oscill_inst.FREQ_REG[4]
FREQ[5] => Oscill:Oscill_inst.FREQ_REG[5]
FREQ[6] => Oscill:Oscill_inst.FREQ_REG[6]
FREQ[7] => Oscill:Oscill_inst.FREQ_REG[7]
FREQ[8] => Oscill:Oscill_inst.FREQ_REG[8]
FREQ[9] => Oscill:Oscill_inst.FREQ_REG[9]
FREQ[10] => Oscill:Oscill_inst.FREQ_REG[10]
FREQ[11] => Oscill:Oscill_inst.FREQ_REG[11]
FREQ[12] => Oscill:Oscill_inst.FREQ_REG[12]
FREQ[13] => Oscill:Oscill_inst.FREQ_REG[13]
FREQ[14] => Oscill:Oscill_inst.FREQ_REG[14]
FREQ[15] => Oscill:Oscill_inst.FREQ_REG[15]
FREQ[16] => Oscill:Oscill_inst.FREQ_REG[16]
FREQ[17] => Oscill:Oscill_inst.FREQ_REG[17]
FREQ[18] => Oscill:Oscill_inst.FREQ_REG[18]
FREQ[19] => Oscill:Oscill_inst.FREQ_REG[19]
FREQ[20] => Oscill:Oscill_inst.FREQ_REG[20]
FREQ[21] => Oscill:Oscill_inst.FREQ_REG[21]
FREQ[22] => Oscill:Oscill_inst.FREQ_REG[22]
FREQ[23] => Oscill:Oscill_inst.FREQ_REG[23]
FREQ[24] => Oscill:Oscill_inst.FREQ_REG[24]
FREQ[25] => Oscill:Oscill_inst.FREQ_REG[25]
FREQ[26] => Oscill:Oscill_inst.FREQ_REG[26]
FREQ[27] => Oscill:Oscill_inst.FREQ_REG[27]
FREQ[28] => Oscill:Oscill_inst.FREQ_REG[28]
FREQ[29] => Oscill:Oscill_inst.FREQ_REG[29]
FREQ[30] => Oscill:Oscill_inst.FREQ_REG[30]
FREQ[31] => Oscill:Oscill_inst.FREQ_REG[31]
GATE => ADSR:ADSR_inst.GATE
BUSY <= ADSR:ADSR_inst.BUSY
TO_ADD[0] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[0]
TO_ADD[1] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[1]
TO_ADD[2] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[2]
TO_ADD[3] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[3]
TO_ADD[4] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[4]
TO_ADD[5] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[5]
TO_ADD[6] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[6]
TO_ADD[7] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[7]
TO_ADD[8] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[8]
TO_ADD[9] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[9]
TO_ADD[10] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[10]
TO_ADD[11] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[11]


|Main|Block1:BlockU1|Oscill:Oscill_inst
C => gen:Ugen.C
SINUS_OUT[0] <= FROM_MEMORY[0].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[1] <= FROM_MEMORY[1].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[2] <= FROM_MEMORY[2].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[3] <= FROM_MEMORY[3].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[4] <= FROM_MEMORY[4].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[5] <= FROM_MEMORY[5].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[6] <= FROM_MEMORY[6].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[7] <= FROM_MEMORY[7].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[8] <= FROM_MEMORY[8].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[9] <= FROM_MEMORY[9].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[10] <= FROM_MEMORY[10].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[11] <= FROM_MEMORY[11].DB_MAX_OUTPUT_PORT_TYPE
MEANDR_OUT[0] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[1] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[2] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[3] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[4] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[5] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[6] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[7] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[8] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[9] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[10] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[11] <= gen:Ugen.SIG_MEANDR
SAW_OUT[0] <= gen:Ugen.SIG_SAW[0]
SAW_OUT[1] <= gen:Ugen.SIG_SAW[1]
SAW_OUT[2] <= gen:Ugen.SIG_SAW[2]
SAW_OUT[3] <= gen:Ugen.SIG_SAW[3]
SAW_OUT[4] <= gen:Ugen.SIG_SAW[4]
SAW_OUT[5] <= gen:Ugen.SIG_SAW[5]
SAW_OUT[6] <= gen:Ugen.SIG_SAW[6]
SAW_OUT[7] <= gen:Ugen.SIG_SAW[7]
SAW_OUT[8] <= gen:Ugen.SIG_SAW[8]
SAW_OUT[9] <= gen:Ugen.SIG_SAW[9]
SAW_OUT[10] <= gen:Ugen.SIG_SAW[10]
SAW_OUT[11] <= gen:Ugen.SIG_SAW[11]
ADDRESS_OUT[0] <= gen:Ugen.ADDR_SIN[0]
ADDRESS_OUT[1] <= gen:Ugen.ADDR_SIN[1]
ADDRESS_OUT[2] <= gen:Ugen.ADDR_SIN[2]
ADDRESS_OUT[3] <= gen:Ugen.ADDR_SIN[3]
ADDRESS_OUT[4] <= gen:Ugen.ADDR_SIN[4]
ADDRESS_OUT[5] <= gen:Ugen.ADDR_SIN[5]
ADDRESS_OUT[6] <= gen:Ugen.ADDR_SIN[6]
ADDRESS_OUT[7] <= gen:Ugen.ADDR_SIN[7]
ADDRESS_OUT[8] <= gen:Ugen.ADDR_SIN[8]
ADDRESS_OUT[9] <= gen:Ugen.ADDR_SIN[9]
ADDRESS_OUT[10] <= gen:Ugen.ADDR_SIN[10]
ADDRESS_OUT[11] <= gen:Ugen.ADDR_SIN[11]
FROM_MEMORY[0] => SINUS_OUT[0].DATAIN
FROM_MEMORY[1] => SINUS_OUT[1].DATAIN
FROM_MEMORY[2] => SINUS_OUT[2].DATAIN
FROM_MEMORY[3] => SINUS_OUT[3].DATAIN
FROM_MEMORY[4] => SINUS_OUT[4].DATAIN
FROM_MEMORY[5] => SINUS_OUT[5].DATAIN
FROM_MEMORY[6] => SINUS_OUT[6].DATAIN
FROM_MEMORY[7] => SINUS_OUT[7].DATAIN
FROM_MEMORY[8] => SINUS_OUT[8].DATAIN
FROM_MEMORY[9] => SINUS_OUT[9].DATAIN
FROM_MEMORY[10] => SINUS_OUT[10].DATAIN
FROM_MEMORY[11] => SINUS_OUT[11].DATAIN
FREQ_REG[0] => gen:Ugen.FREQ_REG[0]
FREQ_REG[1] => gen:Ugen.FREQ_REG[1]
FREQ_REG[2] => gen:Ugen.FREQ_REG[2]
FREQ_REG[3] => gen:Ugen.FREQ_REG[3]
FREQ_REG[4] => gen:Ugen.FREQ_REG[4]
FREQ_REG[5] => gen:Ugen.FREQ_REG[5]
FREQ_REG[6] => gen:Ugen.FREQ_REG[6]
FREQ_REG[7] => gen:Ugen.FREQ_REG[7]
FREQ_REG[8] => gen:Ugen.FREQ_REG[8]
FREQ_REG[9] => gen:Ugen.FREQ_REG[9]
FREQ_REG[10] => gen:Ugen.FREQ_REG[10]
FREQ_REG[11] => gen:Ugen.FREQ_REG[11]
FREQ_REG[12] => gen:Ugen.FREQ_REG[12]
FREQ_REG[13] => gen:Ugen.FREQ_REG[13]
FREQ_REG[14] => gen:Ugen.FREQ_REG[14]
FREQ_REG[15] => gen:Ugen.FREQ_REG[15]
FREQ_REG[16] => gen:Ugen.FREQ_REG[16]
FREQ_REG[17] => gen:Ugen.FREQ_REG[17]
FREQ_REG[18] => gen:Ugen.FREQ_REG[18]
FREQ_REG[19] => gen:Ugen.FREQ_REG[19]
FREQ_REG[20] => gen:Ugen.FREQ_REG[20]
FREQ_REG[21] => gen:Ugen.FREQ_REG[21]
FREQ_REG[22] => gen:Ugen.FREQ_REG[22]
FREQ_REG[23] => gen:Ugen.FREQ_REG[23]
FREQ_REG[24] => gen:Ugen.FREQ_REG[24]
FREQ_REG[25] => gen:Ugen.FREQ_REG[25]
FREQ_REG[26] => gen:Ugen.FREQ_REG[26]
FREQ_REG[27] => gen:Ugen.FREQ_REG[27]
FREQ_REG[28] => gen:Ugen.FREQ_REG[28]
FREQ_REG[29] => gen:Ugen.FREQ_REG[29]
FREQ_REG[30] => gen:Ugen.FREQ_REG[30]
FREQ_REG[31] => gen:Ugen.FREQ_REG[31]


|Main|Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen
C => acc[0].CLK
C => acc[1].CLK
C => acc[2].CLK
C => acc[3].CLK
C => acc[4].CLK
C => acc[5].CLK
C => acc[6].CLK
C => acc[7].CLK
C => acc[8].CLK
C => acc[9].CLK
C => acc[10].CLK
C => acc[11].CLK
C => acc[12].CLK
C => acc[13].CLK
C => acc[14].CLK
C => acc[15].CLK
C => acc[16].CLK
C => acc[17].CLK
C => acc[18].CLK
C => acc[19].CLK
C => acc[20].CLK
C => acc[21].CLK
C => acc[22].CLK
C => acc[23].CLK
C => acc[24].CLK
C => acc[25].CLK
C => acc[26].CLK
C => acc[27].CLK
C => acc[28].CLK
C => acc[29].CLK
C => acc[30].CLK
C => acc[31].CLK
Freq_reg[0] => Add0.IN32
Freq_reg[1] => Add0.IN31
Freq_reg[2] => Add0.IN30
Freq_reg[3] => Add0.IN29
Freq_reg[4] => Add0.IN28
Freq_reg[5] => Add0.IN27
Freq_reg[6] => Add0.IN26
Freq_reg[7] => Add0.IN25
Freq_reg[8] => Add0.IN24
Freq_reg[9] => Add0.IN23
Freq_reg[10] => Add0.IN22
Freq_reg[11] => Add0.IN21
Freq_reg[12] => Add0.IN20
Freq_reg[13] => Add0.IN19
Freq_reg[14] => Add0.IN18
Freq_reg[15] => Add0.IN17
Freq_reg[16] => Add0.IN16
Freq_reg[17] => Add0.IN15
Freq_reg[18] => Add0.IN14
Freq_reg[19] => Add0.IN13
Freq_reg[20] => Add0.IN12
Freq_reg[21] => Add0.IN11
Freq_reg[22] => Add0.IN10
Freq_reg[23] => Add0.IN9
Freq_reg[24] => Add0.IN8
Freq_reg[25] => Add0.IN7
Freq_reg[26] => Add0.IN6
Freq_reg[27] => Add0.IN5
Freq_reg[28] => Add0.IN4
Freq_reg[29] => Add0.IN3
Freq_reg[30] => Add0.IN2
Freq_reg[31] => Add0.IN1
ADDR_SIN[0] <= acc[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[1] <= acc[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[2] <= acc[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[3] <= acc[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[4] <= acc[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[5] <= acc[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[6] <= acc[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[7] <= acc[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[8] <= acc[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[9] <= acc[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[10] <= acc[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[11] <= acc[31].DB_MAX_OUTPUT_PORT_TYPE
SIG_MEANDR <= acc[31].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[0] <= acc[20].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[1] <= acc[21].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[2] <= acc[22].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[3] <= acc[23].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[4] <= acc[24].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[5] <= acc[25].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[6] <= acc[26].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[7] <= acc[27].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[8] <= acc[28].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[9] <= acc[29].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[10] <= acc[30].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[11] <= acc[31].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst
clock => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.clock
dataa[0] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[0]
dataa[1] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[1]
dataa[2] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[2]
dataa[3] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[3]
dataa[4] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[4]
dataa[5] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[5]
dataa[6] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[6]
dataa[7] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[7]
dataa[8] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[8]
dataa[9] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[9]
dataa[10] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[10]
dataa[11] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[11]
result[0] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[0]
result[1] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[1]
result[2] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[2]
result[3] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[3]
result[4] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[4]
result[5] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[5]
result[6] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[6]
result[7] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[7]
result[8] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[8]
result[9] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[9]
result[10] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[10]
result[11] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[11]
result[12] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[12]
result[13] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[13]
result[14] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[14]
result[15] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[15]
result[16] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[16]
result[17] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[17]
result[18] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[18]
result[19] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[19]
result[20] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[20]
result[21] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[21]
result[22] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[22]
result[23] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[23]
result[24] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[24]
result[25] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[25]
result[26] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[26]
result[27] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[27]
result[28] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[28]
result[29] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[29]
result[30] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[30]
result[31] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[31]


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component
clock => CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5.clock
clock => sign_int_a_reg5.CLK
clock => sign_int_a_reg4.CLK
clock => sign_int_a_reg3.CLK
clock => sign_int_a_reg2.CLK
clock => sign_int_a_reg1.CLK
clock => result_reg[0].CLK
clock => result_reg[1].CLK
clock => result_reg[2].CLK
clock => result_reg[3].CLK
clock => result_reg[4].CLK
clock => result_reg[5].CLK
clock => result_reg[6].CLK
clock => result_reg[7].CLK
clock => result_reg[8].CLK
clock => result_reg[9].CLK
clock => result_reg[10].CLK
clock => result_reg[11].CLK
clock => result_reg[12].CLK
clock => result_reg[13].CLK
clock => result_reg[14].CLK
clock => result_reg[15].CLK
clock => result_reg[16].CLK
clock => result_reg[17].CLK
clock => result_reg[18].CLK
clock => result_reg[19].CLK
clock => result_reg[20].CLK
clock => result_reg[21].CLK
clock => result_reg[22].CLK
clock => result_reg[23].CLK
clock => result_reg[24].CLK
clock => result_reg[25].CLK
clock => result_reg[26].CLK
clock => result_reg[27].CLK
clock => result_reg[28].CLK
clock => result_reg[29].CLK
clock => result_reg[30].CLK
clock => result_reg[31].CLK
clock => priority_encoder_reg[0].CLK
clock => priority_encoder_reg[1].CLK
clock => priority_encoder_reg[2].CLK
clock => priority_encoder_reg[3].CLK
clock => mantissa_pre_round_reg[0].CLK
clock => mantissa_pre_round_reg[1].CLK
clock => mantissa_pre_round_reg[2].CLK
clock => mantissa_pre_round_reg[3].CLK
clock => mantissa_pre_round_reg[4].CLK
clock => mantissa_pre_round_reg[5].CLK
clock => mantissa_pre_round_reg[6].CLK
clock => mantissa_pre_round_reg[7].CLK
clock => mantissa_pre_round_reg[8].CLK
clock => mantissa_pre_round_reg[9].CLK
clock => mantissa_pre_round_reg[10].CLK
clock => mantissa_pre_round_reg[11].CLK
clock => mantissa_pre_round_reg[12].CLK
clock => mantissa_pre_round_reg[13].CLK
clock => mantissa_pre_round_reg[14].CLK
clock => mantissa_pre_round_reg[15].CLK
clock => mantissa_pre_round_reg[16].CLK
clock => mantissa_pre_round_reg[17].CLK
clock => mantissa_pre_round_reg[18].CLK
clock => mantissa_pre_round_reg[19].CLK
clock => mantissa_pre_round_reg[20].CLK
clock => mantissa_pre_round_reg[21].CLK
clock => mantissa_pre_round_reg[22].CLK
clock => mag_int_a_reg2[0].CLK
clock => mag_int_a_reg2[1].CLK
clock => mag_int_a_reg2[2].CLK
clock => mag_int_a_reg2[3].CLK
clock => mag_int_a_reg2[4].CLK
clock => mag_int_a_reg2[5].CLK
clock => mag_int_a_reg2[6].CLK
clock => mag_int_a_reg2[7].CLK
clock => mag_int_a_reg2[8].CLK
clock => mag_int_a_reg2[9].CLK
clock => mag_int_a_reg2[10].CLK
clock => mag_int_a_reg[0].CLK
clock => mag_int_a_reg[1].CLK
clock => mag_int_a_reg[2].CLK
clock => mag_int_a_reg[3].CLK
clock => mag_int_a_reg[4].CLK
clock => mag_int_a_reg[5].CLK
clock => mag_int_a_reg[6].CLK
clock => mag_int_a_reg[7].CLK
clock => mag_int_a_reg[8].CLK
clock => mag_int_a_reg[9].CLK
clock => mag_int_a_reg[10].CLK
clock => exponent_bus_pre_reg3[0].CLK
clock => exponent_bus_pre_reg3[1].CLK
clock => exponent_bus_pre_reg3[2].CLK
clock => exponent_bus_pre_reg3[3].CLK
clock => exponent_bus_pre_reg3[4].CLK
clock => exponent_bus_pre_reg3[5].CLK
clock => exponent_bus_pre_reg3[6].CLK
clock => exponent_bus_pre_reg3[7].CLK
clock => exponent_bus_pre_reg2[0].CLK
clock => exponent_bus_pre_reg2[1].CLK
clock => exponent_bus_pre_reg2[2].CLK
clock => exponent_bus_pre_reg2[3].CLK
clock => exponent_bus_pre_reg2[4].CLK
clock => exponent_bus_pre_reg2[5].CLK
clock => exponent_bus_pre_reg2[6].CLK
clock => exponent_bus_pre_reg2[7].CLK
clock => exponent_bus_pre_reg[0].CLK
clock => exponent_bus_pre_reg[1].CLK
clock => exponent_bus_pre_reg[2].CLK
clock => exponent_bus_pre_reg[3].CLK
clock => exponent_bus_pre_reg[4].CLK
clock => exponent_bus_pre_reg[5].CLK
clock => exponent_bus_pre_reg[6].CLK
clock => exponent_bus_pre_reg[7].CLK
dataa[0] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN0
dataa[0] => lpm_add_sub:add_sub1.dataa[0]
dataa[1] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN0
dataa[1] => lpm_add_sub:add_sub1.dataa[1]
dataa[2] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN0
dataa[2] => lpm_add_sub:add_sub1.dataa[2]
dataa[3] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN0
dataa[3] => lpm_add_sub:add_sub1.dataa[3]
dataa[4] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN0
dataa[4] => lpm_add_sub:add_sub1.dataa[4]
dataa[5] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN0
dataa[5] => lpm_add_sub:add_sub1.dataa[5]
dataa[6] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN0
dataa[6] => lpm_add_sub:add_sub1.dataa[6]
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN0
dataa[7] => lpm_add_sub:add_sub1.dataa[7]
dataa[8] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN0
dataa[8] => lpm_add_sub:add_sub1.dataa[8]
dataa[9] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN0
dataa[9] => lpm_add_sub:add_sub1.dataa[9]
dataa[10] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN0
dataa[10] => lpm_add_sub:add_sub1.dataa[10]
dataa[11] => wire_w_lg_sign_int_a4w[0].IN1
dataa[11] => wire_w_lg_sign_int_a4w[1].IN1
dataa[11] => wire_w_lg_sign_int_a4w[2].IN1
dataa[11] => wire_w_lg_sign_int_a4w[3].IN1
dataa[11] => wire_w_lg_sign_int_a4w[4].IN1
dataa[11] => wire_w_lg_sign_int_a4w[5].IN1
dataa[11] => wire_w_lg_sign_int_a4w[6].IN1
dataa[11] => wire_w_lg_sign_int_a4w[7].IN1
dataa[11] => wire_w_lg_sign_int_a4w[8].IN1
dataa[11] => wire_w_lg_sign_int_a4w[9].IN1
dataa[11] => wire_w_lg_sign_int_a4w[10].IN1
dataa[11] => sign_int_a_reg1.DATAIN
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN1
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5
aclr => sel_pipec3r1d.ACLR
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec3r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec2r1d.ENA
clock => sel_pipec3r1d.CLK
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[0].IN0
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[1].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[2].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[1].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[3].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[2].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[4].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[3].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[5].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[4].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[6].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[5].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[7].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[6].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[8].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[7].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[9].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[8].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[10].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[9].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[11].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[10].IN0
data[11] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[11].IN0
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[0].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[11].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[0].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[1].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[11].IN1
distance[2] => sel_pipec2r1d.DATAIN
distance[3] => sel_pipec3r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[4]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[5]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[6]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[7]
data[8] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[0]
data[9] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[1]
data[10] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[2]
data[11] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[3]
data[12] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[4]
data[13] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[5]
data[14] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[6]
data[15] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[7]
q[0] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.zero


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[0]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[1]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[2]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[3]
q[0] <= wire_altpriority_encoder9_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder9_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.zero


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.data[1]
q[0] <= wire_altpriority_encoder11_w_lg_w_lg_zero151w152w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.zero


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[0]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[1]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[2]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[3]
q[0] <= wire_altpriority_encoder15_w_lg_w_lg_zero179w180w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder15_w_lg_w_lg_zero179w180w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_43j:auto_generated.dataa[0]
dataa[1] => add_sub_43j:auto_generated.dataa[1]
dataa[2] => add_sub_43j:auto_generated.dataa[2]
dataa[3] => add_sub_43j:auto_generated.dataa[3]
dataa[4] => add_sub_43j:auto_generated.dataa[4]
dataa[5] => add_sub_43j:auto_generated.dataa[5]
dataa[6] => add_sub_43j:auto_generated.dataa[6]
dataa[7] => add_sub_43j:auto_generated.dataa[7]
dataa[8] => add_sub_43j:auto_generated.dataa[8]
dataa[9] => add_sub_43j:auto_generated.dataa[9]
dataa[10] => add_sub_43j:auto_generated.dataa[10]
datab[0] => add_sub_43j:auto_generated.datab[0]
datab[1] => add_sub_43j:auto_generated.datab[1]
datab[2] => add_sub_43j:auto_generated.datab[2]
datab[3] => add_sub_43j:auto_generated.datab[3]
datab[4] => add_sub_43j:auto_generated.datab[4]
datab[5] => add_sub_43j:auto_generated.datab[5]
datab[6] => add_sub_43j:auto_generated.datab[6]
datab[7] => add_sub_43j:auto_generated.datab[7]
datab[8] => add_sub_43j:auto_generated.datab[8]
datab[9] => add_sub_43j:auto_generated.datab[9]
datab[10] => add_sub_43j:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_43j:auto_generated.result[0]
result[1] <= add_sub_43j:auto_generated.result[1]
result[2] <= add_sub_43j:auto_generated.result[2]
result[3] <= add_sub_43j:auto_generated.result[3]
result[4] <= add_sub_43j:auto_generated.result[4]
result[5] <= add_sub_43j:auto_generated.result[5]
result[6] <= add_sub_43j:auto_generated.result[6]
result[7] <= add_sub_43j:auto_generated.result[7]
result[8] <= add_sub_43j:auto_generated.result[8]
result[9] <= add_sub_43j:auto_generated.result[9]
result[10] <= add_sub_43j:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub1|add_sub_43j:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_r2j:auto_generated.dataa[0]
dataa[1] => add_sub_r2j:auto_generated.dataa[1]
dataa[2] => add_sub_r2j:auto_generated.dataa[2]
dataa[3] => add_sub_r2j:auto_generated.dataa[3]
dataa[4] => add_sub_r2j:auto_generated.dataa[4]
dataa[5] => add_sub_r2j:auto_generated.dataa[5]
dataa[6] => add_sub_r2j:auto_generated.dataa[6]
dataa[7] => add_sub_r2j:auto_generated.dataa[7]
datab[0] => add_sub_r2j:auto_generated.datab[0]
datab[1] => add_sub_r2j:auto_generated.datab[1]
datab[2] => add_sub_r2j:auto_generated.datab[2]
datab[3] => add_sub_r2j:auto_generated.datab[3]
datab[4] => add_sub_r2j:auto_generated.datab[4]
datab[5] => add_sub_r2j:auto_generated.datab[5]
datab[6] => add_sub_r2j:auto_generated.datab[6]
datab[7] => add_sub_r2j:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r2j:auto_generated.result[0]
result[1] <= add_sub_r2j:auto_generated.result[1]
result[2] <= add_sub_r2j:auto_generated.result[2]
result[3] <= add_sub_r2j:auto_generated.result[3]
result[4] <= add_sub_r2j:auto_generated.result[4]
result[5] <= add_sub_r2j:auto_generated.result[5]
result[6] <= add_sub_r2j:auto_generated.result[6]
result[7] <= add_sub_r2j:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub3|add_sub_r2j:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_compare:cmpr4
dataa[0] => cmpr_h2i:auto_generated.dataa[0]
dataa[1] => cmpr_h2i:auto_generated.dataa[1]
dataa[2] => cmpr_h2i:auto_generated.dataa[2]
dataa[3] => cmpr_h2i:auto_generated.dataa[3]
dataa[4] => cmpr_h2i:auto_generated.dataa[4]
dataa[5] => cmpr_h2i:auto_generated.dataa[5]
dataa[6] => cmpr_h2i:auto_generated.dataa[6]
dataa[7] => cmpr_h2i:auto_generated.dataa[7]
datab[0] => cmpr_h2i:auto_generated.datab[0]
datab[1] => cmpr_h2i:auto_generated.datab[1]
datab[2] => cmpr_h2i:auto_generated.datab[2]
datab[3] => cmpr_h2i:auto_generated.datab[3]
datab[4] => cmpr_h2i:auto_generated.datab[4]
datab[5] => cmpr_h2i:auto_generated.datab[5]
datab[6] => cmpr_h2i:auto_generated.datab[6]
datab[7] => cmpr_h2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_h2i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_compare:cmpr4|cmpr_h2i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|Main|Block1:BlockU1|MUL:MUL_inst
clock => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.clock
dataa[0] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[0]
dataa[1] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[1]
dataa[2] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[2]
dataa[3] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[3]
dataa[4] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[4]
dataa[5] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[5]
dataa[6] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[6]
dataa[7] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[7]
dataa[8] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[8]
dataa[9] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[9]
dataa[10] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[10]
dataa[11] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[11]
dataa[12] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[12]
dataa[13] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[13]
dataa[14] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[14]
dataa[15] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[15]
dataa[16] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[16]
dataa[17] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[17]
dataa[18] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[18]
dataa[19] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[19]
dataa[20] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[20]
dataa[21] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[21]
dataa[22] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[22]
dataa[23] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[23]
dataa[24] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[24]
dataa[25] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[25]
dataa[26] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[26]
dataa[27] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[27]
dataa[28] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[28]
dataa[29] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[29]
dataa[30] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[30]
dataa[31] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[31]
datab[0] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[0]
datab[1] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[1]
datab[2] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[2]
datab[3] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[3]
datab[4] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[4]
datab[5] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[5]
datab[6] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[6]
datab[7] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[7]
datab[8] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[8]
datab[9] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[9]
datab[10] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[10]
datab[11] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[11]
datab[12] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[12]
datab[13] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[13]
datab[14] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[14]
datab[15] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[15]
datab[16] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[16]
datab[17] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[17]
datab[18] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[18]
datab[19] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[19]
datab[20] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[20]
datab[21] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[21]
datab[22] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[22]
datab[23] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[23]
datab[24] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[24]
datab[25] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[25]
datab[26] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[26]
datab[27] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[27]
datab[28] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[28]
datab[29] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[29]
datab[30] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[30]
datab[31] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[31]
result[0] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[0]
result[1] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[1]
result[2] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[2]
result[3] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[3]
result[4] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[4]
result[5] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[5]
result[6] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[6]
result[7] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[7]
result[8] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[8]
result[9] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[9]
result[10] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[10]
result[11] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[11]
result[12] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[12]
result[13] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[13]
result[14] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[14]
result[15] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[15]
result[16] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[16]
result[17] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[17]
result[18] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[18]
result[19] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[19]
result[20] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[20]
result[21] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[21]
result[22] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[22]
result[23] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[23]
result[24] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[24]
result[25] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[25]
result[26] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[26]
result[27] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[27]
result[28] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[28]
result[29] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[29]
result[30] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[30]
result[31] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[31]
zero <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.zero


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component
clock => lpm_add_sub:exp_add_adder.clock
clock => zero_ff.CLK
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_ff.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|Main|Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst
clock => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.clock
dataa[0] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[0]
dataa[1] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[1]
dataa[2] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[2]
dataa[3] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[3]
dataa[4] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[4]
dataa[5] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[5]
dataa[6] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[6]
dataa[7] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[7]
dataa[8] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[8]
dataa[9] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[9]
dataa[10] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[10]
dataa[11] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[11]
dataa[12] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[12]
dataa[13] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[13]
dataa[14] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[14]
dataa[15] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[15]
dataa[16] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[16]
dataa[17] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[17]
dataa[18] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[18]
dataa[19] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[19]
dataa[20] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[20]
dataa[21] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[21]
dataa[22] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[22]
dataa[23] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[23]
dataa[24] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[24]
dataa[25] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[25]
dataa[26] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[26]
dataa[27] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[27]
dataa[28] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[28]
dataa[29] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[29]
dataa[30] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[30]
dataa[31] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[31]
result[0] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[0]
result[1] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[1]
result[2] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[2]
result[3] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[3]
result[4] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[4]
result[5] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[5]
result[6] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[6]
result[7] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[7]
result[8] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[8]
result[9] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[9]
result[10] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[10]
result[11] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[11]


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component
clock => CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6.clock
clock => sign_input_reg4.CLK
clock => sign_input_reg3.CLK
clock => sign_input_reg2.CLK
clock => sign_input_reg1.CLK
clock => power2_value_reg[0].CLK
clock => power2_value_reg[1].CLK
clock => power2_value_reg[2].CLK
clock => power2_value_reg[3].CLK
clock => power2_value_reg[4].CLK
clock => power2_value_reg[5].CLK
clock => max_shift_reg.CLK
clock => max_shift_exceeder_reg.CLK
clock => mantissa_input_reg[0].CLK
clock => mantissa_input_reg[1].CLK
clock => mantissa_input_reg[2].CLK
clock => mantissa_input_reg[3].CLK
clock => mantissa_input_reg[4].CLK
clock => mantissa_input_reg[5].CLK
clock => mantissa_input_reg[6].CLK
clock => mantissa_input_reg[7].CLK
clock => mantissa_input_reg[8].CLK
clock => mantissa_input_reg[9].CLK
clock => mantissa_input_reg[10].CLK
clock => mantissa_input_reg[11].CLK
clock => mantissa_input_reg[12].CLK
clock => mantissa_input_reg[13].CLK
clock => mantissa_input_reg[14].CLK
clock => mantissa_input_reg[15].CLK
clock => mantissa_input_reg[16].CLK
clock => mantissa_input_reg[17].CLK
clock => mantissa_input_reg[18].CLK
clock => mantissa_input_reg[19].CLK
clock => mantissa_input_reg[20].CLK
clock => mantissa_input_reg[21].CLK
clock => mantissa_input_reg[22].CLK
clock => man_or_reg4.CLK
clock => man_or_reg3.CLK
clock => man_or_reg2.CLK
clock => man_or2_reg1.CLK
clock => man_or1_reg1.CLK
clock => lowest_int_sel_reg.CLK
clock => integer_rounded_reg[0].CLK
clock => integer_rounded_reg[1].CLK
clock => integer_rounded_reg[2].CLK
clock => integer_rounded_reg[3].CLK
clock => integer_rounded_reg[4].CLK
clock => integer_rounded_reg[5].CLK
clock => integer_rounded_reg[6].CLK
clock => integer_rounded_reg[7].CLK
clock => integer_rounded_reg[8].CLK
clock => integer_rounded_reg[9].CLK
clock => integer_rounded_reg[10].CLK
clock => integer_result_reg[0].CLK
clock => integer_result_reg[1].CLK
clock => integer_result_reg[2].CLK
clock => integer_result_reg[3].CLK
clock => integer_result_reg[4].CLK
clock => integer_result_reg[5].CLK
clock => integer_result_reg[6].CLK
clock => integer_result_reg[7].CLK
clock => integer_result_reg[8].CLK
clock => integer_result_reg[9].CLK
clock => integer_result_reg[10].CLK
clock => integer_result_reg[11].CLK
clock => int_or_reg3.CLK
clock => int_or_reg2.CLK
clock => int_or1_reg1.CLK
clock => exp_or_reg4.CLK
clock => exp_or_reg3.CLK
clock => exp_or_reg2.CLK
clock => exp_or_reg1.CLK
clock => exp_and_reg4.CLK
clock => exp_and_reg3.CLK
clock => exp_and_reg2.CLK
clock => exp_and_reg1.CLK
clock => exceed_upper_limit_reg4.CLK
clock => exceed_upper_limit_reg3.CLK
clock => exceed_upper_limit_reg2.CLK
clock => exceed_upper_limit_reg1.CLK
clock => equal_upper_limit_reg3.CLK
clock => equal_upper_limit_reg2.CLK
clock => equal_upper_limit_reg1.CLK
clock => dataa_reg[0].CLK
clock => dataa_reg[1].CLK
clock => dataa_reg[2].CLK
clock => dataa_reg[3].CLK
clock => dataa_reg[4].CLK
clock => dataa_reg[5].CLK
clock => dataa_reg[6].CLK
clock => dataa_reg[7].CLK
clock => dataa_reg[8].CLK
clock => dataa_reg[9].CLK
clock => dataa_reg[10].CLK
clock => dataa_reg[11].CLK
clock => dataa_reg[12].CLK
clock => dataa_reg[13].CLK
clock => dataa_reg[14].CLK
clock => dataa_reg[15].CLK
clock => dataa_reg[16].CLK
clock => dataa_reg[17].CLK
clock => dataa_reg[18].CLK
clock => dataa_reg[19].CLK
clock => dataa_reg[20].CLK
clock => dataa_reg[21].CLK
clock => dataa_reg[22].CLK
clock => dataa_reg[23].CLK
clock => dataa_reg[24].CLK
clock => dataa_reg[25].CLK
clock => dataa_reg[26].CLK
clock => dataa_reg[27].CLK
clock => dataa_reg[28].CLK
clock => dataa_reg[29].CLK
clock => dataa_reg[30].CLK
clock => dataa_reg[31].CLK
clock => below_lower_limit2_reg4.CLK
clock => below_lower_limit2_reg3.CLK
clock => below_lower_limit2_reg2.CLK
clock => below_lower_limit2_reg1.CLK
clock => below_lower_limit1_reg3.CLK
clock => below_lower_limit1_reg2.CLK
clock => below_lower_limit1_reg1.CLK
clock => added_power2_reg[0].CLK
clock => added_power2_reg[1].CLK
clock => added_power2_reg[2].CLK
clock => added_power2_reg[3].CLK
clock => added_power2_reg[4].CLK
clock => added_power2_reg[5].CLK
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg[23].DATAIN
dataa[24] => dataa_reg[24].DATAIN
dataa[25] => dataa_reg[25].DATAIN
dataa[26] => dataa_reg[26].DATAIN
dataa[27] => dataa_reg[27].DATAIN
dataa[28] => dataa_reg[28].DATAIN
dataa[29] => dataa_reg[29].DATAIN
dataa[30] => dataa_reg[30].DATAIN
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec5r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[0].IN0
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[1].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[2].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[1].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[3].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[2].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[4].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[3].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[5].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[4].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[6].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[5].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[7].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[6].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[8].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[7].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[9].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[8].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[10].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[9].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[11].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[10].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[12].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[11].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[13].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[12].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[14].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[13].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[15].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[14].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[16].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[15].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[17].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[16].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[18].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[17].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[19].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[18].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[20].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[19].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[21].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[20].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[22].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[21].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[23].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[22].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[24].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[23].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[25].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[24].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[26].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[25].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[27].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[26].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[28].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[27].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[29].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[28].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[30].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[29].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[31].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[30].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[32].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[31].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[33].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[32].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[33].IN0
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[0].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[0].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[1].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[0].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[1].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[2].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[3].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[33].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_r2j:auto_generated.dataa[0]
dataa[1] => add_sub_r2j:auto_generated.dataa[1]
dataa[2] => add_sub_r2j:auto_generated.dataa[2]
dataa[3] => add_sub_r2j:auto_generated.dataa[3]
dataa[4] => add_sub_r2j:auto_generated.dataa[4]
dataa[5] => add_sub_r2j:auto_generated.dataa[5]
dataa[6] => add_sub_r2j:auto_generated.dataa[6]
dataa[7] => add_sub_r2j:auto_generated.dataa[7]
datab[0] => add_sub_r2j:auto_generated.datab[0]
datab[1] => add_sub_r2j:auto_generated.datab[1]
datab[2] => add_sub_r2j:auto_generated.datab[2]
datab[3] => add_sub_r2j:auto_generated.datab[3]
datab[4] => add_sub_r2j:auto_generated.datab[4]
datab[5] => add_sub_r2j:auto_generated.datab[5]
datab[6] => add_sub_r2j:auto_generated.datab[6]
datab[7] => add_sub_r2j:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r2j:auto_generated.result[0]
result[1] <= add_sub_r2j:auto_generated.result[1]
result[2] <= add_sub_r2j:auto_generated.result[2]
result[3] <= add_sub_r2j:auto_generated.result[3]
result[4] <= add_sub_r2j:auto_generated.result[4]
result[5] <= add_sub_r2j:auto_generated.result[5]
result[6] <= add_sub_r2j:auto_generated.result[6]
result[7] <= add_sub_r2j:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub4|add_sub_r2j:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_o1j:auto_generated.dataa[0]
dataa[1] => add_sub_o1j:auto_generated.dataa[1]
dataa[2] => add_sub_o1j:auto_generated.dataa[2]
dataa[3] => add_sub_o1j:auto_generated.dataa[3]
dataa[4] => add_sub_o1j:auto_generated.dataa[4]
dataa[5] => add_sub_o1j:auto_generated.dataa[5]
datab[0] => add_sub_o1j:auto_generated.datab[0]
datab[1] => add_sub_o1j:auto_generated.datab[1]
datab[2] => add_sub_o1j:auto_generated.datab[2]
datab[3] => add_sub_o1j:auto_generated.datab[3]
datab[4] => add_sub_o1j:auto_generated.datab[4]
datab[5] => add_sub_o1j:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1j:auto_generated.result[0]
result[1] <= add_sub_o1j:auto_generated.result[1]
result[2] <= add_sub_o1j:auto_generated.result[2]
result[3] <= add_sub_o1j:auto_generated.result[3]
result[4] <= add_sub_o1j:auto_generated.result[4]
result[5] <= add_sub_o1j:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub5|add_sub_o1j:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_vhj:auto_generated.dataa[0]
dataa[1] => add_sub_vhj:auto_generated.dataa[1]
dataa[2] => add_sub_vhj:auto_generated.dataa[2]
dataa[3] => add_sub_vhj:auto_generated.dataa[3]
dataa[4] => add_sub_vhj:auto_generated.dataa[4]
dataa[5] => add_sub_vhj:auto_generated.dataa[5]
dataa[6] => add_sub_vhj:auto_generated.dataa[6]
dataa[7] => add_sub_vhj:auto_generated.dataa[7]
dataa[8] => add_sub_vhj:auto_generated.dataa[8]
dataa[9] => add_sub_vhj:auto_generated.dataa[9]
dataa[10] => add_sub_vhj:auto_generated.dataa[10]
datab[0] => add_sub_vhj:auto_generated.datab[0]
datab[1] => add_sub_vhj:auto_generated.datab[1]
datab[2] => add_sub_vhj:auto_generated.datab[2]
datab[3] => add_sub_vhj:auto_generated.datab[3]
datab[4] => add_sub_vhj:auto_generated.datab[4]
datab[5] => add_sub_vhj:auto_generated.datab[5]
datab[6] => add_sub_vhj:auto_generated.datab[6]
datab[7] => add_sub_vhj:auto_generated.datab[7]
datab[8] => add_sub_vhj:auto_generated.datab[8]
datab[9] => add_sub_vhj:auto_generated.datab[9]
datab[10] => add_sub_vhj:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vhj:auto_generated.result[0]
result[1] <= add_sub_vhj:auto_generated.result[1]
result[2] <= add_sub_vhj:auto_generated.result[2]
result[3] <= add_sub_vhj:auto_generated.result[3]
result[4] <= add_sub_vhj:auto_generated.result[4]
result[5] <= add_sub_vhj:auto_generated.result[5]
result[6] <= add_sub_vhj:auto_generated.result[6]
result[7] <= add_sub_vhj:auto_generated.result[7]
result[8] <= add_sub_vhj:auto_generated.result[8]
result[9] <= add_sub_vhj:auto_generated.result[9]
result[10] <= add_sub_vhj:auto_generated.result[10]
cout <= add_sub_vhj:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub7|add_sub_vhj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_igj:auto_generated.dataa[0]
dataa[1] => add_sub_igj:auto_generated.dataa[1]
dataa[2] => add_sub_igj:auto_generated.dataa[2]
dataa[3] => add_sub_igj:auto_generated.dataa[3]
dataa[4] => add_sub_igj:auto_generated.dataa[4]
datab[0] => add_sub_igj:auto_generated.datab[0]
datab[1] => add_sub_igj:auto_generated.datab[1]
datab[2] => add_sub_igj:auto_generated.datab[2]
datab[3] => add_sub_igj:auto_generated.datab[3]
datab[4] => add_sub_igj:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_igj:auto_generated.result[0]
result[1] <= add_sub_igj:auto_generated.result[1]
result[2] <= add_sub_igj:auto_generated.result[2]
result[3] <= add_sub_igj:auto_generated.result[3]
result[4] <= add_sub_igj:auto_generated.result[4]
cout <= add_sub_igj:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub8|add_sub_igj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_o1j:auto_generated.dataa[0]
dataa[1] => add_sub_o1j:auto_generated.dataa[1]
dataa[2] => add_sub_o1j:auto_generated.dataa[2]
dataa[3] => add_sub_o1j:auto_generated.dataa[3]
dataa[4] => add_sub_o1j:auto_generated.dataa[4]
dataa[5] => add_sub_o1j:auto_generated.dataa[5]
datab[0] => add_sub_o1j:auto_generated.datab[0]
datab[1] => add_sub_o1j:auto_generated.datab[1]
datab[2] => add_sub_o1j:auto_generated.datab[2]
datab[3] => add_sub_o1j:auto_generated.datab[3]
datab[4] => add_sub_o1j:auto_generated.datab[4]
datab[5] => add_sub_o1j:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1j:auto_generated.result[0]
result[1] <= add_sub_o1j:auto_generated.result[1]
result[2] <= add_sub_o1j:auto_generated.result[2]
result[3] <= add_sub_o1j:auto_generated.result[3]
result[4] <= add_sub_o1j:auto_generated.result[4]
result[5] <= add_sub_o1j:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub9|add_sub_o1j:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr1
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr1|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr2
dataa[0] => cmpr_a2i:auto_generated.dataa[0]
dataa[1] => cmpr_a2i:auto_generated.dataa[1]
dataa[2] => cmpr_a2i:auto_generated.dataa[2]
dataa[3] => cmpr_a2i:auto_generated.dataa[3]
dataa[4] => cmpr_a2i:auto_generated.dataa[4]
dataa[5] => cmpr_a2i:auto_generated.dataa[5]
dataa[6] => cmpr_a2i:auto_generated.dataa[6]
dataa[7] => cmpr_a2i:auto_generated.dataa[7]
datab[0] => cmpr_a2i:auto_generated.datab[0]
datab[1] => cmpr_a2i:auto_generated.datab[1]
datab[2] => cmpr_a2i:auto_generated.datab[2]
datab[3] => cmpr_a2i:auto_generated.datab[3]
datab[4] => cmpr_a2i:auto_generated.datab[4]
datab[5] => cmpr_a2i:auto_generated.datab[5]
datab[6] => cmpr_a2i:auto_generated.datab[6]
datab[7] => cmpr_a2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_a2i:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr2|cmpr_a2i:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr3
dataa[0] => cmpr_h2i:auto_generated.dataa[0]
dataa[1] => cmpr_h2i:auto_generated.dataa[1]
dataa[2] => cmpr_h2i:auto_generated.dataa[2]
dataa[3] => cmpr_h2i:auto_generated.dataa[3]
dataa[4] => cmpr_h2i:auto_generated.dataa[4]
dataa[5] => cmpr_h2i:auto_generated.dataa[5]
dataa[6] => cmpr_h2i:auto_generated.dataa[6]
dataa[7] => cmpr_h2i:auto_generated.dataa[7]
datab[0] => cmpr_h2i:auto_generated.datab[0]
datab[1] => cmpr_h2i:auto_generated.datab[1]
datab[2] => cmpr_h2i:auto_generated.datab[2]
datab[3] => cmpr_h2i:auto_generated.datab[3]
datab[4] => cmpr_h2i:auto_generated.datab[4]
datab[5] => cmpr_h2i:auto_generated.datab[5]
datab[6] => cmpr_h2i:auto_generated.datab[6]
datab[7] => cmpr_h2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_h2i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr3|cmpr_h2i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_b2i:auto_generated.dataa[0]
dataa[1] => cmpr_b2i:auto_generated.dataa[1]
dataa[2] => cmpr_b2i:auto_generated.dataa[2]
dataa[3] => cmpr_b2i:auto_generated.dataa[3]
dataa[4] => cmpr_b2i:auto_generated.dataa[4]
dataa[5] => cmpr_b2i:auto_generated.dataa[5]
datab[0] => cmpr_b2i:auto_generated.datab[0]
datab[1] => cmpr_b2i:auto_generated.datab[1]
datab[2] => cmpr_b2i:auto_generated.datab[2]
datab[3] => cmpr_b2i:auto_generated.datab[3]
datab[4] => cmpr_b2i:auto_generated.datab[4]
datab[5] => cmpr_b2i:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_b2i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:max_shift_compare|cmpr_b2i:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1


|Main|Block1:BlockU1|ADSR:ADSR_inst
C => ADDSUB:UADDSUB.clock
C => data1[0].CLK
C => data1[1].CLK
C => data1[2].CLK
C => data1[3].CLK
C => data1[4].CLK
C => data1[5].CLK
C => data1[6].CLK
C => data1[7].CLK
C => data1[8].CLK
C => data1[9].CLK
C => data1[10].CLK
C => data1[11].CLK
C => data1[12].CLK
C => data1[13].CLK
C => data1[14].CLK
C => data1[15].CLK
C => data1[16].CLK
C => data1[17].CLK
C => data1[18].CLK
C => data1[19].CLK
C => data1[20].CLK
C => data1[21].CLK
C => data1[22].CLK
C => data1[23].CLK
C => data1[24].CLK
C => data1[25].CLK
C => data1[26].CLK
C => data1[27].CLK
C => data1[28].CLK
C => data1[29].CLK
C => data1[30].CLK
C => data1[31].CLK
C => data2[0].CLK
C => data2[1].CLK
C => data2[2].CLK
C => data2[3].CLK
C => data2[4].CLK
C => data2[5].CLK
C => data2[6].CLK
C => data2[7].CLK
C => data2[8].CLK
C => data2[9].CLK
C => data2[10].CLK
C => data2[11].CLK
C => data2[12].CLK
C => data2[13].CLK
C => data2[14].CLK
C => data2[15].CLK
C => data2[16].CLK
C => data2[17].CLK
C => data2[18].CLK
C => data2[19].CLK
C => data2[20].CLK
C => data2[21].CLK
C => data2[22].CLK
C => data2[23].CLK
C => data2[24].CLK
C => data2[25].CLK
C => data2[26].CLK
C => data2[27].CLK
C => data2[28].CLK
C => data2[29].CLK
C => data2[30].CLK
C => data2[31].CLK
C => FP[0]~reg0.CLK
C => FP[1]~reg0.CLK
C => FP[2]~reg0.CLK
C => FP[3]~reg0.CLK
C => FP[4]~reg0.CLK
C => FP[5]~reg0.CLK
C => FP[6]~reg0.CLK
C => FP[7]~reg0.CLK
C => FP[8]~reg0.CLK
C => FP[9]~reg0.CLK
C => FP[10]~reg0.CLK
C => FP[11]~reg0.CLK
C => FP[12]~reg0.CLK
C => FP[13]~reg0.CLK
C => FP[14]~reg0.CLK
C => FP[15]~reg0.CLK
C => FP[16]~reg0.CLK
C => FP[17]~reg0.CLK
C => FP[18]~reg0.CLK
C => FP[19]~reg0.CLK
C => FP[20]~reg0.CLK
C => FP[21]~reg0.CLK
C => FP[22]~reg0.CLK
C => FP[23]~reg0.CLK
C => FP[24]~reg0.CLK
C => FP[25]~reg0.CLK
C => FP[26]~reg0.CLK
C => FP[27]~reg0.CLK
C => FP[28]~reg0.CLK
C => FP[29]~reg0.CLK
C => FP[30]~reg0.CLK
C => FP[31]~reg0.CLK
C => add_sub.CLK
C => timer:UTIMER.C
R => timer:UTIMER.R
GATE => timer:UTIMER.GATE
BUSY <= timer:UTIMER.BUSY
ATTACK_TIME[0] => timer:UTIMER.ATTACK_TIME[0]
ATTACK_TIME[1] => timer:UTIMER.ATTACK_TIME[1]
ATTACK_TIME[2] => timer:UTIMER.ATTACK_TIME[2]
ATTACK_TIME[3] => timer:UTIMER.ATTACK_TIME[3]
ATTACK_TIME[4] => timer:UTIMER.ATTACK_TIME[4]
ATTACK_TIME[5] => timer:UTIMER.ATTACK_TIME[5]
ATTACK_TIME[6] => timer:UTIMER.ATTACK_TIME[6]
ATTACK_TIME[7] => timer:UTIMER.ATTACK_TIME[7]
ATTACK_TIME[8] => timer:UTIMER.ATTACK_TIME[8]
ATTACK_TIME[9] => timer:UTIMER.ATTACK_TIME[9]
ATTACK_TIME[10] => timer:UTIMER.ATTACK_TIME[10]
ATTACK_TIME[11] => timer:UTIMER.ATTACK_TIME[11]
ATTACK_TIME[12] => timer:UTIMER.ATTACK_TIME[12]
ATTACK_TIME[13] => timer:UTIMER.ATTACK_TIME[13]
ATTACK_TIME[14] => timer:UTIMER.ATTACK_TIME[14]
ATTACK_TIME[15] => timer:UTIMER.ATTACK_TIME[15]
ATTACK_TIME[16] => timer:UTIMER.ATTACK_TIME[16]
ATTACK_TIME[17] => timer:UTIMER.ATTACK_TIME[17]
ATTACK_TIME[18] => timer:UTIMER.ATTACK_TIME[18]
ATTACK_TIME[19] => timer:UTIMER.ATTACK_TIME[19]
ATTACK_TIME[20] => timer:UTIMER.ATTACK_TIME[20]
ATTACK_TIME[21] => timer:UTIMER.ATTACK_TIME[21]
ATTACK_TIME[22] => timer:UTIMER.ATTACK_TIME[22]
ATTACK_TIME[23] => timer:UTIMER.ATTACK_TIME[23]
ATTACK_TIME[24] => timer:UTIMER.ATTACK_TIME[24]
ATTACK_TIME[25] => timer:UTIMER.ATTACK_TIME[25]
ATTACK_TIME[26] => timer:UTIMER.ATTACK_TIME[26]
ATTACK_TIME[27] => timer:UTIMER.ATTACK_TIME[27]
ATTACK_TIME[28] => timer:UTIMER.ATTACK_TIME[28]
ATTACK_TIME[29] => timer:UTIMER.ATTACK_TIME[29]
ATTACK_TIME[30] => timer:UTIMER.ATTACK_TIME[30]
DECAY_TIME[0] => timer:UTIMER.DECAY_TIME[0]
DECAY_TIME[1] => timer:UTIMER.DECAY_TIME[1]
DECAY_TIME[2] => timer:UTIMER.DECAY_TIME[2]
DECAY_TIME[3] => timer:UTIMER.DECAY_TIME[3]
DECAY_TIME[4] => timer:UTIMER.DECAY_TIME[4]
DECAY_TIME[5] => timer:UTIMER.DECAY_TIME[5]
DECAY_TIME[6] => timer:UTIMER.DECAY_TIME[6]
DECAY_TIME[7] => timer:UTIMER.DECAY_TIME[7]
DECAY_TIME[8] => timer:UTIMER.DECAY_TIME[8]
DECAY_TIME[9] => timer:UTIMER.DECAY_TIME[9]
DECAY_TIME[10] => timer:UTIMER.DECAY_TIME[10]
DECAY_TIME[11] => timer:UTIMER.DECAY_TIME[11]
DECAY_TIME[12] => timer:UTIMER.DECAY_TIME[12]
DECAY_TIME[13] => timer:UTIMER.DECAY_TIME[13]
DECAY_TIME[14] => timer:UTIMER.DECAY_TIME[14]
DECAY_TIME[15] => timer:UTIMER.DECAY_TIME[15]
DECAY_TIME[16] => timer:UTIMER.DECAY_TIME[16]
DECAY_TIME[17] => timer:UTIMER.DECAY_TIME[17]
DECAY_TIME[18] => timer:UTIMER.DECAY_TIME[18]
DECAY_TIME[19] => timer:UTIMER.DECAY_TIME[19]
DECAY_TIME[20] => timer:UTIMER.DECAY_TIME[20]
DECAY_TIME[21] => timer:UTIMER.DECAY_TIME[21]
DECAY_TIME[22] => timer:UTIMER.DECAY_TIME[22]
DECAY_TIME[23] => timer:UTIMER.DECAY_TIME[23]
DECAY_TIME[24] => timer:UTIMER.DECAY_TIME[24]
DECAY_TIME[25] => timer:UTIMER.DECAY_TIME[25]
DECAY_TIME[26] => timer:UTIMER.DECAY_TIME[26]
DECAY_TIME[27] => timer:UTIMER.DECAY_TIME[27]
DECAY_TIME[28] => timer:UTIMER.DECAY_TIME[28]
DECAY_TIME[29] => timer:UTIMER.DECAY_TIME[29]
DECAY_TIME[30] => timer:UTIMER.DECAY_TIME[30]
RELEASE_TIME[0] => timer:UTIMER.RELEASE_TIME[0]
RELEASE_TIME[1] => timer:UTIMER.RELEASE_TIME[1]
RELEASE_TIME[2] => timer:UTIMER.RELEASE_TIME[2]
RELEASE_TIME[3] => timer:UTIMER.RELEASE_TIME[3]
RELEASE_TIME[4] => timer:UTIMER.RELEASE_TIME[4]
RELEASE_TIME[5] => timer:UTIMER.RELEASE_TIME[5]
RELEASE_TIME[6] => timer:UTIMER.RELEASE_TIME[6]
RELEASE_TIME[7] => timer:UTIMER.RELEASE_TIME[7]
RELEASE_TIME[8] => timer:UTIMER.RELEASE_TIME[8]
RELEASE_TIME[9] => timer:UTIMER.RELEASE_TIME[9]
RELEASE_TIME[10] => timer:UTIMER.RELEASE_TIME[10]
RELEASE_TIME[11] => timer:UTIMER.RELEASE_TIME[11]
RELEASE_TIME[12] => timer:UTIMER.RELEASE_TIME[12]
RELEASE_TIME[13] => timer:UTIMER.RELEASE_TIME[13]
RELEASE_TIME[14] => timer:UTIMER.RELEASE_TIME[14]
RELEASE_TIME[15] => timer:UTIMER.RELEASE_TIME[15]
RELEASE_TIME[16] => timer:UTIMER.RELEASE_TIME[16]
RELEASE_TIME[17] => timer:UTIMER.RELEASE_TIME[17]
RELEASE_TIME[18] => timer:UTIMER.RELEASE_TIME[18]
RELEASE_TIME[19] => timer:UTIMER.RELEASE_TIME[19]
RELEASE_TIME[20] => timer:UTIMER.RELEASE_TIME[20]
RELEASE_TIME[21] => timer:UTIMER.RELEASE_TIME[21]
RELEASE_TIME[22] => timer:UTIMER.RELEASE_TIME[22]
RELEASE_TIME[23] => timer:UTIMER.RELEASE_TIME[23]
RELEASE_TIME[24] => timer:UTIMER.RELEASE_TIME[24]
RELEASE_TIME[25] => timer:UTIMER.RELEASE_TIME[25]
RELEASE_TIME[26] => timer:UTIMER.RELEASE_TIME[26]
RELEASE_TIME[27] => timer:UTIMER.RELEASE_TIME[27]
RELEASE_TIME[28] => timer:UTIMER.RELEASE_TIME[28]
RELEASE_TIME[29] => timer:UTIMER.RELEASE_TIME[29]
RELEASE_TIME[30] => timer:UTIMER.RELEASE_TIME[30]
ATTACK_DELTA[0] => Mux64.IN2
ATTACK_DELTA[1] => Mux63.IN2
ATTACK_DELTA[2] => Mux62.IN2
ATTACK_DELTA[3] => Mux61.IN2
ATTACK_DELTA[4] => Mux60.IN2
ATTACK_DELTA[5] => Mux59.IN2
ATTACK_DELTA[6] => Mux58.IN2
ATTACK_DELTA[7] => Mux57.IN2
ATTACK_DELTA[8] => Mux56.IN2
ATTACK_DELTA[9] => Mux55.IN2
ATTACK_DELTA[10] => Mux54.IN2
ATTACK_DELTA[11] => Mux53.IN2
ATTACK_DELTA[12] => Mux52.IN2
ATTACK_DELTA[13] => Mux51.IN2
ATTACK_DELTA[14] => Mux50.IN2
ATTACK_DELTA[15] => Mux49.IN2
ATTACK_DELTA[16] => Mux48.IN2
ATTACK_DELTA[17] => Mux47.IN2
ATTACK_DELTA[18] => Mux46.IN2
ATTACK_DELTA[19] => Mux45.IN2
ATTACK_DELTA[20] => Mux44.IN2
ATTACK_DELTA[21] => Mux43.IN2
ATTACK_DELTA[22] => Mux42.IN2
ATTACK_DELTA[23] => Mux41.IN2
ATTACK_DELTA[24] => Mux40.IN2
ATTACK_DELTA[25] => Mux39.IN2
ATTACK_DELTA[26] => Mux38.IN2
ATTACK_DELTA[27] => Mux37.IN2
ATTACK_DELTA[28] => Mux36.IN2
ATTACK_DELTA[29] => Mux35.IN2
ATTACK_DELTA[30] => Mux34.IN2
ATTACK_DELTA[31] => Mux33.IN2
DECAY_DELTA[0] => Mux64.IN3
DECAY_DELTA[1] => Mux63.IN3
DECAY_DELTA[2] => Mux62.IN3
DECAY_DELTA[3] => Mux61.IN3
DECAY_DELTA[4] => Mux60.IN3
DECAY_DELTA[5] => Mux59.IN3
DECAY_DELTA[6] => Mux58.IN3
DECAY_DELTA[7] => Mux57.IN3
DECAY_DELTA[8] => Mux56.IN3
DECAY_DELTA[9] => Mux55.IN3
DECAY_DELTA[10] => Mux54.IN3
DECAY_DELTA[11] => Mux53.IN3
DECAY_DELTA[12] => Mux52.IN3
DECAY_DELTA[13] => Mux51.IN3
DECAY_DELTA[14] => Mux50.IN3
DECAY_DELTA[15] => Mux49.IN3
DECAY_DELTA[16] => Mux48.IN3
DECAY_DELTA[17] => Mux47.IN3
DECAY_DELTA[18] => Mux46.IN3
DECAY_DELTA[19] => Mux45.IN3
DECAY_DELTA[20] => Mux44.IN3
DECAY_DELTA[21] => Mux43.IN3
DECAY_DELTA[22] => Mux42.IN3
DECAY_DELTA[23] => Mux41.IN3
DECAY_DELTA[24] => Mux40.IN3
DECAY_DELTA[25] => Mux39.IN3
DECAY_DELTA[26] => Mux38.IN3
DECAY_DELTA[27] => Mux37.IN3
DECAY_DELTA[28] => Mux36.IN3
DECAY_DELTA[29] => Mux35.IN3
DECAY_DELTA[30] => Mux34.IN3
DECAY_DELTA[31] => Mux33.IN3
SUSTAIN_LEVEL[0] => ~NO_FANOUT~
SUSTAIN_LEVEL[1] => ~NO_FANOUT~
SUSTAIN_LEVEL[2] => ~NO_FANOUT~
SUSTAIN_LEVEL[3] => ~NO_FANOUT~
SUSTAIN_LEVEL[4] => ~NO_FANOUT~
SUSTAIN_LEVEL[5] => ~NO_FANOUT~
SUSTAIN_LEVEL[6] => ~NO_FANOUT~
SUSTAIN_LEVEL[7] => ~NO_FANOUT~
SUSTAIN_LEVEL[8] => ~NO_FANOUT~
SUSTAIN_LEVEL[9] => ~NO_FANOUT~
SUSTAIN_LEVEL[10] => ~NO_FANOUT~
SUSTAIN_LEVEL[11] => ~NO_FANOUT~
SUSTAIN_LEVEL[12] => ~NO_FANOUT~
SUSTAIN_LEVEL[13] => ~NO_FANOUT~
SUSTAIN_LEVEL[14] => ~NO_FANOUT~
SUSTAIN_LEVEL[15] => ~NO_FANOUT~
SUSTAIN_LEVEL[16] => ~NO_FANOUT~
SUSTAIN_LEVEL[17] => ~NO_FANOUT~
SUSTAIN_LEVEL[18] => ~NO_FANOUT~
SUSTAIN_LEVEL[19] => ~NO_FANOUT~
SUSTAIN_LEVEL[20] => ~NO_FANOUT~
SUSTAIN_LEVEL[21] => ~NO_FANOUT~
SUSTAIN_LEVEL[22] => ~NO_FANOUT~
SUSTAIN_LEVEL[23] => ~NO_FANOUT~
SUSTAIN_LEVEL[24] => ~NO_FANOUT~
SUSTAIN_LEVEL[25] => ~NO_FANOUT~
SUSTAIN_LEVEL[26] => ~NO_FANOUT~
SUSTAIN_LEVEL[27] => ~NO_FANOUT~
SUSTAIN_LEVEL[28] => ~NO_FANOUT~
SUSTAIN_LEVEL[29] => ~NO_FANOUT~
SUSTAIN_LEVEL[30] => ~NO_FANOUT~
SUSTAIN_LEVEL[31] => ~NO_FANOUT~
RELEASE_DELTA[0] => Mux64.IN4
RELEASE_DELTA[1] => Mux63.IN4
RELEASE_DELTA[2] => Mux62.IN4
RELEASE_DELTA[3] => Mux61.IN4
RELEASE_DELTA[4] => Mux60.IN4
RELEASE_DELTA[5] => Mux59.IN4
RELEASE_DELTA[6] => Mux58.IN4
RELEASE_DELTA[7] => Mux57.IN4
RELEASE_DELTA[8] => Mux56.IN4
RELEASE_DELTA[9] => Mux55.IN4
RELEASE_DELTA[10] => Mux54.IN4
RELEASE_DELTA[11] => Mux53.IN4
RELEASE_DELTA[12] => Mux52.IN4
RELEASE_DELTA[13] => Mux51.IN4
RELEASE_DELTA[14] => Mux50.IN4
RELEASE_DELTA[15] => Mux49.IN4
RELEASE_DELTA[16] => Mux48.IN4
RELEASE_DELTA[17] => Mux47.IN4
RELEASE_DELTA[18] => Mux46.IN4
RELEASE_DELTA[19] => Mux45.IN4
RELEASE_DELTA[20] => Mux44.IN4
RELEASE_DELTA[21] => Mux43.IN4
RELEASE_DELTA[22] => Mux42.IN4
RELEASE_DELTA[23] => Mux41.IN4
RELEASE_DELTA[24] => Mux40.IN4
RELEASE_DELTA[25] => Mux39.IN4
RELEASE_DELTA[26] => Mux38.IN4
RELEASE_DELTA[27] => Mux37.IN4
RELEASE_DELTA[28] => Mux36.IN4
RELEASE_DELTA[29] => Mux35.IN4
RELEASE_DELTA[30] => Mux34.IN4
RELEASE_DELTA[31] => Mux33.IN4
FP[0] <= FP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[1] <= FP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[2] <= FP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[3] <= FP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[4] <= FP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[5] <= FP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[6] <= FP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[7] <= FP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[8] <= FP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[9] <= FP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[10] <= FP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[11] <= FP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[12] <= FP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[13] <= FP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[14] <= FP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[15] <= FP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[16] <= FP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[17] <= FP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[18] <= FP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[19] <= FP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[20] <= FP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[21] <= FP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[22] <= FP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[23] <= FP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[24] <= FP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[25] <= FP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[26] <= FP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[27] <= FP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[28] <= FP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[29] <= FP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[30] <= FP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[31] <= FP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB
add_sub => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.add_sub
clock => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.clock
dataa[0] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[0]
dataa[1] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[1]
dataa[2] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[2]
dataa[3] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[3]
dataa[4] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[4]
dataa[5] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[5]
dataa[6] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[6]
dataa[7] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[7]
dataa[8] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[8]
dataa[9] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[9]
dataa[10] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[10]
dataa[11] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[11]
dataa[12] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[12]
dataa[13] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[13]
dataa[14] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[14]
dataa[15] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[15]
dataa[16] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[16]
dataa[17] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[17]
dataa[18] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[18]
dataa[19] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[19]
dataa[20] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[20]
dataa[21] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[21]
dataa[22] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[22]
dataa[23] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[23]
dataa[24] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[24]
dataa[25] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[25]
dataa[26] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[26]
dataa[27] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[27]
dataa[28] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[28]
dataa[29] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[29]
dataa[30] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[30]
dataa[31] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[31]
datab[0] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[0]
datab[1] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[1]
datab[2] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[2]
datab[3] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[3]
datab[4] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[4]
datab[5] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[5]
datab[6] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[6]
datab[7] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[7]
datab[8] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[8]
datab[9] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[9]
datab[10] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[10]
datab[11] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[11]
datab[12] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[12]
datab[13] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[13]
datab[14] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[14]
datab[15] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[15]
datab[16] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[16]
datab[17] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[17]
datab[18] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[18]
datab[19] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[19]
datab[20] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[20]
datab[21] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[21]
datab[22] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[22]
datab[23] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[23]
datab[24] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[24]
datab[25] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[25]
datab[26] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[26]
datab[27] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[27]
datab[28] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[28]
datab[29] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[29]
datab[30] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[30]
datab[31] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[31]
result[0] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[0]
result[1] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[1]
result[2] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[2]
result[3] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[3]
result[4] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[4]
result[5] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[5]
result[6] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[6]
result[7] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[7]
result[8] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[8]
result[9] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[9]
result[10] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[10]
result[11] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[11]
result[12] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[12]
result[13] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[13]
result[14] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[14]
result[15] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[15]
result[16] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[16]
result[17] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[17]
result[18] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[18]
result[19] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[19]
result[20] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[20]
result[21] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[21]
result[22] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[22]
result[23] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[23]
result[24] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[24]
result[25] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[25]
result[26] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[26]
result[27] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[27]
result[28] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[28]
result[29] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[29]
result[30] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[30]
result[31] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[31]
zero <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component
add_sub => wire_w_lg_aligned_datab_sign_dffe15_wo336w[0].IN0
add_sub => add_sub_dffe1.DATAIN
clock => ADDSUB_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => zero_flag_n_dffe5.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => add_sub_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo339w340w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => wire_w_lg_aligned_datab_sign_dffe15_wo336w[0].IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_flag_n_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25].IN1
result[0] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7
data[0] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_be8:altpriority_encoder10.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9
data[0] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero955w956w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero955w956w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15
data[0] => ADDSUB_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => ADDSUB_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero964w965w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15|ADDSUB_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8
data[0] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21
data[0] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22
data[0] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1041w1042w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1041w1042w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => ADDSUB_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => ADDSUB_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1050w1051w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.zero


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32|ADDSUB_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32|ADDSUB_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|Main|Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER
C => BUSY~reg0.CLK
C => CURRENT_STATE[0]~reg0.CLK
C => CURRENT_STATE[1]~reg0.CLK
C => CURRENT_STATE[2]~reg0.CLK
C => count[0].CLK
C => count[1].CLK
C => count[2].CLK
C => count[3].CLK
C => count[4].CLK
C => count[5].CLK
C => count[6].CLK
C => count[7].CLK
C => count[8].CLK
C => count[9].CLK
C => count[10].CLK
C => count[11].CLK
C => count[12].CLK
C => count[13].CLK
C => count[14].CLK
C => count[15].CLK
C => count[16].CLK
C => count[17].CLK
C => count[18].CLK
C => count[19].CLK
C => count[20].CLK
C => count[21].CLK
C => count[22].CLK
C => count[23].CLK
C => count[24].CLK
C => count[25].CLK
C => count[26].CLK
C => count[27].CLK
C => count[28].CLK
C => count[29].CLK
C => count[30].CLK
C => fsm~6.DATAIN
R => count[0].ACLR
R => count[1].ACLR
R => count[2].ACLR
R => count[3].ACLR
R => count[4].ACLR
R => count[5].ACLR
R => count[6].ACLR
R => count[7].ACLR
R => count[8].ACLR
R => count[9].ACLR
R => count[10].ACLR
R => count[11].ACLR
R => count[12].ACLR
R => count[13].ACLR
R => count[14].ACLR
R => count[15].ACLR
R => count[16].ACLR
R => count[17].ACLR
R => count[18].ACLR
R => count[19].ACLR
R => count[20].ACLR
R => count[21].ACLR
R => count[22].ACLR
R => count[23].ACLR
R => count[24].ACLR
R => count[25].ACLR
R => count[26].ACLR
R => count[27].ACLR
R => count[28].ACLR
R => count[29].ACLR
R => count[30].ACLR
R => fsm~8.DATAIN
R => BUSY~reg0.ENA
R => CURRENT_STATE[2]~reg0.ENA
R => CURRENT_STATE[1]~reg0.ENA
R => CURRENT_STATE[0]~reg0.ENA
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => BUSY.DATAB
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
BUSY <= BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
ATTACK_TIME[0] => Equal0.IN30
ATTACK_TIME[1] => Equal0.IN29
ATTACK_TIME[2] => Equal0.IN28
ATTACK_TIME[3] => Equal0.IN27
ATTACK_TIME[4] => Equal0.IN26
ATTACK_TIME[5] => Equal0.IN25
ATTACK_TIME[6] => Equal0.IN24
ATTACK_TIME[7] => Equal0.IN23
ATTACK_TIME[8] => Equal0.IN22
ATTACK_TIME[9] => Equal0.IN21
ATTACK_TIME[10] => Equal0.IN20
ATTACK_TIME[11] => Equal0.IN19
ATTACK_TIME[12] => Equal0.IN18
ATTACK_TIME[13] => Equal0.IN17
ATTACK_TIME[14] => Equal0.IN16
ATTACK_TIME[15] => Equal0.IN15
ATTACK_TIME[16] => Equal0.IN14
ATTACK_TIME[17] => Equal0.IN13
ATTACK_TIME[18] => Equal0.IN12
ATTACK_TIME[19] => Equal0.IN11
ATTACK_TIME[20] => Equal0.IN10
ATTACK_TIME[21] => Equal0.IN9
ATTACK_TIME[22] => Equal0.IN8
ATTACK_TIME[23] => Equal0.IN7
ATTACK_TIME[24] => Equal0.IN6
ATTACK_TIME[25] => Equal0.IN5
ATTACK_TIME[26] => Equal0.IN4
ATTACK_TIME[27] => Equal0.IN3
ATTACK_TIME[28] => Equal0.IN2
ATTACK_TIME[29] => Equal0.IN1
ATTACK_TIME[30] => Equal0.IN0
DECAY_TIME[0] => Equal1.IN30
DECAY_TIME[1] => Equal1.IN29
DECAY_TIME[2] => Equal1.IN28
DECAY_TIME[3] => Equal1.IN27
DECAY_TIME[4] => Equal1.IN26
DECAY_TIME[5] => Equal1.IN25
DECAY_TIME[6] => Equal1.IN24
DECAY_TIME[7] => Equal1.IN23
DECAY_TIME[8] => Equal1.IN22
DECAY_TIME[9] => Equal1.IN21
DECAY_TIME[10] => Equal1.IN20
DECAY_TIME[11] => Equal1.IN19
DECAY_TIME[12] => Equal1.IN18
DECAY_TIME[13] => Equal1.IN17
DECAY_TIME[14] => Equal1.IN16
DECAY_TIME[15] => Equal1.IN15
DECAY_TIME[16] => Equal1.IN14
DECAY_TIME[17] => Equal1.IN13
DECAY_TIME[18] => Equal1.IN12
DECAY_TIME[19] => Equal1.IN11
DECAY_TIME[20] => Equal1.IN10
DECAY_TIME[21] => Equal1.IN9
DECAY_TIME[22] => Equal1.IN8
DECAY_TIME[23] => Equal1.IN7
DECAY_TIME[24] => Equal1.IN6
DECAY_TIME[25] => Equal1.IN5
DECAY_TIME[26] => Equal1.IN4
DECAY_TIME[27] => Equal1.IN3
DECAY_TIME[28] => Equal1.IN2
DECAY_TIME[29] => Equal1.IN1
DECAY_TIME[30] => Equal1.IN0
RELEASE_TIME[0] => Equal2.IN30
RELEASE_TIME[1] => Equal2.IN29
RELEASE_TIME[2] => Equal2.IN28
RELEASE_TIME[3] => Equal2.IN27
RELEASE_TIME[4] => Equal2.IN26
RELEASE_TIME[5] => Equal2.IN25
RELEASE_TIME[6] => Equal2.IN24
RELEASE_TIME[7] => Equal2.IN23
RELEASE_TIME[8] => Equal2.IN22
RELEASE_TIME[9] => Equal2.IN21
RELEASE_TIME[10] => Equal2.IN20
RELEASE_TIME[11] => Equal2.IN19
RELEASE_TIME[12] => Equal2.IN18
RELEASE_TIME[13] => Equal2.IN17
RELEASE_TIME[14] => Equal2.IN16
RELEASE_TIME[15] => Equal2.IN15
RELEASE_TIME[16] => Equal2.IN14
RELEASE_TIME[17] => Equal2.IN13
RELEASE_TIME[18] => Equal2.IN12
RELEASE_TIME[19] => Equal2.IN11
RELEASE_TIME[20] => Equal2.IN10
RELEASE_TIME[21] => Equal2.IN9
RELEASE_TIME[22] => Equal2.IN8
RELEASE_TIME[23] => Equal2.IN7
RELEASE_TIME[24] => Equal2.IN6
RELEASE_TIME[25] => Equal2.IN5
RELEASE_TIME[26] => Equal2.IN4
RELEASE_TIME[27] => Equal2.IN3
RELEASE_TIME[28] => Equal2.IN2
RELEASE_TIME[29] => Equal2.IN1
RELEASE_TIME[30] => Equal2.IN0
CURRENT_STATE[0] <= CURRENT_STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_STATE[1] <= CURRENT_STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_STATE[2] <= CURRENT_STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2
C200 => CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst.clock
C200 => MUL:MUL_inst.clock
C200 => CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.clock
C200 => ADSR:ADSR_inst.C
C50 => Oscill:Oscill_inst.C
ADDR[0] <= Oscill:Oscill_inst.ADDRESS_OUT[0]
ADDR[1] <= Oscill:Oscill_inst.ADDRESS_OUT[1]
ADDR[2] <= Oscill:Oscill_inst.ADDRESS_OUT[2]
ADDR[3] <= Oscill:Oscill_inst.ADDRESS_OUT[3]
ADDR[4] <= Oscill:Oscill_inst.ADDRESS_OUT[4]
ADDR[5] <= Oscill:Oscill_inst.ADDRESS_OUT[5]
ADDR[6] <= Oscill:Oscill_inst.ADDRESS_OUT[6]
ADDR[7] <= Oscill:Oscill_inst.ADDRESS_OUT[7]
ADDR[8] <= Oscill:Oscill_inst.ADDRESS_OUT[8]
ADDR[9] <= Oscill:Oscill_inst.ADDRESS_OUT[9]
ADDR[10] <= Oscill:Oscill_inst.ADDRESS_OUT[10]
ADDR[11] <= Oscill:Oscill_inst.ADDRESS_OUT[11]
DATA_SIN[0] => Oscill:Oscill_inst.FROM_MEMORY[0]
DATA_SIN[1] => Oscill:Oscill_inst.FROM_MEMORY[1]
DATA_SIN[2] => Oscill:Oscill_inst.FROM_MEMORY[2]
DATA_SIN[3] => Oscill:Oscill_inst.FROM_MEMORY[3]
DATA_SIN[4] => Oscill:Oscill_inst.FROM_MEMORY[4]
DATA_SIN[5] => Oscill:Oscill_inst.FROM_MEMORY[5]
DATA_SIN[6] => Oscill:Oscill_inst.FROM_MEMORY[6]
DATA_SIN[7] => Oscill:Oscill_inst.FROM_MEMORY[7]
DATA_SIN[8] => Oscill:Oscill_inst.FROM_MEMORY[8]
DATA_SIN[9] => Oscill:Oscill_inst.FROM_MEMORY[9]
DATA_SIN[10] => Oscill:Oscill_inst.FROM_MEMORY[10]
DATA_SIN[11] => Oscill:Oscill_inst.FROM_MEMORY[11]
FREQ[0] => Oscill:Oscill_inst.FREQ_REG[0]
FREQ[1] => Oscill:Oscill_inst.FREQ_REG[1]
FREQ[2] => Oscill:Oscill_inst.FREQ_REG[2]
FREQ[3] => Oscill:Oscill_inst.FREQ_REG[3]
FREQ[4] => Oscill:Oscill_inst.FREQ_REG[4]
FREQ[5] => Oscill:Oscill_inst.FREQ_REG[5]
FREQ[6] => Oscill:Oscill_inst.FREQ_REG[6]
FREQ[7] => Oscill:Oscill_inst.FREQ_REG[7]
FREQ[8] => Oscill:Oscill_inst.FREQ_REG[8]
FREQ[9] => Oscill:Oscill_inst.FREQ_REG[9]
FREQ[10] => Oscill:Oscill_inst.FREQ_REG[10]
FREQ[11] => Oscill:Oscill_inst.FREQ_REG[11]
FREQ[12] => Oscill:Oscill_inst.FREQ_REG[12]
FREQ[13] => Oscill:Oscill_inst.FREQ_REG[13]
FREQ[14] => Oscill:Oscill_inst.FREQ_REG[14]
FREQ[15] => Oscill:Oscill_inst.FREQ_REG[15]
FREQ[16] => Oscill:Oscill_inst.FREQ_REG[16]
FREQ[17] => Oscill:Oscill_inst.FREQ_REG[17]
FREQ[18] => Oscill:Oscill_inst.FREQ_REG[18]
FREQ[19] => Oscill:Oscill_inst.FREQ_REG[19]
FREQ[20] => Oscill:Oscill_inst.FREQ_REG[20]
FREQ[21] => Oscill:Oscill_inst.FREQ_REG[21]
FREQ[22] => Oscill:Oscill_inst.FREQ_REG[22]
FREQ[23] => Oscill:Oscill_inst.FREQ_REG[23]
FREQ[24] => Oscill:Oscill_inst.FREQ_REG[24]
FREQ[25] => Oscill:Oscill_inst.FREQ_REG[25]
FREQ[26] => Oscill:Oscill_inst.FREQ_REG[26]
FREQ[27] => Oscill:Oscill_inst.FREQ_REG[27]
FREQ[28] => Oscill:Oscill_inst.FREQ_REG[28]
FREQ[29] => Oscill:Oscill_inst.FREQ_REG[29]
FREQ[30] => Oscill:Oscill_inst.FREQ_REG[30]
FREQ[31] => Oscill:Oscill_inst.FREQ_REG[31]
GATE => ADSR:ADSR_inst.GATE
BUSY <= ADSR:ADSR_inst.BUSY
TO_ADD[0] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[0]
TO_ADD[1] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[1]
TO_ADD[2] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[2]
TO_ADD[3] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[3]
TO_ADD[4] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[4]
TO_ADD[5] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[5]
TO_ADD[6] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[6]
TO_ADD[7] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[7]
TO_ADD[8] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[8]
TO_ADD[9] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[9]
TO_ADD[10] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[10]
TO_ADD[11] <= CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst.result[11]


|Main|Block1:BlockU2|Oscill:Oscill_inst
C => gen:Ugen.C
SINUS_OUT[0] <= FROM_MEMORY[0].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[1] <= FROM_MEMORY[1].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[2] <= FROM_MEMORY[2].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[3] <= FROM_MEMORY[3].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[4] <= FROM_MEMORY[4].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[5] <= FROM_MEMORY[5].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[6] <= FROM_MEMORY[6].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[7] <= FROM_MEMORY[7].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[8] <= FROM_MEMORY[8].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[9] <= FROM_MEMORY[9].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[10] <= FROM_MEMORY[10].DB_MAX_OUTPUT_PORT_TYPE
SINUS_OUT[11] <= FROM_MEMORY[11].DB_MAX_OUTPUT_PORT_TYPE
MEANDR_OUT[0] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[1] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[2] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[3] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[4] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[5] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[6] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[7] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[8] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[9] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[10] <= gen:Ugen.SIG_MEANDR
MEANDR_OUT[11] <= gen:Ugen.SIG_MEANDR
SAW_OUT[0] <= gen:Ugen.SIG_SAW[0]
SAW_OUT[1] <= gen:Ugen.SIG_SAW[1]
SAW_OUT[2] <= gen:Ugen.SIG_SAW[2]
SAW_OUT[3] <= gen:Ugen.SIG_SAW[3]
SAW_OUT[4] <= gen:Ugen.SIG_SAW[4]
SAW_OUT[5] <= gen:Ugen.SIG_SAW[5]
SAW_OUT[6] <= gen:Ugen.SIG_SAW[6]
SAW_OUT[7] <= gen:Ugen.SIG_SAW[7]
SAW_OUT[8] <= gen:Ugen.SIG_SAW[8]
SAW_OUT[9] <= gen:Ugen.SIG_SAW[9]
SAW_OUT[10] <= gen:Ugen.SIG_SAW[10]
SAW_OUT[11] <= gen:Ugen.SIG_SAW[11]
ADDRESS_OUT[0] <= gen:Ugen.ADDR_SIN[0]
ADDRESS_OUT[1] <= gen:Ugen.ADDR_SIN[1]
ADDRESS_OUT[2] <= gen:Ugen.ADDR_SIN[2]
ADDRESS_OUT[3] <= gen:Ugen.ADDR_SIN[3]
ADDRESS_OUT[4] <= gen:Ugen.ADDR_SIN[4]
ADDRESS_OUT[5] <= gen:Ugen.ADDR_SIN[5]
ADDRESS_OUT[6] <= gen:Ugen.ADDR_SIN[6]
ADDRESS_OUT[7] <= gen:Ugen.ADDR_SIN[7]
ADDRESS_OUT[8] <= gen:Ugen.ADDR_SIN[8]
ADDRESS_OUT[9] <= gen:Ugen.ADDR_SIN[9]
ADDRESS_OUT[10] <= gen:Ugen.ADDR_SIN[10]
ADDRESS_OUT[11] <= gen:Ugen.ADDR_SIN[11]
FROM_MEMORY[0] => SINUS_OUT[0].DATAIN
FROM_MEMORY[1] => SINUS_OUT[1].DATAIN
FROM_MEMORY[2] => SINUS_OUT[2].DATAIN
FROM_MEMORY[3] => SINUS_OUT[3].DATAIN
FROM_MEMORY[4] => SINUS_OUT[4].DATAIN
FROM_MEMORY[5] => SINUS_OUT[5].DATAIN
FROM_MEMORY[6] => SINUS_OUT[6].DATAIN
FROM_MEMORY[7] => SINUS_OUT[7].DATAIN
FROM_MEMORY[8] => SINUS_OUT[8].DATAIN
FROM_MEMORY[9] => SINUS_OUT[9].DATAIN
FROM_MEMORY[10] => SINUS_OUT[10].DATAIN
FROM_MEMORY[11] => SINUS_OUT[11].DATAIN
FREQ_REG[0] => gen:Ugen.FREQ_REG[0]
FREQ_REG[1] => gen:Ugen.FREQ_REG[1]
FREQ_REG[2] => gen:Ugen.FREQ_REG[2]
FREQ_REG[3] => gen:Ugen.FREQ_REG[3]
FREQ_REG[4] => gen:Ugen.FREQ_REG[4]
FREQ_REG[5] => gen:Ugen.FREQ_REG[5]
FREQ_REG[6] => gen:Ugen.FREQ_REG[6]
FREQ_REG[7] => gen:Ugen.FREQ_REG[7]
FREQ_REG[8] => gen:Ugen.FREQ_REG[8]
FREQ_REG[9] => gen:Ugen.FREQ_REG[9]
FREQ_REG[10] => gen:Ugen.FREQ_REG[10]
FREQ_REG[11] => gen:Ugen.FREQ_REG[11]
FREQ_REG[12] => gen:Ugen.FREQ_REG[12]
FREQ_REG[13] => gen:Ugen.FREQ_REG[13]
FREQ_REG[14] => gen:Ugen.FREQ_REG[14]
FREQ_REG[15] => gen:Ugen.FREQ_REG[15]
FREQ_REG[16] => gen:Ugen.FREQ_REG[16]
FREQ_REG[17] => gen:Ugen.FREQ_REG[17]
FREQ_REG[18] => gen:Ugen.FREQ_REG[18]
FREQ_REG[19] => gen:Ugen.FREQ_REG[19]
FREQ_REG[20] => gen:Ugen.FREQ_REG[20]
FREQ_REG[21] => gen:Ugen.FREQ_REG[21]
FREQ_REG[22] => gen:Ugen.FREQ_REG[22]
FREQ_REG[23] => gen:Ugen.FREQ_REG[23]
FREQ_REG[24] => gen:Ugen.FREQ_REG[24]
FREQ_REG[25] => gen:Ugen.FREQ_REG[25]
FREQ_REG[26] => gen:Ugen.FREQ_REG[26]
FREQ_REG[27] => gen:Ugen.FREQ_REG[27]
FREQ_REG[28] => gen:Ugen.FREQ_REG[28]
FREQ_REG[29] => gen:Ugen.FREQ_REG[29]
FREQ_REG[30] => gen:Ugen.FREQ_REG[30]
FREQ_REG[31] => gen:Ugen.FREQ_REG[31]


|Main|Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen
C => acc[0].CLK
C => acc[1].CLK
C => acc[2].CLK
C => acc[3].CLK
C => acc[4].CLK
C => acc[5].CLK
C => acc[6].CLK
C => acc[7].CLK
C => acc[8].CLK
C => acc[9].CLK
C => acc[10].CLK
C => acc[11].CLK
C => acc[12].CLK
C => acc[13].CLK
C => acc[14].CLK
C => acc[15].CLK
C => acc[16].CLK
C => acc[17].CLK
C => acc[18].CLK
C => acc[19].CLK
C => acc[20].CLK
C => acc[21].CLK
C => acc[22].CLK
C => acc[23].CLK
C => acc[24].CLK
C => acc[25].CLK
C => acc[26].CLK
C => acc[27].CLK
C => acc[28].CLK
C => acc[29].CLK
C => acc[30].CLK
C => acc[31].CLK
Freq_reg[0] => Add0.IN32
Freq_reg[1] => Add0.IN31
Freq_reg[2] => Add0.IN30
Freq_reg[3] => Add0.IN29
Freq_reg[4] => Add0.IN28
Freq_reg[5] => Add0.IN27
Freq_reg[6] => Add0.IN26
Freq_reg[7] => Add0.IN25
Freq_reg[8] => Add0.IN24
Freq_reg[9] => Add0.IN23
Freq_reg[10] => Add0.IN22
Freq_reg[11] => Add0.IN21
Freq_reg[12] => Add0.IN20
Freq_reg[13] => Add0.IN19
Freq_reg[14] => Add0.IN18
Freq_reg[15] => Add0.IN17
Freq_reg[16] => Add0.IN16
Freq_reg[17] => Add0.IN15
Freq_reg[18] => Add0.IN14
Freq_reg[19] => Add0.IN13
Freq_reg[20] => Add0.IN12
Freq_reg[21] => Add0.IN11
Freq_reg[22] => Add0.IN10
Freq_reg[23] => Add0.IN9
Freq_reg[24] => Add0.IN8
Freq_reg[25] => Add0.IN7
Freq_reg[26] => Add0.IN6
Freq_reg[27] => Add0.IN5
Freq_reg[28] => Add0.IN4
Freq_reg[29] => Add0.IN3
Freq_reg[30] => Add0.IN2
Freq_reg[31] => Add0.IN1
ADDR_SIN[0] <= acc[20].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[1] <= acc[21].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[2] <= acc[22].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[3] <= acc[23].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[4] <= acc[24].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[5] <= acc[25].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[6] <= acc[26].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[7] <= acc[27].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[8] <= acc[28].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[9] <= acc[29].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[10] <= acc[30].DB_MAX_OUTPUT_PORT_TYPE
ADDR_SIN[11] <= acc[31].DB_MAX_OUTPUT_PORT_TYPE
SIG_MEANDR <= acc[31].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[0] <= acc[20].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[1] <= acc[21].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[2] <= acc[22].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[3] <= acc[23].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[4] <= acc[24].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[5] <= acc[25].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[6] <= acc[26].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[7] <= acc[27].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[8] <= acc[28].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[9] <= acc[29].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[10] <= acc[30].DB_MAX_OUTPUT_PORT_TYPE
SIG_SAW[11] <= acc[31].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst
clock => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.clock
dataa[0] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[0]
dataa[1] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[1]
dataa[2] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[2]
dataa[3] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[3]
dataa[4] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[4]
dataa[5] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[5]
dataa[6] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[6]
dataa[7] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[7]
dataa[8] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[8]
dataa[9] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[9]
dataa[10] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[10]
dataa[11] => CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.dataa[11]
result[0] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[0]
result[1] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[1]
result[2] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[2]
result[3] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[3]
result[4] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[4]
result[5] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[5]
result[6] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[6]
result[7] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[7]
result[8] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[8]
result[9] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[9]
result[10] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[10]
result[11] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[11]
result[12] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[12]
result[13] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[13]
result[14] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[14]
result[15] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[15]
result[16] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[16]
result[17] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[17]
result[18] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[18]
result[19] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[19]
result[20] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[20]
result[21] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[21]
result[22] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[22]
result[23] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[23]
result[24] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[24]
result[25] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[25]
result[26] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[26]
result[27] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[27]
result[28] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[28]
result[29] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[29]
result[30] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[30]
result[31] <= CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component.result[31]


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component
clock => CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5.clock
clock => sign_int_a_reg5.CLK
clock => sign_int_a_reg4.CLK
clock => sign_int_a_reg3.CLK
clock => sign_int_a_reg2.CLK
clock => sign_int_a_reg1.CLK
clock => result_reg[0].CLK
clock => result_reg[1].CLK
clock => result_reg[2].CLK
clock => result_reg[3].CLK
clock => result_reg[4].CLK
clock => result_reg[5].CLK
clock => result_reg[6].CLK
clock => result_reg[7].CLK
clock => result_reg[8].CLK
clock => result_reg[9].CLK
clock => result_reg[10].CLK
clock => result_reg[11].CLK
clock => result_reg[12].CLK
clock => result_reg[13].CLK
clock => result_reg[14].CLK
clock => result_reg[15].CLK
clock => result_reg[16].CLK
clock => result_reg[17].CLK
clock => result_reg[18].CLK
clock => result_reg[19].CLK
clock => result_reg[20].CLK
clock => result_reg[21].CLK
clock => result_reg[22].CLK
clock => result_reg[23].CLK
clock => result_reg[24].CLK
clock => result_reg[25].CLK
clock => result_reg[26].CLK
clock => result_reg[27].CLK
clock => result_reg[28].CLK
clock => result_reg[29].CLK
clock => result_reg[30].CLK
clock => result_reg[31].CLK
clock => priority_encoder_reg[0].CLK
clock => priority_encoder_reg[1].CLK
clock => priority_encoder_reg[2].CLK
clock => priority_encoder_reg[3].CLK
clock => mantissa_pre_round_reg[0].CLK
clock => mantissa_pre_round_reg[1].CLK
clock => mantissa_pre_round_reg[2].CLK
clock => mantissa_pre_round_reg[3].CLK
clock => mantissa_pre_round_reg[4].CLK
clock => mantissa_pre_round_reg[5].CLK
clock => mantissa_pre_round_reg[6].CLK
clock => mantissa_pre_round_reg[7].CLK
clock => mantissa_pre_round_reg[8].CLK
clock => mantissa_pre_round_reg[9].CLK
clock => mantissa_pre_round_reg[10].CLK
clock => mantissa_pre_round_reg[11].CLK
clock => mantissa_pre_round_reg[12].CLK
clock => mantissa_pre_round_reg[13].CLK
clock => mantissa_pre_round_reg[14].CLK
clock => mantissa_pre_round_reg[15].CLK
clock => mantissa_pre_round_reg[16].CLK
clock => mantissa_pre_round_reg[17].CLK
clock => mantissa_pre_round_reg[18].CLK
clock => mantissa_pre_round_reg[19].CLK
clock => mantissa_pre_round_reg[20].CLK
clock => mantissa_pre_round_reg[21].CLK
clock => mantissa_pre_round_reg[22].CLK
clock => mag_int_a_reg2[0].CLK
clock => mag_int_a_reg2[1].CLK
clock => mag_int_a_reg2[2].CLK
clock => mag_int_a_reg2[3].CLK
clock => mag_int_a_reg2[4].CLK
clock => mag_int_a_reg2[5].CLK
clock => mag_int_a_reg2[6].CLK
clock => mag_int_a_reg2[7].CLK
clock => mag_int_a_reg2[8].CLK
clock => mag_int_a_reg2[9].CLK
clock => mag_int_a_reg2[10].CLK
clock => mag_int_a_reg[0].CLK
clock => mag_int_a_reg[1].CLK
clock => mag_int_a_reg[2].CLK
clock => mag_int_a_reg[3].CLK
clock => mag_int_a_reg[4].CLK
clock => mag_int_a_reg[5].CLK
clock => mag_int_a_reg[6].CLK
clock => mag_int_a_reg[7].CLK
clock => mag_int_a_reg[8].CLK
clock => mag_int_a_reg[9].CLK
clock => mag_int_a_reg[10].CLK
clock => exponent_bus_pre_reg3[0].CLK
clock => exponent_bus_pre_reg3[1].CLK
clock => exponent_bus_pre_reg3[2].CLK
clock => exponent_bus_pre_reg3[3].CLK
clock => exponent_bus_pre_reg3[4].CLK
clock => exponent_bus_pre_reg3[5].CLK
clock => exponent_bus_pre_reg3[6].CLK
clock => exponent_bus_pre_reg3[7].CLK
clock => exponent_bus_pre_reg2[0].CLK
clock => exponent_bus_pre_reg2[1].CLK
clock => exponent_bus_pre_reg2[2].CLK
clock => exponent_bus_pre_reg2[3].CLK
clock => exponent_bus_pre_reg2[4].CLK
clock => exponent_bus_pre_reg2[5].CLK
clock => exponent_bus_pre_reg2[6].CLK
clock => exponent_bus_pre_reg2[7].CLK
clock => exponent_bus_pre_reg[0].CLK
clock => exponent_bus_pre_reg[1].CLK
clock => exponent_bus_pre_reg[2].CLK
clock => exponent_bus_pre_reg[3].CLK
clock => exponent_bus_pre_reg[4].CLK
clock => exponent_bus_pre_reg[5].CLK
clock => exponent_bus_pre_reg[6].CLK
clock => exponent_bus_pre_reg[7].CLK
dataa[0] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN0
dataa[0] => lpm_add_sub:add_sub1.dataa[0]
dataa[1] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN0
dataa[1] => lpm_add_sub:add_sub1.dataa[1]
dataa[2] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN0
dataa[2] => lpm_add_sub:add_sub1.dataa[2]
dataa[3] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN0
dataa[3] => lpm_add_sub:add_sub1.dataa[3]
dataa[4] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN0
dataa[4] => lpm_add_sub:add_sub1.dataa[4]
dataa[5] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN0
dataa[5] => lpm_add_sub:add_sub1.dataa[5]
dataa[6] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN0
dataa[6] => lpm_add_sub:add_sub1.dataa[6]
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN0
dataa[7] => lpm_add_sub:add_sub1.dataa[7]
dataa[8] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN0
dataa[8] => lpm_add_sub:add_sub1.dataa[8]
dataa[9] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN0
dataa[9] => lpm_add_sub:add_sub1.dataa[9]
dataa[10] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN0
dataa[10] => lpm_add_sub:add_sub1.dataa[10]
dataa[11] => wire_w_lg_sign_int_a4w[0].IN1
dataa[11] => wire_w_lg_sign_int_a4w[1].IN1
dataa[11] => wire_w_lg_sign_int_a4w[2].IN1
dataa[11] => wire_w_lg_sign_int_a4w[3].IN1
dataa[11] => wire_w_lg_sign_int_a4w[4].IN1
dataa[11] => wire_w_lg_sign_int_a4w[5].IN1
dataa[11] => wire_w_lg_sign_int_a4w[6].IN1
dataa[11] => wire_w_lg_sign_int_a4w[7].IN1
dataa[11] => wire_w_lg_sign_int_a4w[8].IN1
dataa[11] => wire_w_lg_sign_int_a4w[9].IN1
dataa[11] => wire_w_lg_sign_int_a4w[10].IN1
dataa[11] => sign_int_a_reg1.DATAIN
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[7].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[8].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[9].IN1
dataa[11] => wire_w_lg_w_lg_sign_int_a5w6w[10].IN1
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5
aclr => sel_pipec3r1d.ACLR
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec3r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec2r1d.ENA
clock => sel_pipec3r1d.CLK
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[0].IN0
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[1].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[2].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[1].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[3].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[2].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[4].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[3].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[5].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[4].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[6].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[5].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[7].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[6].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[8].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[7].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[9].IN0
data[8] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[8].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[10].IN0
data[9] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[9].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[11].IN0
data[10] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[10].IN0
data[11] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[11].IN0
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[0].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w50w51w[11].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[8].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[9].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[10].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range46w58w59w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[0].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[1].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w71w72w[11].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[8].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[9].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[10].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range67w79w80w[11].IN1
distance[2] => sel_pipec2r1d.DATAIN
distance[3] => sel_pipec3r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[4]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[5]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[6]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6.data[7]
data[8] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[0]
data[9] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[1]
data[10] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[2]
data[11] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[3]
data[12] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[4]
data[13] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[5]
data[14] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[6]
data[15] => CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.data[7]
q[0] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder7_w_lg_w_lg_zero133w134w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7.zero


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[0]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[1]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[2]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.data[3]
q[0] <= wire_altpriority_encoder9_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder9_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9.zero


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.data[1]
q[0] <= wire_altpriority_encoder11_w_lg_w_lg_zero151w152w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11.zero


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[2]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14.data[3]
data[4] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[0]
data[5] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[1]
data[6] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[2]
data[7] => CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.data[3]
q[0] <= wire_altpriority_encoder15_w_lg_w_lg_zero179w180w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder15_w_lg_w_lg_zero179w180w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder14|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15
data[0] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[0]
data[1] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12.data[1]
data[2] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[3] => CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.data[1]
q[0] <= wire_altpriority_encoder13_w_lg_w_lg_zero169w170w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder15|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_43j:auto_generated.dataa[0]
dataa[1] => add_sub_43j:auto_generated.dataa[1]
dataa[2] => add_sub_43j:auto_generated.dataa[2]
dataa[3] => add_sub_43j:auto_generated.dataa[3]
dataa[4] => add_sub_43j:auto_generated.dataa[4]
dataa[5] => add_sub_43j:auto_generated.dataa[5]
dataa[6] => add_sub_43j:auto_generated.dataa[6]
dataa[7] => add_sub_43j:auto_generated.dataa[7]
dataa[8] => add_sub_43j:auto_generated.dataa[8]
dataa[9] => add_sub_43j:auto_generated.dataa[9]
dataa[10] => add_sub_43j:auto_generated.dataa[10]
datab[0] => add_sub_43j:auto_generated.datab[0]
datab[1] => add_sub_43j:auto_generated.datab[1]
datab[2] => add_sub_43j:auto_generated.datab[2]
datab[3] => add_sub_43j:auto_generated.datab[3]
datab[4] => add_sub_43j:auto_generated.datab[4]
datab[5] => add_sub_43j:auto_generated.datab[5]
datab[6] => add_sub_43j:auto_generated.datab[6]
datab[7] => add_sub_43j:auto_generated.datab[7]
datab[8] => add_sub_43j:auto_generated.datab[8]
datab[9] => add_sub_43j:auto_generated.datab[9]
datab[10] => add_sub_43j:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_43j:auto_generated.result[0]
result[1] <= add_sub_43j:auto_generated.result[1]
result[2] <= add_sub_43j:auto_generated.result[2]
result[3] <= add_sub_43j:auto_generated.result[3]
result[4] <= add_sub_43j:auto_generated.result[4]
result[5] <= add_sub_43j:auto_generated.result[5]
result[6] <= add_sub_43j:auto_generated.result[6]
result[7] <= add_sub_43j:auto_generated.result[7]
result[8] <= add_sub_43j:auto_generated.result[8]
result[9] <= add_sub_43j:auto_generated.result[9]
result[10] <= add_sub_43j:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub1|add_sub_43j:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_r2j:auto_generated.dataa[0]
dataa[1] => add_sub_r2j:auto_generated.dataa[1]
dataa[2] => add_sub_r2j:auto_generated.dataa[2]
dataa[3] => add_sub_r2j:auto_generated.dataa[3]
dataa[4] => add_sub_r2j:auto_generated.dataa[4]
dataa[5] => add_sub_r2j:auto_generated.dataa[5]
dataa[6] => add_sub_r2j:auto_generated.dataa[6]
dataa[7] => add_sub_r2j:auto_generated.dataa[7]
datab[0] => add_sub_r2j:auto_generated.datab[0]
datab[1] => add_sub_r2j:auto_generated.datab[1]
datab[2] => add_sub_r2j:auto_generated.datab[2]
datab[3] => add_sub_r2j:auto_generated.datab[3]
datab[4] => add_sub_r2j:auto_generated.datab[4]
datab[5] => add_sub_r2j:auto_generated.datab[5]
datab[6] => add_sub_r2j:auto_generated.datab[6]
datab[7] => add_sub_r2j:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r2j:auto_generated.result[0]
result[1] <= add_sub_r2j:auto_generated.result[1]
result[2] <= add_sub_r2j:auto_generated.result[2]
result[3] <= add_sub_r2j:auto_generated.result[3]
result[4] <= add_sub_r2j:auto_generated.result[4]
result[5] <= add_sub_r2j:auto_generated.result[5]
result[6] <= add_sub_r2j:auto_generated.result[6]
result[7] <= add_sub_r2j:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_add_sub:add_sub3|add_sub_r2j:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_compare:cmpr4
dataa[0] => cmpr_h2i:auto_generated.dataa[0]
dataa[1] => cmpr_h2i:auto_generated.dataa[1]
dataa[2] => cmpr_h2i:auto_generated.dataa[2]
dataa[3] => cmpr_h2i:auto_generated.dataa[3]
dataa[4] => cmpr_h2i:auto_generated.dataa[4]
dataa[5] => cmpr_h2i:auto_generated.dataa[5]
dataa[6] => cmpr_h2i:auto_generated.dataa[6]
dataa[7] => cmpr_h2i:auto_generated.dataa[7]
datab[0] => cmpr_h2i:auto_generated.datab[0]
datab[1] => cmpr_h2i:auto_generated.datab[1]
datab[2] => cmpr_h2i:auto_generated.datab[2]
datab[3] => cmpr_h2i:auto_generated.datab[3]
datab[4] => cmpr_h2i:auto_generated.datab[4]
datab[5] => cmpr_h2i:auto_generated.datab[5]
datab[6] => cmpr_h2i:auto_generated.datab[6]
datab[7] => cmpr_h2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_h2i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|lpm_compare:cmpr4|cmpr_h2i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|Main|Block1:BlockU2|MUL:MUL_inst
clock => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.clock
dataa[0] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[0]
dataa[1] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[1]
dataa[2] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[2]
dataa[3] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[3]
dataa[4] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[4]
dataa[5] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[5]
dataa[6] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[6]
dataa[7] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[7]
dataa[8] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[8]
dataa[9] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[9]
dataa[10] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[10]
dataa[11] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[11]
dataa[12] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[12]
dataa[13] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[13]
dataa[14] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[14]
dataa[15] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[15]
dataa[16] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[16]
dataa[17] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[17]
dataa[18] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[18]
dataa[19] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[19]
dataa[20] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[20]
dataa[21] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[21]
dataa[22] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[22]
dataa[23] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[23]
dataa[24] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[24]
dataa[25] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[25]
dataa[26] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[26]
dataa[27] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[27]
dataa[28] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[28]
dataa[29] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[29]
dataa[30] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[30]
dataa[31] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.dataa[31]
datab[0] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[0]
datab[1] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[1]
datab[2] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[2]
datab[3] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[3]
datab[4] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[4]
datab[5] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[5]
datab[6] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[6]
datab[7] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[7]
datab[8] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[8]
datab[9] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[9]
datab[10] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[10]
datab[11] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[11]
datab[12] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[12]
datab[13] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[13]
datab[14] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[14]
datab[15] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[15]
datab[16] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[16]
datab[17] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[17]
datab[18] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[18]
datab[19] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[19]
datab[20] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[20]
datab[21] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[21]
datab[22] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[22]
datab[23] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[23]
datab[24] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[24]
datab[25] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[25]
datab[26] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[26]
datab[27] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[27]
datab[28] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[28]
datab[29] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[29]
datab[30] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[30]
datab[31] => MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.datab[31]
result[0] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[0]
result[1] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[1]
result[2] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[2]
result[3] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[3]
result[4] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[4]
result[5] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[5]
result[6] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[6]
result[7] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[7]
result[8] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[8]
result[9] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[9]
result[10] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[10]
result[11] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[11]
result[12] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[12]
result[13] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[13]
result[14] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[14]
result[15] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[15]
result[16] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[16]
result[17] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[17]
result[18] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[18]
result[19] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[19]
result[20] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[20]
result[21] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[21]
result[22] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[22]
result[23] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[23]
result[24] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[24]
result[25] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[25]
result[26] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[26]
result[27] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[27]
result[28] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[28]
result[29] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[29]
result[30] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[30]
result[31] <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.result[31]
zero <= MUL_altfp_mult_tao:MUL_altfp_mult_tao_component.zero


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component
clock => lpm_add_sub:exp_add_adder.clock
clock => zero_ff.CLK
clock => sticky_dffe.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w158w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w158w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w164w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w170w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w176w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w182w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w188w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w194w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w200w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w206w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w212w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w222w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w222w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w228w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w234w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w240w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w246w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w252w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w258w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w264w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w270w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w276w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w282w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w87w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w82w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w87w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w82w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w97w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w92w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w107w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w102w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w117w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w127w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w122w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w137w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w132w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w147w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w161w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w161w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w167w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w173w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w179w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w185w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w191w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w197w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w203w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w209w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w215w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w225w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w225w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w231w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w237w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w243w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w249w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w255w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w261w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w267w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w273w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w279w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w285w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w89w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w85w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w89w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w85w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w99w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w95w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w109w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w105w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w119w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w129w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w125w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w139w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w135w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w149w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_ff.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_tdj:auto_generated.dataa[0]
dataa[1] => add_sub_tdj:auto_generated.dataa[1]
dataa[2] => add_sub_tdj:auto_generated.dataa[2]
dataa[3] => add_sub_tdj:auto_generated.dataa[3]
dataa[4] => add_sub_tdj:auto_generated.dataa[4]
dataa[5] => add_sub_tdj:auto_generated.dataa[5]
dataa[6] => add_sub_tdj:auto_generated.dataa[6]
dataa[7] => add_sub_tdj:auto_generated.dataa[7]
dataa[8] => add_sub_tdj:auto_generated.dataa[8]
datab[0] => add_sub_tdj:auto_generated.datab[0]
datab[1] => add_sub_tdj:auto_generated.datab[1]
datab[2] => add_sub_tdj:auto_generated.datab[2]
datab[3] => add_sub_tdj:auto_generated.datab[3]
datab[4] => add_sub_tdj:auto_generated.datab[4]
datab[5] => add_sub_tdj:auto_generated.datab[5]
datab[6] => add_sub_tdj:auto_generated.datab[6]
datab[7] => add_sub_tdj:auto_generated.datab[7]
datab[8] => add_sub_tdj:auto_generated.datab[8]
cin => add_sub_tdj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_tdj:auto_generated.clock
aclr => add_sub_tdj:auto_generated.aclr
clken => add_sub_tdj:auto_generated.clken
result[0] <= add_sub_tdj:auto_generated.result[0]
result[1] <= add_sub_tdj:auto_generated.result[1]
result[2] <= add_sub_tdj:auto_generated.result[2]
result[3] <= add_sub_tdj:auto_generated.result[3]
result[4] <= add_sub_tdj:auto_generated.result[4]
result[5] <= add_sub_tdj:auto_generated.result[5]
result[6] <= add_sub_tdj:auto_generated.result[6]
result[7] <= add_sub_tdj:auto_generated.result[7]
result[8] <= add_sub_tdj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_i5h:auto_generated.dataa[0]
dataa[1] => add_sub_i5h:auto_generated.dataa[1]
dataa[2] => add_sub_i5h:auto_generated.dataa[2]
dataa[3] => add_sub_i5h:auto_generated.dataa[3]
dataa[4] => add_sub_i5h:auto_generated.dataa[4]
dataa[5] => add_sub_i5h:auto_generated.dataa[5]
dataa[6] => add_sub_i5h:auto_generated.dataa[6]
dataa[7] => add_sub_i5h:auto_generated.dataa[7]
dataa[8] => add_sub_i5h:auto_generated.dataa[8]
dataa[9] => add_sub_i5h:auto_generated.dataa[9]
datab[0] => add_sub_i5h:auto_generated.datab[0]
datab[1] => add_sub_i5h:auto_generated.datab[1]
datab[2] => add_sub_i5h:auto_generated.datab[2]
datab[3] => add_sub_i5h:auto_generated.datab[3]
datab[4] => add_sub_i5h:auto_generated.datab[4]
datab[5] => add_sub_i5h:auto_generated.datab[5]
datab[6] => add_sub_i5h:auto_generated.datab[6]
datab[7] => add_sub_i5h:auto_generated.datab[7]
datab[8] => add_sub_i5h:auto_generated.datab[8]
datab[9] => add_sub_i5h:auto_generated.datab[9]
cin => add_sub_i5h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i5h:auto_generated.result[0]
result[1] <= add_sub_i5h:auto_generated.result[1]
result[2] <= add_sub_i5h:auto_generated.result[2]
result[3] <= add_sub_i5h:auto_generated.result[3]
result[4] <= add_sub_i5h:auto_generated.result[4]
result[5] <= add_sub_i5h:auto_generated.result[5]
result[6] <= add_sub_i5h:auto_generated.result[6]
result[7] <= add_sub_i5h:auto_generated.result[7]
result[8] <= add_sub_i5h:auto_generated.result[8]
result[9] <= add_sub_i5h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_uqg:auto_generated.dataa[0]
dataa[1] => add_sub_uqg:auto_generated.dataa[1]
dataa[2] => add_sub_uqg:auto_generated.dataa[2]
dataa[3] => add_sub_uqg:auto_generated.dataa[3]
dataa[4] => add_sub_uqg:auto_generated.dataa[4]
dataa[5] => add_sub_uqg:auto_generated.dataa[5]
dataa[6] => add_sub_uqg:auto_generated.dataa[6]
dataa[7] => add_sub_uqg:auto_generated.dataa[7]
dataa[8] => add_sub_uqg:auto_generated.dataa[8]
dataa[9] => add_sub_uqg:auto_generated.dataa[9]
dataa[10] => add_sub_uqg:auto_generated.dataa[10]
dataa[11] => add_sub_uqg:auto_generated.dataa[11]
dataa[12] => add_sub_uqg:auto_generated.dataa[12]
dataa[13] => add_sub_uqg:auto_generated.dataa[13]
dataa[14] => add_sub_uqg:auto_generated.dataa[14]
dataa[15] => add_sub_uqg:auto_generated.dataa[15]
dataa[16] => add_sub_uqg:auto_generated.dataa[16]
dataa[17] => add_sub_uqg:auto_generated.dataa[17]
dataa[18] => add_sub_uqg:auto_generated.dataa[18]
dataa[19] => add_sub_uqg:auto_generated.dataa[19]
dataa[20] => add_sub_uqg:auto_generated.dataa[20]
dataa[21] => add_sub_uqg:auto_generated.dataa[21]
dataa[22] => add_sub_uqg:auto_generated.dataa[22]
dataa[23] => add_sub_uqg:auto_generated.dataa[23]
dataa[24] => add_sub_uqg:auto_generated.dataa[24]
datab[0] => add_sub_uqg:auto_generated.datab[0]
datab[1] => add_sub_uqg:auto_generated.datab[1]
datab[2] => add_sub_uqg:auto_generated.datab[2]
datab[3] => add_sub_uqg:auto_generated.datab[3]
datab[4] => add_sub_uqg:auto_generated.datab[4]
datab[5] => add_sub_uqg:auto_generated.datab[5]
datab[6] => add_sub_uqg:auto_generated.datab[6]
datab[7] => add_sub_uqg:auto_generated.datab[7]
datab[8] => add_sub_uqg:auto_generated.datab[8]
datab[9] => add_sub_uqg:auto_generated.datab[9]
datab[10] => add_sub_uqg:auto_generated.datab[10]
datab[11] => add_sub_uqg:auto_generated.datab[11]
datab[12] => add_sub_uqg:auto_generated.datab[12]
datab[13] => add_sub_uqg:auto_generated.datab[13]
datab[14] => add_sub_uqg:auto_generated.datab[14]
datab[15] => add_sub_uqg:auto_generated.datab[15]
datab[16] => add_sub_uqg:auto_generated.datab[16]
datab[17] => add_sub_uqg:auto_generated.datab[17]
datab[18] => add_sub_uqg:auto_generated.datab[18]
datab[19] => add_sub_uqg:auto_generated.datab[19]
datab[20] => add_sub_uqg:auto_generated.datab[20]
datab[21] => add_sub_uqg:auto_generated.datab[21]
datab[22] => add_sub_uqg:auto_generated.datab[22]
datab[23] => add_sub_uqg:auto_generated.datab[23]
datab[24] => add_sub_uqg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqg:auto_generated.result[0]
result[1] <= add_sub_uqg:auto_generated.result[1]
result[2] <= add_sub_uqg:auto_generated.result[2]
result[3] <= add_sub_uqg:auto_generated.result[3]
result[4] <= add_sub_uqg:auto_generated.result[4]
result[5] <= add_sub_uqg:auto_generated.result[5]
result[6] <= add_sub_uqg:auto_generated.result[6]
result[7] <= add_sub_uqg:auto_generated.result[7]
result[8] <= add_sub_uqg:auto_generated.result[8]
result[9] <= add_sub_uqg:auto_generated.result[9]
result[10] <= add_sub_uqg:auto_generated.result[10]
result[11] <= add_sub_uqg:auto_generated.result[11]
result[12] <= add_sub_uqg:auto_generated.result[12]
result[13] <= add_sub_uqg:auto_generated.result[13]
result[14] <= add_sub_uqg:auto_generated.result[14]
result[15] <= add_sub_uqg:auto_generated.result[15]
result[16] <= add_sub_uqg:auto_generated.result[16]
result[17] <= add_sub_uqg:auto_generated.result[17]
result[18] <= add_sub_uqg:auto_generated.result[18]
result[19] <= add_sub_uqg:auto_generated.result[19]
result[20] <= add_sub_uqg:auto_generated.result[20]
result[21] <= add_sub_uqg:auto_generated.result[21]
result[22] <= add_sub_uqg:auto_generated.result[22]
result[23] <= add_sub_uqg:auto_generated.result[23]
result[24] <= add_sub_uqg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|Main|Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst
clock => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.clock
dataa[0] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[0]
dataa[1] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[1]
dataa[2] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[2]
dataa[3] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[3]
dataa[4] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[4]
dataa[5] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[5]
dataa[6] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[6]
dataa[7] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[7]
dataa[8] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[8]
dataa[9] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[9]
dataa[10] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[10]
dataa[11] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[11]
dataa[12] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[12]
dataa[13] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[13]
dataa[14] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[14]
dataa[15] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[15]
dataa[16] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[16]
dataa[17] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[17]
dataa[18] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[18]
dataa[19] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[19]
dataa[20] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[20]
dataa[21] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[21]
dataa[22] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[22]
dataa[23] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[23]
dataa[24] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[24]
dataa[25] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[25]
dataa[26] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[26]
dataa[27] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[27]
dataa[28] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[28]
dataa[29] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[29]
dataa[30] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[30]
dataa[31] => CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.dataa[31]
result[0] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[0]
result[1] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[1]
result[2] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[2]
result[3] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[3]
result[4] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[4]
result[5] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[5]
result[6] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[6]
result[7] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[7]
result[8] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[8]
result[9] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[9]
result[10] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[10]
result[11] <= CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component.result[11]


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component
clock => CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6.clock
clock => sign_input_reg4.CLK
clock => sign_input_reg3.CLK
clock => sign_input_reg2.CLK
clock => sign_input_reg1.CLK
clock => power2_value_reg[0].CLK
clock => power2_value_reg[1].CLK
clock => power2_value_reg[2].CLK
clock => power2_value_reg[3].CLK
clock => power2_value_reg[4].CLK
clock => power2_value_reg[5].CLK
clock => max_shift_reg.CLK
clock => max_shift_exceeder_reg.CLK
clock => mantissa_input_reg[0].CLK
clock => mantissa_input_reg[1].CLK
clock => mantissa_input_reg[2].CLK
clock => mantissa_input_reg[3].CLK
clock => mantissa_input_reg[4].CLK
clock => mantissa_input_reg[5].CLK
clock => mantissa_input_reg[6].CLK
clock => mantissa_input_reg[7].CLK
clock => mantissa_input_reg[8].CLK
clock => mantissa_input_reg[9].CLK
clock => mantissa_input_reg[10].CLK
clock => mantissa_input_reg[11].CLK
clock => mantissa_input_reg[12].CLK
clock => mantissa_input_reg[13].CLK
clock => mantissa_input_reg[14].CLK
clock => mantissa_input_reg[15].CLK
clock => mantissa_input_reg[16].CLK
clock => mantissa_input_reg[17].CLK
clock => mantissa_input_reg[18].CLK
clock => mantissa_input_reg[19].CLK
clock => mantissa_input_reg[20].CLK
clock => mantissa_input_reg[21].CLK
clock => mantissa_input_reg[22].CLK
clock => man_or_reg4.CLK
clock => man_or_reg3.CLK
clock => man_or_reg2.CLK
clock => man_or2_reg1.CLK
clock => man_or1_reg1.CLK
clock => lowest_int_sel_reg.CLK
clock => integer_rounded_reg[0].CLK
clock => integer_rounded_reg[1].CLK
clock => integer_rounded_reg[2].CLK
clock => integer_rounded_reg[3].CLK
clock => integer_rounded_reg[4].CLK
clock => integer_rounded_reg[5].CLK
clock => integer_rounded_reg[6].CLK
clock => integer_rounded_reg[7].CLK
clock => integer_rounded_reg[8].CLK
clock => integer_rounded_reg[9].CLK
clock => integer_rounded_reg[10].CLK
clock => integer_result_reg[0].CLK
clock => integer_result_reg[1].CLK
clock => integer_result_reg[2].CLK
clock => integer_result_reg[3].CLK
clock => integer_result_reg[4].CLK
clock => integer_result_reg[5].CLK
clock => integer_result_reg[6].CLK
clock => integer_result_reg[7].CLK
clock => integer_result_reg[8].CLK
clock => integer_result_reg[9].CLK
clock => integer_result_reg[10].CLK
clock => integer_result_reg[11].CLK
clock => int_or_reg3.CLK
clock => int_or_reg2.CLK
clock => int_or1_reg1.CLK
clock => exp_or_reg4.CLK
clock => exp_or_reg3.CLK
clock => exp_or_reg2.CLK
clock => exp_or_reg1.CLK
clock => exp_and_reg4.CLK
clock => exp_and_reg3.CLK
clock => exp_and_reg2.CLK
clock => exp_and_reg1.CLK
clock => exceed_upper_limit_reg4.CLK
clock => exceed_upper_limit_reg3.CLK
clock => exceed_upper_limit_reg2.CLK
clock => exceed_upper_limit_reg1.CLK
clock => equal_upper_limit_reg3.CLK
clock => equal_upper_limit_reg2.CLK
clock => equal_upper_limit_reg1.CLK
clock => dataa_reg[0].CLK
clock => dataa_reg[1].CLK
clock => dataa_reg[2].CLK
clock => dataa_reg[3].CLK
clock => dataa_reg[4].CLK
clock => dataa_reg[5].CLK
clock => dataa_reg[6].CLK
clock => dataa_reg[7].CLK
clock => dataa_reg[8].CLK
clock => dataa_reg[9].CLK
clock => dataa_reg[10].CLK
clock => dataa_reg[11].CLK
clock => dataa_reg[12].CLK
clock => dataa_reg[13].CLK
clock => dataa_reg[14].CLK
clock => dataa_reg[15].CLK
clock => dataa_reg[16].CLK
clock => dataa_reg[17].CLK
clock => dataa_reg[18].CLK
clock => dataa_reg[19].CLK
clock => dataa_reg[20].CLK
clock => dataa_reg[21].CLK
clock => dataa_reg[22].CLK
clock => dataa_reg[23].CLK
clock => dataa_reg[24].CLK
clock => dataa_reg[25].CLK
clock => dataa_reg[26].CLK
clock => dataa_reg[27].CLK
clock => dataa_reg[28].CLK
clock => dataa_reg[29].CLK
clock => dataa_reg[30].CLK
clock => dataa_reg[31].CLK
clock => below_lower_limit2_reg4.CLK
clock => below_lower_limit2_reg3.CLK
clock => below_lower_limit2_reg2.CLK
clock => below_lower_limit2_reg1.CLK
clock => below_lower_limit1_reg3.CLK
clock => below_lower_limit1_reg2.CLK
clock => below_lower_limit1_reg1.CLK
clock => added_power2_reg[0].CLK
clock => added_power2_reg[1].CLK
clock => added_power2_reg[2].CLK
clock => added_power2_reg[3].CLK
clock => added_power2_reg[4].CLK
clock => added_power2_reg[5].CLK
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg[23].DATAIN
dataa[24] => dataa_reg[24].DATAIN
dataa[25] => dataa_reg[25].DATAIN
dataa[26] => dataa_reg[26].DATAIN
dataa[27] => dataa_reg[27].DATAIN
dataa[28] => dataa_reg[28].DATAIN
dataa[29] => dataa_reg[29].DATAIN
dataa[30] => dataa_reg[30].DATAIN
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec5r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[0].IN0
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[1].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[2].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[1].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[3].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[2].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[4].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[3].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[5].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[4].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[6].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[5].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[7].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[6].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[8].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[7].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[9].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[8].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[10].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[9].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[11].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[10].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[12].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[11].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[13].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[12].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[14].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[13].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[15].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[14].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[16].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[15].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[17].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[16].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[18].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[17].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[19].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[18].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[20].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[19].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[21].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[20].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[22].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[21].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[23].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[22].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[24].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[23].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[25].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[24].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[26].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[25].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[27].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[26].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[28].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[27].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[29].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[28].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[30].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[29].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[31].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[30].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[32].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[31].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[33].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[32].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[33].IN0
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[0].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w290w291w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range286w298w299w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[0].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[1].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w311w312w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w319w320w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[0].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[1].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[2].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[3].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w333w334w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w341w342w[33].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_r2j:auto_generated.dataa[0]
dataa[1] => add_sub_r2j:auto_generated.dataa[1]
dataa[2] => add_sub_r2j:auto_generated.dataa[2]
dataa[3] => add_sub_r2j:auto_generated.dataa[3]
dataa[4] => add_sub_r2j:auto_generated.dataa[4]
dataa[5] => add_sub_r2j:auto_generated.dataa[5]
dataa[6] => add_sub_r2j:auto_generated.dataa[6]
dataa[7] => add_sub_r2j:auto_generated.dataa[7]
datab[0] => add_sub_r2j:auto_generated.datab[0]
datab[1] => add_sub_r2j:auto_generated.datab[1]
datab[2] => add_sub_r2j:auto_generated.datab[2]
datab[3] => add_sub_r2j:auto_generated.datab[3]
datab[4] => add_sub_r2j:auto_generated.datab[4]
datab[5] => add_sub_r2j:auto_generated.datab[5]
datab[6] => add_sub_r2j:auto_generated.datab[6]
datab[7] => add_sub_r2j:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_r2j:auto_generated.result[0]
result[1] <= add_sub_r2j:auto_generated.result[1]
result[2] <= add_sub_r2j:auto_generated.result[2]
result[3] <= add_sub_r2j:auto_generated.result[3]
result[4] <= add_sub_r2j:auto_generated.result[4]
result[5] <= add_sub_r2j:auto_generated.result[5]
result[6] <= add_sub_r2j:auto_generated.result[6]
result[7] <= add_sub_r2j:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub4|add_sub_r2j:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_o1j:auto_generated.dataa[0]
dataa[1] => add_sub_o1j:auto_generated.dataa[1]
dataa[2] => add_sub_o1j:auto_generated.dataa[2]
dataa[3] => add_sub_o1j:auto_generated.dataa[3]
dataa[4] => add_sub_o1j:auto_generated.dataa[4]
dataa[5] => add_sub_o1j:auto_generated.dataa[5]
datab[0] => add_sub_o1j:auto_generated.datab[0]
datab[1] => add_sub_o1j:auto_generated.datab[1]
datab[2] => add_sub_o1j:auto_generated.datab[2]
datab[3] => add_sub_o1j:auto_generated.datab[3]
datab[4] => add_sub_o1j:auto_generated.datab[4]
datab[5] => add_sub_o1j:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1j:auto_generated.result[0]
result[1] <= add_sub_o1j:auto_generated.result[1]
result[2] <= add_sub_o1j:auto_generated.result[2]
result[3] <= add_sub_o1j:auto_generated.result[3]
result[4] <= add_sub_o1j:auto_generated.result[4]
result[5] <= add_sub_o1j:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub5|add_sub_o1j:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_vhj:auto_generated.dataa[0]
dataa[1] => add_sub_vhj:auto_generated.dataa[1]
dataa[2] => add_sub_vhj:auto_generated.dataa[2]
dataa[3] => add_sub_vhj:auto_generated.dataa[3]
dataa[4] => add_sub_vhj:auto_generated.dataa[4]
dataa[5] => add_sub_vhj:auto_generated.dataa[5]
dataa[6] => add_sub_vhj:auto_generated.dataa[6]
dataa[7] => add_sub_vhj:auto_generated.dataa[7]
dataa[8] => add_sub_vhj:auto_generated.dataa[8]
dataa[9] => add_sub_vhj:auto_generated.dataa[9]
dataa[10] => add_sub_vhj:auto_generated.dataa[10]
datab[0] => add_sub_vhj:auto_generated.datab[0]
datab[1] => add_sub_vhj:auto_generated.datab[1]
datab[2] => add_sub_vhj:auto_generated.datab[2]
datab[3] => add_sub_vhj:auto_generated.datab[3]
datab[4] => add_sub_vhj:auto_generated.datab[4]
datab[5] => add_sub_vhj:auto_generated.datab[5]
datab[6] => add_sub_vhj:auto_generated.datab[6]
datab[7] => add_sub_vhj:auto_generated.datab[7]
datab[8] => add_sub_vhj:auto_generated.datab[8]
datab[9] => add_sub_vhj:auto_generated.datab[9]
datab[10] => add_sub_vhj:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vhj:auto_generated.result[0]
result[1] <= add_sub_vhj:auto_generated.result[1]
result[2] <= add_sub_vhj:auto_generated.result[2]
result[3] <= add_sub_vhj:auto_generated.result[3]
result[4] <= add_sub_vhj:auto_generated.result[4]
result[5] <= add_sub_vhj:auto_generated.result[5]
result[6] <= add_sub_vhj:auto_generated.result[6]
result[7] <= add_sub_vhj:auto_generated.result[7]
result[8] <= add_sub_vhj:auto_generated.result[8]
result[9] <= add_sub_vhj:auto_generated.result[9]
result[10] <= add_sub_vhj:auto_generated.result[10]
cout <= add_sub_vhj:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub7|add_sub_vhj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_igj:auto_generated.dataa[0]
dataa[1] => add_sub_igj:auto_generated.dataa[1]
dataa[2] => add_sub_igj:auto_generated.dataa[2]
dataa[3] => add_sub_igj:auto_generated.dataa[3]
dataa[4] => add_sub_igj:auto_generated.dataa[4]
datab[0] => add_sub_igj:auto_generated.datab[0]
datab[1] => add_sub_igj:auto_generated.datab[1]
datab[2] => add_sub_igj:auto_generated.datab[2]
datab[3] => add_sub_igj:auto_generated.datab[3]
datab[4] => add_sub_igj:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_igj:auto_generated.result[0]
result[1] <= add_sub_igj:auto_generated.result[1]
result[2] <= add_sub_igj:auto_generated.result[2]
result[3] <= add_sub_igj:auto_generated.result[3]
result[4] <= add_sub_igj:auto_generated.result[4]
cout <= add_sub_igj:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub8|add_sub_igj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_o1j:auto_generated.dataa[0]
dataa[1] => add_sub_o1j:auto_generated.dataa[1]
dataa[2] => add_sub_o1j:auto_generated.dataa[2]
dataa[3] => add_sub_o1j:auto_generated.dataa[3]
dataa[4] => add_sub_o1j:auto_generated.dataa[4]
dataa[5] => add_sub_o1j:auto_generated.dataa[5]
datab[0] => add_sub_o1j:auto_generated.datab[0]
datab[1] => add_sub_o1j:auto_generated.datab[1]
datab[2] => add_sub_o1j:auto_generated.datab[2]
datab[3] => add_sub_o1j:auto_generated.datab[3]
datab[4] => add_sub_o1j:auto_generated.datab[4]
datab[5] => add_sub_o1j:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1j:auto_generated.result[0]
result[1] <= add_sub_o1j:auto_generated.result[1]
result[2] <= add_sub_o1j:auto_generated.result[2]
result[3] <= add_sub_o1j:auto_generated.result[3]
result[4] <= add_sub_o1j:auto_generated.result[4]
result[5] <= add_sub_o1j:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_add_sub:add_sub9|add_sub_o1j:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr1
dataa[0] => cmpr_kci:auto_generated.dataa[0]
dataa[1] => cmpr_kci:auto_generated.dataa[1]
dataa[2] => cmpr_kci:auto_generated.dataa[2]
dataa[3] => cmpr_kci:auto_generated.dataa[3]
dataa[4] => cmpr_kci:auto_generated.dataa[4]
dataa[5] => cmpr_kci:auto_generated.dataa[5]
dataa[6] => cmpr_kci:auto_generated.dataa[6]
dataa[7] => cmpr_kci:auto_generated.dataa[7]
datab[0] => cmpr_kci:auto_generated.datab[0]
datab[1] => cmpr_kci:auto_generated.datab[1]
datab[2] => cmpr_kci:auto_generated.datab[2]
datab[3] => cmpr_kci:auto_generated.datab[3]
datab[4] => cmpr_kci:auto_generated.datab[4]
datab[5] => cmpr_kci:auto_generated.datab[5]
datab[6] => cmpr_kci:auto_generated.datab[6]
datab[7] => cmpr_kci:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kci:auto_generated.aeb
agb <= cmpr_kci:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr1|cmpr_kci:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr2
dataa[0] => cmpr_a2i:auto_generated.dataa[0]
dataa[1] => cmpr_a2i:auto_generated.dataa[1]
dataa[2] => cmpr_a2i:auto_generated.dataa[2]
dataa[3] => cmpr_a2i:auto_generated.dataa[3]
dataa[4] => cmpr_a2i:auto_generated.dataa[4]
dataa[5] => cmpr_a2i:auto_generated.dataa[5]
dataa[6] => cmpr_a2i:auto_generated.dataa[6]
dataa[7] => cmpr_a2i:auto_generated.dataa[7]
datab[0] => cmpr_a2i:auto_generated.datab[0]
datab[1] => cmpr_a2i:auto_generated.datab[1]
datab[2] => cmpr_a2i:auto_generated.datab[2]
datab[3] => cmpr_a2i:auto_generated.datab[3]
datab[4] => cmpr_a2i:auto_generated.datab[4]
datab[5] => cmpr_a2i:auto_generated.datab[5]
datab[6] => cmpr_a2i:auto_generated.datab[6]
datab[7] => cmpr_a2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_a2i:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr2|cmpr_a2i:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr3
dataa[0] => cmpr_h2i:auto_generated.dataa[0]
dataa[1] => cmpr_h2i:auto_generated.dataa[1]
dataa[2] => cmpr_h2i:auto_generated.dataa[2]
dataa[3] => cmpr_h2i:auto_generated.dataa[3]
dataa[4] => cmpr_h2i:auto_generated.dataa[4]
dataa[5] => cmpr_h2i:auto_generated.dataa[5]
dataa[6] => cmpr_h2i:auto_generated.dataa[6]
dataa[7] => cmpr_h2i:auto_generated.dataa[7]
datab[0] => cmpr_h2i:auto_generated.datab[0]
datab[1] => cmpr_h2i:auto_generated.datab[1]
datab[2] => cmpr_h2i:auto_generated.datab[2]
datab[3] => cmpr_h2i:auto_generated.datab[3]
datab[4] => cmpr_h2i:auto_generated.datab[4]
datab[5] => cmpr_h2i:auto_generated.datab[5]
datab[6] => cmpr_h2i:auto_generated.datab[6]
datab[7] => cmpr_h2i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_h2i:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:cmpr3|cmpr_h2i:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_b2i:auto_generated.dataa[0]
dataa[1] => cmpr_b2i:auto_generated.dataa[1]
dataa[2] => cmpr_b2i:auto_generated.dataa[2]
dataa[3] => cmpr_b2i:auto_generated.dataa[3]
dataa[4] => cmpr_b2i:auto_generated.dataa[4]
dataa[5] => cmpr_b2i:auto_generated.dataa[5]
datab[0] => cmpr_b2i:auto_generated.datab[0]
datab[1] => cmpr_b2i:auto_generated.datab[1]
datab[2] => cmpr_b2i:auto_generated.datab[2]
datab[3] => cmpr_b2i:auto_generated.datab[3]
datab[4] => cmpr_b2i:auto_generated.datab[4]
datab[5] => cmpr_b2i:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_b2i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|lpm_compare:max_shift_compare|cmpr_b2i:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1


|Main|Block1:BlockU2|ADSR:ADSR_inst
C => ADDSUB:UADDSUB.clock
C => data1[0].CLK
C => data1[1].CLK
C => data1[2].CLK
C => data1[3].CLK
C => data1[4].CLK
C => data1[5].CLK
C => data1[6].CLK
C => data1[7].CLK
C => data1[8].CLK
C => data1[9].CLK
C => data1[10].CLK
C => data1[11].CLK
C => data1[12].CLK
C => data1[13].CLK
C => data1[14].CLK
C => data1[15].CLK
C => data1[16].CLK
C => data1[17].CLK
C => data1[18].CLK
C => data1[19].CLK
C => data1[20].CLK
C => data1[21].CLK
C => data1[22].CLK
C => data1[23].CLK
C => data1[24].CLK
C => data1[25].CLK
C => data1[26].CLK
C => data1[27].CLK
C => data1[28].CLK
C => data1[29].CLK
C => data1[30].CLK
C => data1[31].CLK
C => data2[0].CLK
C => data2[1].CLK
C => data2[2].CLK
C => data2[3].CLK
C => data2[4].CLK
C => data2[5].CLK
C => data2[6].CLK
C => data2[7].CLK
C => data2[8].CLK
C => data2[9].CLK
C => data2[10].CLK
C => data2[11].CLK
C => data2[12].CLK
C => data2[13].CLK
C => data2[14].CLK
C => data2[15].CLK
C => data2[16].CLK
C => data2[17].CLK
C => data2[18].CLK
C => data2[19].CLK
C => data2[20].CLK
C => data2[21].CLK
C => data2[22].CLK
C => data2[23].CLK
C => data2[24].CLK
C => data2[25].CLK
C => data2[26].CLK
C => data2[27].CLK
C => data2[28].CLK
C => data2[29].CLK
C => data2[30].CLK
C => data2[31].CLK
C => FP[0]~reg0.CLK
C => FP[1]~reg0.CLK
C => FP[2]~reg0.CLK
C => FP[3]~reg0.CLK
C => FP[4]~reg0.CLK
C => FP[5]~reg0.CLK
C => FP[6]~reg0.CLK
C => FP[7]~reg0.CLK
C => FP[8]~reg0.CLK
C => FP[9]~reg0.CLK
C => FP[10]~reg0.CLK
C => FP[11]~reg0.CLK
C => FP[12]~reg0.CLK
C => FP[13]~reg0.CLK
C => FP[14]~reg0.CLK
C => FP[15]~reg0.CLK
C => FP[16]~reg0.CLK
C => FP[17]~reg0.CLK
C => FP[18]~reg0.CLK
C => FP[19]~reg0.CLK
C => FP[20]~reg0.CLK
C => FP[21]~reg0.CLK
C => FP[22]~reg0.CLK
C => FP[23]~reg0.CLK
C => FP[24]~reg0.CLK
C => FP[25]~reg0.CLK
C => FP[26]~reg0.CLK
C => FP[27]~reg0.CLK
C => FP[28]~reg0.CLK
C => FP[29]~reg0.CLK
C => FP[30]~reg0.CLK
C => FP[31]~reg0.CLK
C => add_sub.CLK
C => timer:UTIMER.C
R => timer:UTIMER.R
GATE => timer:UTIMER.GATE
BUSY <= timer:UTIMER.BUSY
ATTACK_TIME[0] => timer:UTIMER.ATTACK_TIME[0]
ATTACK_TIME[1] => timer:UTIMER.ATTACK_TIME[1]
ATTACK_TIME[2] => timer:UTIMER.ATTACK_TIME[2]
ATTACK_TIME[3] => timer:UTIMER.ATTACK_TIME[3]
ATTACK_TIME[4] => timer:UTIMER.ATTACK_TIME[4]
ATTACK_TIME[5] => timer:UTIMER.ATTACK_TIME[5]
ATTACK_TIME[6] => timer:UTIMER.ATTACK_TIME[6]
ATTACK_TIME[7] => timer:UTIMER.ATTACK_TIME[7]
ATTACK_TIME[8] => timer:UTIMER.ATTACK_TIME[8]
ATTACK_TIME[9] => timer:UTIMER.ATTACK_TIME[9]
ATTACK_TIME[10] => timer:UTIMER.ATTACK_TIME[10]
ATTACK_TIME[11] => timer:UTIMER.ATTACK_TIME[11]
ATTACK_TIME[12] => timer:UTIMER.ATTACK_TIME[12]
ATTACK_TIME[13] => timer:UTIMER.ATTACK_TIME[13]
ATTACK_TIME[14] => timer:UTIMER.ATTACK_TIME[14]
ATTACK_TIME[15] => timer:UTIMER.ATTACK_TIME[15]
ATTACK_TIME[16] => timer:UTIMER.ATTACK_TIME[16]
ATTACK_TIME[17] => timer:UTIMER.ATTACK_TIME[17]
ATTACK_TIME[18] => timer:UTIMER.ATTACK_TIME[18]
ATTACK_TIME[19] => timer:UTIMER.ATTACK_TIME[19]
ATTACK_TIME[20] => timer:UTIMER.ATTACK_TIME[20]
ATTACK_TIME[21] => timer:UTIMER.ATTACK_TIME[21]
ATTACK_TIME[22] => timer:UTIMER.ATTACK_TIME[22]
ATTACK_TIME[23] => timer:UTIMER.ATTACK_TIME[23]
ATTACK_TIME[24] => timer:UTIMER.ATTACK_TIME[24]
ATTACK_TIME[25] => timer:UTIMER.ATTACK_TIME[25]
ATTACK_TIME[26] => timer:UTIMER.ATTACK_TIME[26]
ATTACK_TIME[27] => timer:UTIMER.ATTACK_TIME[27]
ATTACK_TIME[28] => timer:UTIMER.ATTACK_TIME[28]
ATTACK_TIME[29] => timer:UTIMER.ATTACK_TIME[29]
ATTACK_TIME[30] => timer:UTIMER.ATTACK_TIME[30]
DECAY_TIME[0] => timer:UTIMER.DECAY_TIME[0]
DECAY_TIME[1] => timer:UTIMER.DECAY_TIME[1]
DECAY_TIME[2] => timer:UTIMER.DECAY_TIME[2]
DECAY_TIME[3] => timer:UTIMER.DECAY_TIME[3]
DECAY_TIME[4] => timer:UTIMER.DECAY_TIME[4]
DECAY_TIME[5] => timer:UTIMER.DECAY_TIME[5]
DECAY_TIME[6] => timer:UTIMER.DECAY_TIME[6]
DECAY_TIME[7] => timer:UTIMER.DECAY_TIME[7]
DECAY_TIME[8] => timer:UTIMER.DECAY_TIME[8]
DECAY_TIME[9] => timer:UTIMER.DECAY_TIME[9]
DECAY_TIME[10] => timer:UTIMER.DECAY_TIME[10]
DECAY_TIME[11] => timer:UTIMER.DECAY_TIME[11]
DECAY_TIME[12] => timer:UTIMER.DECAY_TIME[12]
DECAY_TIME[13] => timer:UTIMER.DECAY_TIME[13]
DECAY_TIME[14] => timer:UTIMER.DECAY_TIME[14]
DECAY_TIME[15] => timer:UTIMER.DECAY_TIME[15]
DECAY_TIME[16] => timer:UTIMER.DECAY_TIME[16]
DECAY_TIME[17] => timer:UTIMER.DECAY_TIME[17]
DECAY_TIME[18] => timer:UTIMER.DECAY_TIME[18]
DECAY_TIME[19] => timer:UTIMER.DECAY_TIME[19]
DECAY_TIME[20] => timer:UTIMER.DECAY_TIME[20]
DECAY_TIME[21] => timer:UTIMER.DECAY_TIME[21]
DECAY_TIME[22] => timer:UTIMER.DECAY_TIME[22]
DECAY_TIME[23] => timer:UTIMER.DECAY_TIME[23]
DECAY_TIME[24] => timer:UTIMER.DECAY_TIME[24]
DECAY_TIME[25] => timer:UTIMER.DECAY_TIME[25]
DECAY_TIME[26] => timer:UTIMER.DECAY_TIME[26]
DECAY_TIME[27] => timer:UTIMER.DECAY_TIME[27]
DECAY_TIME[28] => timer:UTIMER.DECAY_TIME[28]
DECAY_TIME[29] => timer:UTIMER.DECAY_TIME[29]
DECAY_TIME[30] => timer:UTIMER.DECAY_TIME[30]
RELEASE_TIME[0] => timer:UTIMER.RELEASE_TIME[0]
RELEASE_TIME[1] => timer:UTIMER.RELEASE_TIME[1]
RELEASE_TIME[2] => timer:UTIMER.RELEASE_TIME[2]
RELEASE_TIME[3] => timer:UTIMER.RELEASE_TIME[3]
RELEASE_TIME[4] => timer:UTIMER.RELEASE_TIME[4]
RELEASE_TIME[5] => timer:UTIMER.RELEASE_TIME[5]
RELEASE_TIME[6] => timer:UTIMER.RELEASE_TIME[6]
RELEASE_TIME[7] => timer:UTIMER.RELEASE_TIME[7]
RELEASE_TIME[8] => timer:UTIMER.RELEASE_TIME[8]
RELEASE_TIME[9] => timer:UTIMER.RELEASE_TIME[9]
RELEASE_TIME[10] => timer:UTIMER.RELEASE_TIME[10]
RELEASE_TIME[11] => timer:UTIMER.RELEASE_TIME[11]
RELEASE_TIME[12] => timer:UTIMER.RELEASE_TIME[12]
RELEASE_TIME[13] => timer:UTIMER.RELEASE_TIME[13]
RELEASE_TIME[14] => timer:UTIMER.RELEASE_TIME[14]
RELEASE_TIME[15] => timer:UTIMER.RELEASE_TIME[15]
RELEASE_TIME[16] => timer:UTIMER.RELEASE_TIME[16]
RELEASE_TIME[17] => timer:UTIMER.RELEASE_TIME[17]
RELEASE_TIME[18] => timer:UTIMER.RELEASE_TIME[18]
RELEASE_TIME[19] => timer:UTIMER.RELEASE_TIME[19]
RELEASE_TIME[20] => timer:UTIMER.RELEASE_TIME[20]
RELEASE_TIME[21] => timer:UTIMER.RELEASE_TIME[21]
RELEASE_TIME[22] => timer:UTIMER.RELEASE_TIME[22]
RELEASE_TIME[23] => timer:UTIMER.RELEASE_TIME[23]
RELEASE_TIME[24] => timer:UTIMER.RELEASE_TIME[24]
RELEASE_TIME[25] => timer:UTIMER.RELEASE_TIME[25]
RELEASE_TIME[26] => timer:UTIMER.RELEASE_TIME[26]
RELEASE_TIME[27] => timer:UTIMER.RELEASE_TIME[27]
RELEASE_TIME[28] => timer:UTIMER.RELEASE_TIME[28]
RELEASE_TIME[29] => timer:UTIMER.RELEASE_TIME[29]
RELEASE_TIME[30] => timer:UTIMER.RELEASE_TIME[30]
ATTACK_DELTA[0] => Mux64.IN2
ATTACK_DELTA[1] => Mux63.IN2
ATTACK_DELTA[2] => Mux62.IN2
ATTACK_DELTA[3] => Mux61.IN2
ATTACK_DELTA[4] => Mux60.IN2
ATTACK_DELTA[5] => Mux59.IN2
ATTACK_DELTA[6] => Mux58.IN2
ATTACK_DELTA[7] => Mux57.IN2
ATTACK_DELTA[8] => Mux56.IN2
ATTACK_DELTA[9] => Mux55.IN2
ATTACK_DELTA[10] => Mux54.IN2
ATTACK_DELTA[11] => Mux53.IN2
ATTACK_DELTA[12] => Mux52.IN2
ATTACK_DELTA[13] => Mux51.IN2
ATTACK_DELTA[14] => Mux50.IN2
ATTACK_DELTA[15] => Mux49.IN2
ATTACK_DELTA[16] => Mux48.IN2
ATTACK_DELTA[17] => Mux47.IN2
ATTACK_DELTA[18] => Mux46.IN2
ATTACK_DELTA[19] => Mux45.IN2
ATTACK_DELTA[20] => Mux44.IN2
ATTACK_DELTA[21] => Mux43.IN2
ATTACK_DELTA[22] => Mux42.IN2
ATTACK_DELTA[23] => Mux41.IN2
ATTACK_DELTA[24] => Mux40.IN2
ATTACK_DELTA[25] => Mux39.IN2
ATTACK_DELTA[26] => Mux38.IN2
ATTACK_DELTA[27] => Mux37.IN2
ATTACK_DELTA[28] => Mux36.IN2
ATTACK_DELTA[29] => Mux35.IN2
ATTACK_DELTA[30] => Mux34.IN2
ATTACK_DELTA[31] => Mux33.IN2
DECAY_DELTA[0] => Mux64.IN3
DECAY_DELTA[1] => Mux63.IN3
DECAY_DELTA[2] => Mux62.IN3
DECAY_DELTA[3] => Mux61.IN3
DECAY_DELTA[4] => Mux60.IN3
DECAY_DELTA[5] => Mux59.IN3
DECAY_DELTA[6] => Mux58.IN3
DECAY_DELTA[7] => Mux57.IN3
DECAY_DELTA[8] => Mux56.IN3
DECAY_DELTA[9] => Mux55.IN3
DECAY_DELTA[10] => Mux54.IN3
DECAY_DELTA[11] => Mux53.IN3
DECAY_DELTA[12] => Mux52.IN3
DECAY_DELTA[13] => Mux51.IN3
DECAY_DELTA[14] => Mux50.IN3
DECAY_DELTA[15] => Mux49.IN3
DECAY_DELTA[16] => Mux48.IN3
DECAY_DELTA[17] => Mux47.IN3
DECAY_DELTA[18] => Mux46.IN3
DECAY_DELTA[19] => Mux45.IN3
DECAY_DELTA[20] => Mux44.IN3
DECAY_DELTA[21] => Mux43.IN3
DECAY_DELTA[22] => Mux42.IN3
DECAY_DELTA[23] => Mux41.IN3
DECAY_DELTA[24] => Mux40.IN3
DECAY_DELTA[25] => Mux39.IN3
DECAY_DELTA[26] => Mux38.IN3
DECAY_DELTA[27] => Mux37.IN3
DECAY_DELTA[28] => Mux36.IN3
DECAY_DELTA[29] => Mux35.IN3
DECAY_DELTA[30] => Mux34.IN3
DECAY_DELTA[31] => Mux33.IN3
SUSTAIN_LEVEL[0] => ~NO_FANOUT~
SUSTAIN_LEVEL[1] => ~NO_FANOUT~
SUSTAIN_LEVEL[2] => ~NO_FANOUT~
SUSTAIN_LEVEL[3] => ~NO_FANOUT~
SUSTAIN_LEVEL[4] => ~NO_FANOUT~
SUSTAIN_LEVEL[5] => ~NO_FANOUT~
SUSTAIN_LEVEL[6] => ~NO_FANOUT~
SUSTAIN_LEVEL[7] => ~NO_FANOUT~
SUSTAIN_LEVEL[8] => ~NO_FANOUT~
SUSTAIN_LEVEL[9] => ~NO_FANOUT~
SUSTAIN_LEVEL[10] => ~NO_FANOUT~
SUSTAIN_LEVEL[11] => ~NO_FANOUT~
SUSTAIN_LEVEL[12] => ~NO_FANOUT~
SUSTAIN_LEVEL[13] => ~NO_FANOUT~
SUSTAIN_LEVEL[14] => ~NO_FANOUT~
SUSTAIN_LEVEL[15] => ~NO_FANOUT~
SUSTAIN_LEVEL[16] => ~NO_FANOUT~
SUSTAIN_LEVEL[17] => ~NO_FANOUT~
SUSTAIN_LEVEL[18] => ~NO_FANOUT~
SUSTAIN_LEVEL[19] => ~NO_FANOUT~
SUSTAIN_LEVEL[20] => ~NO_FANOUT~
SUSTAIN_LEVEL[21] => ~NO_FANOUT~
SUSTAIN_LEVEL[22] => ~NO_FANOUT~
SUSTAIN_LEVEL[23] => ~NO_FANOUT~
SUSTAIN_LEVEL[24] => ~NO_FANOUT~
SUSTAIN_LEVEL[25] => ~NO_FANOUT~
SUSTAIN_LEVEL[26] => ~NO_FANOUT~
SUSTAIN_LEVEL[27] => ~NO_FANOUT~
SUSTAIN_LEVEL[28] => ~NO_FANOUT~
SUSTAIN_LEVEL[29] => ~NO_FANOUT~
SUSTAIN_LEVEL[30] => ~NO_FANOUT~
SUSTAIN_LEVEL[31] => ~NO_FANOUT~
RELEASE_DELTA[0] => Mux64.IN4
RELEASE_DELTA[1] => Mux63.IN4
RELEASE_DELTA[2] => Mux62.IN4
RELEASE_DELTA[3] => Mux61.IN4
RELEASE_DELTA[4] => Mux60.IN4
RELEASE_DELTA[5] => Mux59.IN4
RELEASE_DELTA[6] => Mux58.IN4
RELEASE_DELTA[7] => Mux57.IN4
RELEASE_DELTA[8] => Mux56.IN4
RELEASE_DELTA[9] => Mux55.IN4
RELEASE_DELTA[10] => Mux54.IN4
RELEASE_DELTA[11] => Mux53.IN4
RELEASE_DELTA[12] => Mux52.IN4
RELEASE_DELTA[13] => Mux51.IN4
RELEASE_DELTA[14] => Mux50.IN4
RELEASE_DELTA[15] => Mux49.IN4
RELEASE_DELTA[16] => Mux48.IN4
RELEASE_DELTA[17] => Mux47.IN4
RELEASE_DELTA[18] => Mux46.IN4
RELEASE_DELTA[19] => Mux45.IN4
RELEASE_DELTA[20] => Mux44.IN4
RELEASE_DELTA[21] => Mux43.IN4
RELEASE_DELTA[22] => Mux42.IN4
RELEASE_DELTA[23] => Mux41.IN4
RELEASE_DELTA[24] => Mux40.IN4
RELEASE_DELTA[25] => Mux39.IN4
RELEASE_DELTA[26] => Mux38.IN4
RELEASE_DELTA[27] => Mux37.IN4
RELEASE_DELTA[28] => Mux36.IN4
RELEASE_DELTA[29] => Mux35.IN4
RELEASE_DELTA[30] => Mux34.IN4
RELEASE_DELTA[31] => Mux33.IN4
FP[0] <= FP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[1] <= FP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[2] <= FP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[3] <= FP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[4] <= FP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[5] <= FP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[6] <= FP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[7] <= FP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[8] <= FP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[9] <= FP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[10] <= FP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[11] <= FP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[12] <= FP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[13] <= FP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[14] <= FP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[15] <= FP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[16] <= FP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[17] <= FP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[18] <= FP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[19] <= FP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[20] <= FP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[21] <= FP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[22] <= FP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[23] <= FP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[24] <= FP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[25] <= FP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[26] <= FP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[27] <= FP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[28] <= FP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[29] <= FP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[30] <= FP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FP[31] <= FP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB
add_sub => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.add_sub
clock => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.clock
dataa[0] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[0]
dataa[1] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[1]
dataa[2] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[2]
dataa[3] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[3]
dataa[4] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[4]
dataa[5] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[5]
dataa[6] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[6]
dataa[7] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[7]
dataa[8] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[8]
dataa[9] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[9]
dataa[10] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[10]
dataa[11] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[11]
dataa[12] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[12]
dataa[13] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[13]
dataa[14] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[14]
dataa[15] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[15]
dataa[16] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[16]
dataa[17] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[17]
dataa[18] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[18]
dataa[19] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[19]
dataa[20] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[20]
dataa[21] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[21]
dataa[22] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[22]
dataa[23] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[23]
dataa[24] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[24]
dataa[25] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[25]
dataa[26] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[26]
dataa[27] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[27]
dataa[28] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[28]
dataa[29] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[29]
dataa[30] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[30]
dataa[31] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.dataa[31]
datab[0] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[0]
datab[1] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[1]
datab[2] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[2]
datab[3] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[3]
datab[4] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[4]
datab[5] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[5]
datab[6] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[6]
datab[7] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[7]
datab[8] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[8]
datab[9] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[9]
datab[10] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[10]
datab[11] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[11]
datab[12] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[12]
datab[13] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[13]
datab[14] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[14]
datab[15] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[15]
datab[16] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[16]
datab[17] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[17]
datab[18] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[18]
datab[19] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[19]
datab[20] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[20]
datab[21] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[21]
datab[22] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[22]
datab[23] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[23]
datab[24] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[24]
datab[25] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[25]
datab[26] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[26]
datab[27] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[27]
datab[28] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[28]
datab[29] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[29]
datab[30] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[30]
datab[31] => ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.datab[31]
result[0] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[0]
result[1] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[1]
result[2] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[2]
result[3] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[3]
result[4] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[4]
result[5] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[5]
result[6] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[6]
result[7] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[7]
result[8] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[8]
result[9] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[9]
result[10] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[10]
result[11] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[11]
result[12] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[12]
result[13] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[13]
result[14] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[14]
result[15] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[15]
result[16] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[16]
result[17] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[17]
result[18] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[18]
result[19] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[19]
result[20] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[20]
result[21] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[21]
result[22] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[22]
result[23] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[23]
result[24] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[24]
result[25] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[25]
result[26] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[26]
result[27] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[27]
result[28] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[28]
result[29] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[29]
result[30] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[30]
result[31] <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.result[31]
zero <= ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component
add_sub => wire_w_lg_aligned_datab_sign_dffe15_wo336w[0].IN0
add_sub => add_sub_dffe1.DATAIN
clock => ADDSUB_altbarrel_shift_35e:lbarrel_shift.clock
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => zero_flag_n_dffe5.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => add_sub_dffe1.CLK
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => wire_w_lg_w_lg_input_datab_infinite_dffe15_wo339w340w[0].IN1
dataa[31] => dataa_sign_dffe1.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => wire_w_lg_aligned_datab_sign_dffe15_wo336w[0].IN1
datab[31] => datab_sign_dffe1.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero_flag_n_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w689w690w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range685w697w698w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w710w711w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range706w718w719w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w732w733w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range728w740w741w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w754w755w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range750w762w763w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w776w777w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range772w784w785w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_olb:rbarrel_shift
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w807w808w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range799w803w804w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w828w829w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range820w824w825w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w850w851w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range842w846w847w[25].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w872w873w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[0].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[1].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[2].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[3].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[4].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[5].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[6].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[7].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[8].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[9].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[10].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[11].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[12].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[13].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[14].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[15].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[16].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[17].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[18].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[19].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[20].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[21].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[22].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[23].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[24].IN1
distance[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range864w868w869w[25].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w894w895w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[0].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[1].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[2].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[3].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[4].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[5].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[6].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[7].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[8].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[9].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[16].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[17].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[18].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[19].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[20].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[21].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24].IN1
distance[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25].IN1
result[0] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w901w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range886w890w891w[25].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt
data[0] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[0]
data[1] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[1]
data[2] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[2]
data[3] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[3]
data[4] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[4]
data[5] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[5]
data[6] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[6]
data[7] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[7]
data[8] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[8]
data[9] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[9]
data[10] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[10]
data[11] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[11]
data[12] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[12]
data[13] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[13]
data[14] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[14]
data[15] => ADDSUB_altpriority_encoder_r08:altpriority_encoder7.data[15]
data[16] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[0]
data[17] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[1]
data[18] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[2]
data[19] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[3]
data[20] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[4]
data[21] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[5]
data[22] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[6]
data[23] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[7]
data[24] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[8]
data[25] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[9]
data[26] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[10]
data[27] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[11]
data[28] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[12]
data[29] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[13]
data[30] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[14]
data[31] => ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.data[15]
q[0] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder8_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= ADDSUB_altpriority_encoder_rf8:altpriority_encoder8.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7
data[0] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => ADDSUB_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => ADDSUB_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero920w921w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_be8:altpriority_encoder10.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_be8:altpriority_encoder10|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9
data[0] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => ADDSUB_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero955w956w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero955w956w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder16.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15
data[0] => ADDSUB_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => ADDSUB_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero964w965w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder18.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15|ADDSUB_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_r08:altpriority_encoder7|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9|ADDSUB_altpriority_encoder_6e8:altpriority_encoder16|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8
data[0] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => ADDSUB_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => ADDSUB_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero976w977w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder19|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20
data[0] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero929w930w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12
data[0] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero939w940w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8|ADDSUB_altpriority_encoder_be8:altpriority_encoder20|ADDSUB_altpriority_encoder_6e8:altpriority_encoder12|ADDSUB_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt
data[0] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[0]
data[1] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[1]
data[2] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[2]
data[3] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[3]
data[4] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[4]
data[5] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[5]
data[6] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[6]
data[7] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[7]
data[8] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[8]
data[9] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[9]
data[10] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[10]
data[11] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[11]
data[12] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[12]
data[13] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[13]
data[14] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[14]
data[15] => ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.data[15]
data[16] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[0]
data[17] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[1]
data[18] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[2]
data[19] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[3]
data[20] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[4]
data[21] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[5]
data[22] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[6]
data[23] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[7]
data[24] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[8]
data[25] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[9]
data[26] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[10]
data[27] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[11]
data[28] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[12]
data[29] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[13]
data[30] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[14]
data[31] => ADDSUB_altpriority_encoder_f48:altpriority_encoder22.data[15]
q[0] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= wire_altpriority_encoder21_w_lg_w_lg_zero986w987w.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= ADDSUB_altpriority_encoder_fj8:altpriority_encoder21.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21
data[0] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero995w996w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21|ADDSUB_altpriority_encoder_vh8:altpriority_encoder24|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22
data[0] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => ADDSUB_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1032w1033w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= ADDSUB_altpriority_encoder_vh8:altpriority_encoder29.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero1005w1006w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_vh8:altpriority_encoder29|ADDSUB_altpriority_encoder_qh8:altpriority_encoder26|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30
data[0] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => ADDSUB_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1041w1042w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1041w1042w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= ADDSUB_altpriority_encoder_qh8:altpriority_encoder31.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1015w1016w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_qh8:altpriority_encoder31|ADDSUB_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32
data[0] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => ADDSUB_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => ADDSUB_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1050w1051w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= ADDSUB_altpriority_encoder_nh8:altpriority_encoder33.zero


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32|ADDSUB_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt|ADDSUB_altpriority_encoder_f48:altpriority_encoder22|ADDSUB_altpriority_encoder_v28:altpriority_encoder30|ADDSUB_altpriority_encoder_q28:altpriority_encoder32|ADDSUB_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_lcg:auto_generated.dataa[0]
dataa[1] => add_sub_lcg:auto_generated.dataa[1]
dataa[2] => add_sub_lcg:auto_generated.dataa[2]
dataa[3] => add_sub_lcg:auto_generated.dataa[3]
dataa[4] => add_sub_lcg:auto_generated.dataa[4]
dataa[5] => add_sub_lcg:auto_generated.dataa[5]
dataa[6] => add_sub_lcg:auto_generated.dataa[6]
dataa[7] => add_sub_lcg:auto_generated.dataa[7]
dataa[8] => add_sub_lcg:auto_generated.dataa[8]
datab[0] => add_sub_lcg:auto_generated.datab[0]
datab[1] => add_sub_lcg:auto_generated.datab[1]
datab[2] => add_sub_lcg:auto_generated.datab[2]
datab[3] => add_sub_lcg:auto_generated.datab[3]
datab[4] => add_sub_lcg:auto_generated.datab[4]
datab[5] => add_sub_lcg:auto_generated.datab[5]
datab[6] => add_sub_lcg:auto_generated.datab[6]
datab[7] => add_sub_lcg:auto_generated.datab[7]
datab[8] => add_sub_lcg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_lcg:auto_generated.result[0]
result[1] <= add_sub_lcg:auto_generated.result[1]
result[2] <= add_sub_lcg:auto_generated.result[2]
result[3] <= add_sub_lcg:auto_generated.result[3]
result[4] <= add_sub_lcg:auto_generated.result[4]
result[5] <= add_sub_lcg:auto_generated.result[5]
result[6] <= add_sub_lcg:auto_generated.result[6]
result[7] <= add_sub_lcg:auto_generated.result[7]
result[8] <= add_sub_lcg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_icg:auto_generated.dataa[0]
dataa[1] => add_sub_icg:auto_generated.dataa[1]
dataa[2] => add_sub_icg:auto_generated.dataa[2]
dataa[3] => add_sub_icg:auto_generated.dataa[3]
dataa[4] => add_sub_icg:auto_generated.dataa[4]
dataa[5] => add_sub_icg:auto_generated.dataa[5]
datab[0] => add_sub_icg:auto_generated.datab[0]
datab[1] => add_sub_icg:auto_generated.datab[1]
datab[2] => add_sub_icg:auto_generated.datab[2]
datab[3] => add_sub_icg:auto_generated.datab[3]
datab[4] => add_sub_icg:auto_generated.datab[4]
datab[5] => add_sub_icg:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_icg:auto_generated.result[0]
result[1] <= add_sub_icg:auto_generated.result[1]
result[2] <= add_sub_icg:auto_generated.result[2]
result[3] <= add_sub_icg:auto_generated.result[3]
result[4] <= add_sub_icg:auto_generated.result[4]
result[5] <= add_sub_icg:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_kpj:auto_generated.dataa[0]
dataa[1] => add_sub_kpj:auto_generated.dataa[1]
dataa[2] => add_sub_kpj:auto_generated.dataa[2]
dataa[3] => add_sub_kpj:auto_generated.dataa[3]
dataa[4] => add_sub_kpj:auto_generated.dataa[4]
dataa[5] => add_sub_kpj:auto_generated.dataa[5]
dataa[6] => add_sub_kpj:auto_generated.dataa[6]
dataa[7] => add_sub_kpj:auto_generated.dataa[7]
dataa[8] => add_sub_kpj:auto_generated.dataa[8]
datab[0] => add_sub_kpj:auto_generated.datab[0]
datab[1] => add_sub_kpj:auto_generated.datab[1]
datab[2] => add_sub_kpj:auto_generated.datab[2]
datab[3] => add_sub_kpj:auto_generated.datab[3]
datab[4] => add_sub_kpj:auto_generated.datab[4]
datab[5] => add_sub_kpj:auto_generated.datab[5]
datab[6] => add_sub_kpj:auto_generated.datab[6]
datab[7] => add_sub_kpj:auto_generated.datab[7]
datab[8] => add_sub_kpj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_kpj:auto_generated.clock
aclr => add_sub_kpj:auto_generated.aclr
clken => add_sub_kpj:auto_generated.clken
result[0] <= add_sub_kpj:auto_generated.result[0]
result[1] <= add_sub_kpj:auto_generated.result[1]
result[2] <= add_sub_kpj:auto_generated.result[2]
result[3] <= add_sub_kpj:auto_generated.result[3]
result[4] <= add_sub_kpj:auto_generated.result[4]
result[5] <= add_sub_kpj:auto_generated.result[5]
result[6] <= add_sub_kpj:auto_generated.result[6]
result[7] <= add_sub_kpj:auto_generated.result[7]
result[8] <= add_sub_kpj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_kbg:auto_generated.dataa[0]
dataa[1] => add_sub_kbg:auto_generated.dataa[1]
dataa[2] => add_sub_kbg:auto_generated.dataa[2]
dataa[3] => add_sub_kbg:auto_generated.dataa[3]
dataa[4] => add_sub_kbg:auto_generated.dataa[4]
dataa[5] => add_sub_kbg:auto_generated.dataa[5]
dataa[6] => add_sub_kbg:auto_generated.dataa[6]
dataa[7] => add_sub_kbg:auto_generated.dataa[7]
dataa[8] => add_sub_kbg:auto_generated.dataa[8]
datab[0] => add_sub_kbg:auto_generated.datab[0]
datab[1] => add_sub_kbg:auto_generated.datab[1]
datab[2] => add_sub_kbg:auto_generated.datab[2]
datab[3] => add_sub_kbg:auto_generated.datab[3]
datab[4] => add_sub_kbg:auto_generated.datab[4]
datab[5] => add_sub_kbg:auto_generated.datab[5]
datab[6] => add_sub_kbg:auto_generated.datab[6]
datab[7] => add_sub_kbg:auto_generated.datab[7]
datab[8] => add_sub_kbg:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_kbg:auto_generated.result[0]
result[1] <= add_sub_kbg:auto_generated.result[1]
result[2] <= add_sub_kbg:auto_generated.result[2]
result[3] <= add_sub_kbg:auto_generated.result[3]
result[4] <= add_sub_kbg:auto_generated.result[4]
result[5] <= add_sub_kbg:auto_generated.result[5]
result[6] <= add_sub_kbg:auto_generated.result[6]
result[7] <= add_sub_kbg:auto_generated.result[7]
result[8] <= add_sub_kbg:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_3ql:auto_generated.dataa[0]
dataa[1] => add_sub_3ql:auto_generated.dataa[1]
dataa[2] => add_sub_3ql:auto_generated.dataa[2]
dataa[3] => add_sub_3ql:auto_generated.dataa[3]
dataa[4] => add_sub_3ql:auto_generated.dataa[4]
dataa[5] => add_sub_3ql:auto_generated.dataa[5]
dataa[6] => add_sub_3ql:auto_generated.dataa[6]
dataa[7] => add_sub_3ql:auto_generated.dataa[7]
dataa[8] => add_sub_3ql:auto_generated.dataa[8]
dataa[9] => add_sub_3ql:auto_generated.dataa[9]
dataa[10] => add_sub_3ql:auto_generated.dataa[10]
dataa[11] => add_sub_3ql:auto_generated.dataa[11]
dataa[12] => add_sub_3ql:auto_generated.dataa[12]
dataa[13] => add_sub_3ql:auto_generated.dataa[13]
datab[0] => add_sub_3ql:auto_generated.datab[0]
datab[1] => add_sub_3ql:auto_generated.datab[1]
datab[2] => add_sub_3ql:auto_generated.datab[2]
datab[3] => add_sub_3ql:auto_generated.datab[3]
datab[4] => add_sub_3ql:auto_generated.datab[4]
datab[5] => add_sub_3ql:auto_generated.datab[5]
datab[6] => add_sub_3ql:auto_generated.datab[6]
datab[7] => add_sub_3ql:auto_generated.datab[7]
datab[8] => add_sub_3ql:auto_generated.datab[8]
datab[9] => add_sub_3ql:auto_generated.datab[9]
datab[10] => add_sub_3ql:auto_generated.datab[10]
datab[11] => add_sub_3ql:auto_generated.datab[11]
datab[12] => add_sub_3ql:auto_generated.datab[12]
datab[13] => add_sub_3ql:auto_generated.datab[13]
cin => add_sub_3ql:auto_generated.cin
add_sub => add_sub_3ql:auto_generated.add_sub
clock => add_sub_3ql:auto_generated.clock
aclr => add_sub_3ql:auto_generated.aclr
clken => add_sub_3ql:auto_generated.clken
result[0] <= add_sub_3ql:auto_generated.result[0]
result[1] <= add_sub_3ql:auto_generated.result[1]
result[2] <= add_sub_3ql:auto_generated.result[2]
result[3] <= add_sub_3ql:auto_generated.result[3]
result[4] <= add_sub_3ql:auto_generated.result[4]
result[5] <= add_sub_3ql:auto_generated.result[5]
result[6] <= add_sub_3ql:auto_generated.result[6]
result[7] <= add_sub_3ql:auto_generated.result[7]
result[8] <= add_sub_3ql:auto_generated.result[8]
result[9] <= add_sub_3ql:auto_generated.result[9]
result[10] <= add_sub_3ql:auto_generated.result[10]
result[11] <= add_sub_3ql:auto_generated.result[11]
result[12] <= add_sub_3ql:auto_generated.result[12]
result[13] <= add_sub_3ql:auto_generated.result[13]
cout <= add_sub_3ql:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => cout_regr.CLK
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
cout <= cout_regr.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_8bl:auto_generated.dataa[0]
dataa[1] => add_sub_8bl:auto_generated.dataa[1]
dataa[2] => add_sub_8bl:auto_generated.dataa[2]
dataa[3] => add_sub_8bl:auto_generated.dataa[3]
dataa[4] => add_sub_8bl:auto_generated.dataa[4]
dataa[5] => add_sub_8bl:auto_generated.dataa[5]
dataa[6] => add_sub_8bl:auto_generated.dataa[6]
dataa[7] => add_sub_8bl:auto_generated.dataa[7]
dataa[8] => add_sub_8bl:auto_generated.dataa[8]
dataa[9] => add_sub_8bl:auto_generated.dataa[9]
dataa[10] => add_sub_8bl:auto_generated.dataa[10]
dataa[11] => add_sub_8bl:auto_generated.dataa[11]
dataa[12] => add_sub_8bl:auto_generated.dataa[12]
dataa[13] => add_sub_8bl:auto_generated.dataa[13]
datab[0] => add_sub_8bl:auto_generated.datab[0]
datab[1] => add_sub_8bl:auto_generated.datab[1]
datab[2] => add_sub_8bl:auto_generated.datab[2]
datab[3] => add_sub_8bl:auto_generated.datab[3]
datab[4] => add_sub_8bl:auto_generated.datab[4]
datab[5] => add_sub_8bl:auto_generated.datab[5]
datab[6] => add_sub_8bl:auto_generated.datab[6]
datab[7] => add_sub_8bl:auto_generated.datab[7]
datab[8] => add_sub_8bl:auto_generated.datab[8]
datab[9] => add_sub_8bl:auto_generated.datab[9]
datab[10] => add_sub_8bl:auto_generated.datab[10]
datab[11] => add_sub_8bl:auto_generated.datab[11]
datab[12] => add_sub_8bl:auto_generated.datab[12]
datab[13] => add_sub_8bl:auto_generated.datab[13]
cin => add_sub_8bl:auto_generated.cin
add_sub => add_sub_8bl:auto_generated.add_sub
clock => add_sub_8bl:auto_generated.clock
aclr => add_sub_8bl:auto_generated.aclr
clken => add_sub_8bl:auto_generated.clken
result[0] <= add_sub_8bl:auto_generated.result[0]
result[1] <= add_sub_8bl:auto_generated.result[1]
result[2] <= add_sub_8bl:auto_generated.result[2]
result[3] <= add_sub_8bl:auto_generated.result[3]
result[4] <= add_sub_8bl:auto_generated.result[4]
result[5] <= add_sub_8bl:auto_generated.result[5]
result[6] <= add_sub_8bl:auto_generated.result[6]
result[7] <= add_sub_8bl:auto_generated.result[7]
result[8] <= add_sub_8bl:auto_generated.result[8]
result[9] <= add_sub_8bl:auto_generated.result[9]
result[10] <= add_sub_8bl:auto_generated.result[10]
result[11] <= add_sub_8bl:auto_generated.result[11]
result[12] <= add_sub_8bl:auto_generated.result[12]
result[13] <= add_sub_8bl:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated
aclr => ~NO_FANOUT~
add_sub => _.IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => lcell_ffa[13].CLK
clock => lcell_ffa[12].CLK
clock => lcell_ffa[11].CLK
clock => lcell_ffa[10].CLK
clock => lcell_ffa[9].CLK
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= lcell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= lcell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= lcell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= lcell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= lcell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_qrg:auto_generated.dataa[0]
dataa[1] => add_sub_qrg:auto_generated.dataa[1]
dataa[2] => add_sub_qrg:auto_generated.dataa[2]
dataa[3] => add_sub_qrg:auto_generated.dataa[3]
dataa[4] => add_sub_qrg:auto_generated.dataa[4]
dataa[5] => add_sub_qrg:auto_generated.dataa[5]
dataa[6] => add_sub_qrg:auto_generated.dataa[6]
dataa[7] => add_sub_qrg:auto_generated.dataa[7]
dataa[8] => add_sub_qrg:auto_generated.dataa[8]
dataa[9] => add_sub_qrg:auto_generated.dataa[9]
dataa[10] => add_sub_qrg:auto_generated.dataa[10]
dataa[11] => add_sub_qrg:auto_generated.dataa[11]
dataa[12] => add_sub_qrg:auto_generated.dataa[12]
datab[0] => add_sub_qrg:auto_generated.datab[0]
datab[1] => add_sub_qrg:auto_generated.datab[1]
datab[2] => add_sub_qrg:auto_generated.datab[2]
datab[3] => add_sub_qrg:auto_generated.datab[3]
datab[4] => add_sub_qrg:auto_generated.datab[4]
datab[5] => add_sub_qrg:auto_generated.datab[5]
datab[6] => add_sub_qrg:auto_generated.datab[6]
datab[7] => add_sub_qrg:auto_generated.datab[7]
datab[8] => add_sub_qrg:auto_generated.datab[8]
datab[9] => add_sub_qrg:auto_generated.datab[9]
datab[10] => add_sub_qrg:auto_generated.datab[10]
datab[11] => add_sub_qrg:auto_generated.datab[11]
datab[12] => add_sub_qrg:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qrg:auto_generated.result[0]
result[1] <= add_sub_qrg:auto_generated.result[1]
result[2] <= add_sub_qrg:auto_generated.result[2]
result[3] <= add_sub_qrg:auto_generated.result[3]
result[4] <= add_sub_qrg:auto_generated.result[4]
result[5] <= add_sub_qrg:auto_generated.result[5]
result[6] <= add_sub_qrg:auto_generated.result[6]
result[7] <= add_sub_qrg:auto_generated.result[7]
result[8] <= add_sub_qrg:auto_generated.result[8]
result[9] <= add_sub_qrg:auto_generated.result[9]
result[10] <= add_sub_qrg:auto_generated.result[10]
result[11] <= add_sub_qrg:auto_generated.result[11]
result[12] <= add_sub_qrg:auto_generated.result[12]
cout <= add_sub_qrg:auto_generated.cout
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_34h:auto_generated.dataa[0]
dataa[1] => add_sub_34h:auto_generated.dataa[1]
dataa[2] => add_sub_34h:auto_generated.dataa[2]
dataa[3] => add_sub_34h:auto_generated.dataa[3]
dataa[4] => add_sub_34h:auto_generated.dataa[4]
dataa[5] => add_sub_34h:auto_generated.dataa[5]
dataa[6] => add_sub_34h:auto_generated.dataa[6]
dataa[7] => add_sub_34h:auto_generated.dataa[7]
dataa[8] => add_sub_34h:auto_generated.dataa[8]
dataa[9] => add_sub_34h:auto_generated.dataa[9]
dataa[10] => add_sub_34h:auto_generated.dataa[10]
dataa[11] => add_sub_34h:auto_generated.dataa[11]
dataa[12] => add_sub_34h:auto_generated.dataa[12]
datab[0] => add_sub_34h:auto_generated.datab[0]
datab[1] => add_sub_34h:auto_generated.datab[1]
datab[2] => add_sub_34h:auto_generated.datab[2]
datab[3] => add_sub_34h:auto_generated.datab[3]
datab[4] => add_sub_34h:auto_generated.datab[4]
datab[5] => add_sub_34h:auto_generated.datab[5]
datab[6] => add_sub_34h:auto_generated.datab[6]
datab[7] => add_sub_34h:auto_generated.datab[7]
datab[8] => add_sub_34h:auto_generated.datab[8]
datab[9] => add_sub_34h:auto_generated.datab[9]
datab[10] => add_sub_34h:auto_generated.datab[10]
datab[11] => add_sub_34h:auto_generated.datab[11]
datab[12] => add_sub_34h:auto_generated.datab[12]
cin => add_sub_34h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_34h:auto_generated.result[0]
result[1] <= add_sub_34h:auto_generated.result[1]
result[2] <= add_sub_34h:auto_generated.result[2]
result[3] <= add_sub_34h:auto_generated.result[3]
result[4] <= add_sub_34h:auto_generated.result[4]
result[5] <= add_sub_34h:auto_generated.result[5]
result[6] <= add_sub_34h:auto_generated.result[6]
result[7] <= add_sub_34h:auto_generated.result[7]
result[8] <= add_sub_34h:auto_generated.result[8]
result[9] <= add_sub_34h:auto_generated.result[9]
result[10] <= add_sub_34h:auto_generated.result[10]
result[11] <= add_sub_34h:auto_generated.result[11]
result[12] <= add_sub_34h:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_7rh:auto_generated.dataa[0]
dataa[1] => cmpr_7rh:auto_generated.dataa[1]
dataa[2] => cmpr_7rh:auto_generated.dataa[2]
dataa[3] => cmpr_7rh:auto_generated.dataa[3]
dataa[4] => cmpr_7rh:auto_generated.dataa[4]
dataa[5] => cmpr_7rh:auto_generated.dataa[5]
datab[0] => cmpr_7rh:auto_generated.datab[0]
datab[1] => cmpr_7rh:auto_generated.datab[1]
datab[2] => cmpr_7rh:auto_generated.datab[2]
datab[3] => cmpr_7rh:auto_generated.datab[3]
datab[4] => cmpr_7rh:auto_generated.datab[4]
datab[5] => cmpr_7rh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_7rh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|Main|Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER
C => BUSY~reg0.CLK
C => CURRENT_STATE[0]~reg0.CLK
C => CURRENT_STATE[1]~reg0.CLK
C => CURRENT_STATE[2]~reg0.CLK
C => count[0].CLK
C => count[1].CLK
C => count[2].CLK
C => count[3].CLK
C => count[4].CLK
C => count[5].CLK
C => count[6].CLK
C => count[7].CLK
C => count[8].CLK
C => count[9].CLK
C => count[10].CLK
C => count[11].CLK
C => count[12].CLK
C => count[13].CLK
C => count[14].CLK
C => count[15].CLK
C => count[16].CLK
C => count[17].CLK
C => count[18].CLK
C => count[19].CLK
C => count[20].CLK
C => count[21].CLK
C => count[22].CLK
C => count[23].CLK
C => count[24].CLK
C => count[25].CLK
C => count[26].CLK
C => count[27].CLK
C => count[28].CLK
C => count[29].CLK
C => count[30].CLK
C => fsm~6.DATAIN
R => count[0].ACLR
R => count[1].ACLR
R => count[2].ACLR
R => count[3].ACLR
R => count[4].ACLR
R => count[5].ACLR
R => count[6].ACLR
R => count[7].ACLR
R => count[8].ACLR
R => count[9].ACLR
R => count[10].ACLR
R => count[11].ACLR
R => count[12].ACLR
R => count[13].ACLR
R => count[14].ACLR
R => count[15].ACLR
R => count[16].ACLR
R => count[17].ACLR
R => count[18].ACLR
R => count[19].ACLR
R => count[20].ACLR
R => count[21].ACLR
R => count[22].ACLR
R => count[23].ACLR
R => count[24].ACLR
R => count[25].ACLR
R => count[26].ACLR
R => count[27].ACLR
R => count[28].ACLR
R => count[29].ACLR
R => count[30].ACLR
R => fsm~8.DATAIN
R => BUSY~reg0.ENA
R => CURRENT_STATE[2]~reg0.ENA
R => CURRENT_STATE[1]~reg0.ENA
R => CURRENT_STATE[0]~reg0.ENA
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => BUSY.DATAB
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => fsm.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
GATE => count.OUTPUTSELECT
BUSY <= BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
ATTACK_TIME[0] => Equal0.IN30
ATTACK_TIME[1] => Equal0.IN29
ATTACK_TIME[2] => Equal0.IN28
ATTACK_TIME[3] => Equal0.IN27
ATTACK_TIME[4] => Equal0.IN26
ATTACK_TIME[5] => Equal0.IN25
ATTACK_TIME[6] => Equal0.IN24
ATTACK_TIME[7] => Equal0.IN23
ATTACK_TIME[8] => Equal0.IN22
ATTACK_TIME[9] => Equal0.IN21
ATTACK_TIME[10] => Equal0.IN20
ATTACK_TIME[11] => Equal0.IN19
ATTACK_TIME[12] => Equal0.IN18
ATTACK_TIME[13] => Equal0.IN17
ATTACK_TIME[14] => Equal0.IN16
ATTACK_TIME[15] => Equal0.IN15
ATTACK_TIME[16] => Equal0.IN14
ATTACK_TIME[17] => Equal0.IN13
ATTACK_TIME[18] => Equal0.IN12
ATTACK_TIME[19] => Equal0.IN11
ATTACK_TIME[20] => Equal0.IN10
ATTACK_TIME[21] => Equal0.IN9
ATTACK_TIME[22] => Equal0.IN8
ATTACK_TIME[23] => Equal0.IN7
ATTACK_TIME[24] => Equal0.IN6
ATTACK_TIME[25] => Equal0.IN5
ATTACK_TIME[26] => Equal0.IN4
ATTACK_TIME[27] => Equal0.IN3
ATTACK_TIME[28] => Equal0.IN2
ATTACK_TIME[29] => Equal0.IN1
ATTACK_TIME[30] => Equal0.IN0
DECAY_TIME[0] => Equal1.IN30
DECAY_TIME[1] => Equal1.IN29
DECAY_TIME[2] => Equal1.IN28
DECAY_TIME[3] => Equal1.IN27
DECAY_TIME[4] => Equal1.IN26
DECAY_TIME[5] => Equal1.IN25
DECAY_TIME[6] => Equal1.IN24
DECAY_TIME[7] => Equal1.IN23
DECAY_TIME[8] => Equal1.IN22
DECAY_TIME[9] => Equal1.IN21
DECAY_TIME[10] => Equal1.IN20
DECAY_TIME[11] => Equal1.IN19
DECAY_TIME[12] => Equal1.IN18
DECAY_TIME[13] => Equal1.IN17
DECAY_TIME[14] => Equal1.IN16
DECAY_TIME[15] => Equal1.IN15
DECAY_TIME[16] => Equal1.IN14
DECAY_TIME[17] => Equal1.IN13
DECAY_TIME[18] => Equal1.IN12
DECAY_TIME[19] => Equal1.IN11
DECAY_TIME[20] => Equal1.IN10
DECAY_TIME[21] => Equal1.IN9
DECAY_TIME[22] => Equal1.IN8
DECAY_TIME[23] => Equal1.IN7
DECAY_TIME[24] => Equal1.IN6
DECAY_TIME[25] => Equal1.IN5
DECAY_TIME[26] => Equal1.IN4
DECAY_TIME[27] => Equal1.IN3
DECAY_TIME[28] => Equal1.IN2
DECAY_TIME[29] => Equal1.IN1
DECAY_TIME[30] => Equal1.IN0
RELEASE_TIME[0] => Equal2.IN30
RELEASE_TIME[1] => Equal2.IN29
RELEASE_TIME[2] => Equal2.IN28
RELEASE_TIME[3] => Equal2.IN27
RELEASE_TIME[4] => Equal2.IN26
RELEASE_TIME[5] => Equal2.IN25
RELEASE_TIME[6] => Equal2.IN24
RELEASE_TIME[7] => Equal2.IN23
RELEASE_TIME[8] => Equal2.IN22
RELEASE_TIME[9] => Equal2.IN21
RELEASE_TIME[10] => Equal2.IN20
RELEASE_TIME[11] => Equal2.IN19
RELEASE_TIME[12] => Equal2.IN18
RELEASE_TIME[13] => Equal2.IN17
RELEASE_TIME[14] => Equal2.IN16
RELEASE_TIME[15] => Equal2.IN15
RELEASE_TIME[16] => Equal2.IN14
RELEASE_TIME[17] => Equal2.IN13
RELEASE_TIME[18] => Equal2.IN12
RELEASE_TIME[19] => Equal2.IN11
RELEASE_TIME[20] => Equal2.IN10
RELEASE_TIME[21] => Equal2.IN9
RELEASE_TIME[22] => Equal2.IN8
RELEASE_TIME[23] => Equal2.IN7
RELEASE_TIME[24] => Equal2.IN6
RELEASE_TIME[25] => Equal2.IN5
RELEASE_TIME[26] => Equal2.IN4
RELEASE_TIME[27] => Equal2.IN3
RELEASE_TIME[28] => Equal2.IN2
RELEASE_TIME[29] => Equal2.IN1
RELEASE_TIME[30] => Equal2.IN0
CURRENT_STATE[0] <= CURRENT_STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_STATE[1] <= CURRENT_STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CURRENT_STATE[2] <= CURRENT_STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


