{
  "name": "ostd::arch::cpu::extension::IsaExtensions::intersects",
  "span": "/home/gh-zjp-CN/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/bitflags-1.3.2/src/lib.rs:597:13: 597:64",
  "mir": "fn ostd::arch::cpu::extension::IsaExtensions::intersects(_1: &arch::cpu::extension::IsaExtensions, _2: arch::cpu::extension::IsaExtensions) -> bool {\n    let mut _0: bool;\n    let mut _3: bool;\n    let mut _4: &arch::cpu::extension::IsaExtensions;\n    let  _5: arch::cpu::extension::IsaExtensions;\n    let mut _6: u128;\n    let mut _7: u128;\n    let mut _8: u128;\n    debug self => _1;\n    debug other => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = ((*_1).0: u128);\n        StorageLive(_8);\n        _8 = (_2.0: u128);\n        _6 = BitAnd(move _7, move _8);\n        StorageDead(_8);\n        StorageDead(_7);\n        _5 = IsaExtensions(move _6);\n        _4 = &_5;\n        StorageDead(_6);\n        _3 = arch::cpu::extension::IsaExtensions::is_empty(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _0 = Not(move _3);\n        StorageDead(_3);\n        StorageDead(_5);\n        return;\n    }\n}\n"
}