INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/TIFR/carry4_generate/carry4_generate.sim/sim_1/impl/timing/xsim/sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shantanu/TIFR/carry4_generate/carry4_generate.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
