<stg><name>updateWeightBias<8, 4></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="64">
<![CDATA[
entry:4 %transposed_0_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_8_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="64">
<![CDATA[
entry:5 %transposed_0_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_9_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="64">
<![CDATA[
entry:6 %transposed_0_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_10_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="64">
<![CDATA[
entry:7 %transposed_0_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_11_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="64">
<![CDATA[
entry:8 %transposed_0_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_12_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="64">
<![CDATA[
entry:9 %transposed_0_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_13_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="64">
<![CDATA[
entry:10 %transposed_0_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_14_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="64">
<![CDATA[
entry:11 %transposed_0_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_15_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="64">
<![CDATA[
entry:12 %transposed_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="64">
<![CDATA[
entry:13 %transposed_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="64">
<![CDATA[
entry:14 %transposed_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="64">
<![CDATA[
entry:15 %transposed_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="64">
<![CDATA[
entry:16 %transposed_0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="64">
<![CDATA[
entry:17 %transposed_0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="64">
<![CDATA[
entry:18 %transposed_0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="64">
<![CDATA[
entry:19 %transposed_0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="transposed_0_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="64">
<![CDATA[
entry:20 %update_temp_mat = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="64">
<![CDATA[
entry:21 %update_temp_mat_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="64">
<![CDATA[
entry:22 %update_temp_mat_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="64">
<![CDATA[
entry:23 %update_temp_mat_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="64">
<![CDATA[
entry:24 %update_temp_mat_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="64">
<![CDATA[
entry:25 %update_temp_mat_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="64">
<![CDATA[
entry:26 %update_temp_mat_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="64">
<![CDATA[
entry:27 %update_temp_mat_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="update_temp_mat_14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25">
<![CDATA[
entry:36 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %C_addr = getelementptr i25 %update_temp_mat, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %C_1_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %C_2_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %C_3_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %C_4_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %C_5_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %C_6_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %C_7_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:77 %store_ln0 = store i25 0, i2 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:78 %store_ln0 = store i25 0, i2 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:79 %store_ln0 = store i25 0, i2 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:80 %store_ln0 = store i25 0, i2 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:81 %store_ln0 = store i25 0, i2 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:82 %store_ln0 = store i25 0, i2 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:83 %store_ln0 = store i25 0, i2 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:84 %store_ln0 = store i25 0, i2 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:85 %store_ln0 = store i25 0, i2 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:86 %store_ln0 = store i25 0, i2 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:87 %store_ln0 = store i25 0, i2 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:88 %store_ln0 = store i25 0, i2 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:89 %store_ln0 = store i25 0, i2 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:90 %store_ln0 = store i25 0, i2 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:91 %store_ln0 = store i25 0, i2 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:92 %store_ln0 = store i25 0, i2 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25">
<![CDATA[
entry:36 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %C_addr_1 = getelementptr i25 %update_temp_mat, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %C_1_addr_1 = getelementptr i25 %update_temp_mat_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_1_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %C_2_addr_1 = getelementptr i25 %update_temp_mat_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_2_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %C_3_addr_1 = getelementptr i25 %update_temp_mat_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_3_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %C_4_addr_1 = getelementptr i25 %update_temp_mat_11, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_4_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %C_5_addr_1 = getelementptr i25 %update_temp_mat_12, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_5_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %C_6_addr_1 = getelementptr i25 %update_temp_mat_13, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_6_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %C_7_addr_1 = getelementptr i25 %update_temp_mat_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_7_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %C_addr_2 = getelementptr i25 %update_temp_mat, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %C_1_addr_2 = getelementptr i25 %update_temp_mat_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_1_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %C_2_addr_2 = getelementptr i25 %update_temp_mat_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_2_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %C_3_addr_2 = getelementptr i25 %update_temp_mat_10, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_3_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %C_4_addr_2 = getelementptr i25 %update_temp_mat_11, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_4_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %C_5_addr_2 = getelementptr i25 %update_temp_mat_12, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_5_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %C_6_addr_2 = getelementptr i25 %update_temp_mat_13, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_6_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %C_7_addr_2 = getelementptr i25 %update_temp_mat_14, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_7_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:93 %store_ln0 = store i25 0, i2 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:94 %store_ln0 = store i25 0, i2 %C_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:95 %store_ln0 = store i25 0, i2 %C_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:96 %store_ln0 = store i25 0, i2 %C_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:97 %store_ln0 = store i25 0, i2 %C_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:98 %store_ln0 = store i25 0, i2 %C_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:99 %store_ln0 = store i25 0, i2 %C_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:100 %store_ln0 = store i25 0, i2 %C_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:101 %store_ln0 = store i25 0, i2 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:102 %store_ln0 = store i25 0, i2 %C_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:103 %store_ln0 = store i25 0, i2 %C_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:104 %store_ln0 = store i25 0, i2 %C_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:105 %store_ln0 = store i25 0, i2 %C_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:106 %store_ln0 = store i25 0, i2 %C_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:107 %store_ln0 = store i25 0, i2 %C_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
entry:108 %store_ln0 = store i25 0, i2 %C_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:0 %p_read_7 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:1 %p_read_8 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:2 %p_read_9 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:3 %p_read_10 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:37 %transposed_0_15 = load i25 %transposed_0_15_loc

]]></Node>
<StgValue><ssdm name="transposed_0_15"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:38 %transposed_0_14 = load i25 %transposed_0_14_loc

]]></Node>
<StgValue><ssdm name="transposed_0_14"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:39 %transposed_0_13 = load i25 %transposed_0_13_loc

]]></Node>
<StgValue><ssdm name="transposed_0_13"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:40 %transposed_0_12 = load i25 %transposed_0_12_loc

]]></Node>
<StgValue><ssdm name="transposed_0_12"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:41 %transposed_0_11 = load i25 %transposed_0_11_loc

]]></Node>
<StgValue><ssdm name="transposed_0_11"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:42 %transposed_0_10 = load i25 %transposed_0_10_loc

]]></Node>
<StgValue><ssdm name="transposed_0_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:43 %transposed_0_9 = load i25 %transposed_0_9_loc

]]></Node>
<StgValue><ssdm name="transposed_0_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
entry:44 %transposed_0_8 = load i25 %transposed_0_8_loc

]]></Node>
<StgValue><ssdm name="transposed_0_8"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:45 %store_ln46 = store i25 %transposed_0_8, i25 %transposed_0_6

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:46 %store_ln46 = store i25 %transposed_0_9, i25 %transposed_0_5

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:47 %store_ln46 = store i25 %transposed_0_10, i25 %transposed_0_4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:48 %store_ln46 = store i25 %transposed_0_11, i25 %transposed_0_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:49 %store_ln46 = store i25 %transposed_0_12, i25 %transposed_0_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:50 %store_ln46 = store i25 %transposed_0_13, i25 %transposed_0_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:51 %store_ln46 = store i25 %transposed_0_14, i25 %transposed_0

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:52 %store_ln46 = store i25 %transposed_0_15, i25 %transposed_0_7

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
entry:109 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
entry:109 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="0">
<![CDATA[
entry:110 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="0">
<![CDATA[
entry:110 %call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
entry:111 %ret_ln250 = ret

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
