; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mse_loss_new_ones_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %5 = and i32 %4, 31, !dbg !10
  %6 = lshr i32 %4, 5, !dbg !10
  %7 = shl i32 %4, 2, !dbg !10
  %8 = and i32 %7, 252, !dbg !10
  %9 = zext nneg i32 %8 to i64, !dbg !11
  %10 = getelementptr float, ptr addrspace(1) %1, i64 %9, !dbg !11
  %11 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %10, i1 true) #3, !dbg !12
  %12 = extractvalue { i32, i32, i32, i32 } %11, 0, !dbg !12
  %13 = extractvalue { i32, i32, i32, i32 } %11, 1, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %11, 2, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %11, 3, !dbg !12
  %16 = insertelement <2 x i32> poison, i32 %12, i64 0, !dbg !12
  %17 = insertelement <2 x i32> %16, i32 %13, i64 1, !dbg !12
  %18 = bitcast <2 x i32> %17 to <2 x float>, !dbg !12
  %19 = fadd <2 x float> %18, splat (float -1.000000e+00), !dbg !13
  %20 = fmul <2 x float> %19, %19, !dbg !14
  %21 = insertelement <2 x i32> poison, i32 %15, i64 0, !dbg !12
  %22 = insertelement <2 x i32> %21, i32 %14, i64 1, !dbg !12
  %23 = bitcast <2 x i32> %22 to <2 x float>, !dbg !12
  %24 = fadd <2 x float> %23, splat (float -1.000000e+00), !dbg !13
  %25 = fmul <2 x float> %24, %24, !dbg !14
  %shift = shufflevector <2 x float> %20, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !15
  %26 = fadd <2 x float> %20, %shift, !dbg !15
  %shift1 = shufflevector <2 x float> %25, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !15
  %27 = fadd <2 x float> %shift1, %26, !dbg !15
  %28 = fadd <2 x float> %25, %27, !dbg !15
  %29 = extractelement <2 x float> %28, i64 0, !dbg !15
  %30 = bitcast float %29 to i32, !dbg !20
  %31 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %30, i32 16, i32 31), !dbg !20
  %32 = bitcast i32 %31 to float, !dbg !20
  %33 = fadd float %29, %32, !dbg !15
  %34 = bitcast float %33 to i32, !dbg !20
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 8, i32 31), !dbg !20
  %36 = bitcast i32 %35 to float, !dbg !20
  %37 = fadd float %33, %36, !dbg !15
  %38 = bitcast float %37 to i32, !dbg !20
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 4, i32 31), !dbg !20
  %40 = bitcast i32 %39 to float, !dbg !20
  %41 = fadd float %37, %40, !dbg !15
  %42 = bitcast float %41 to i32, !dbg !20
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 2, i32 31), !dbg !20
  %44 = bitcast i32 %43 to float, !dbg !20
  %45 = fadd float %41, %44, !dbg !15
  %46 = bitcast float %45 to i32, !dbg !20
  %47 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %46, i32 1, i32 31), !dbg !20
  %48 = bitcast i32 %47 to float, !dbg !20
  %49 = fadd float %45, %48, !dbg !15
  %50 = icmp eq i32 %5, 0, !dbg !20
  %51 = and i32 %6, 1, !dbg !20
  %52 = getelementptr float, ptr addrspace(3) @global_smem, i32 %51, !dbg !20
  %53 = bitcast float %49 to <1 x i32>, !dbg !20
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %52, <1 x i32> %53, i1 %50) #3, !dbg !20
  tail call void @llvm.nvvm.barrier0(), !dbg !20
  %54 = icmp slt i32 %4, 2, !dbg !20
  %55 = getelementptr float, ptr addrspace(3) @global_smem, i32 %4, !dbg !20
  %56 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %55, i1 %54) #3, !dbg !20
  %57 = bitcast i32 %56 to float, !dbg !20
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 1, i32 31), !dbg !20
  %59 = bitcast i32 %58 to float, !dbg !20
  %60 = fadd float %57, %59, !dbg !15
  %61 = and i32 %4, 1, !dbg !20
  %62 = icmp eq i32 %61, 0, !dbg !20
  %63 = and i1 %54, %62, !dbg !20
  %64 = bitcast float %60 to <1 x i32>, !dbg !20
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %55, <1 x i32> %64, i1 %63) #3, !dbg !20
  tail call void @llvm.nvvm.barrier0(), !dbg !20
  %65 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !20
  %66 = fadd float %65, 0.000000e+00, !dbg !21
  %67 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %66, float 2.560000e+02) #3, !dbg !25
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %urem = and i32 %4, 63, !dbg !27
  %68 = icmp eq i32 %urem, 0, !dbg !27
  %69 = bitcast float %67 to i32, !dbg !27
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %69, ptr addrspace(1) %0, i1 %68) #3, !dbg !27
  ret void, !dbg !28
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6hxasdecra532mcclajuv6heohvgdex4z4mbhfqcu4y7ah332rt.py", directory: "inductor_cache/6h")
!4 = !{ptr @triton_per_fused_mse_loss_new_ones_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mse_loss_new_ones_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mse_loss_new_ones_0", linkageName: "triton_per_fused_mse_loss_new_ones_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 33, column: 18, scope: !7)
!14 = !DILocation(line: 34, column: 18, scope: !7)
!15 = !DILocation(line: 256, column: 15, scope: !16, inlinedAt: !19)
!16 = distinct !DILexicalBlockFile(scope: !18, file: !17, discriminator: 0)
!17 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!18 = distinct !DILexicalBlockFile(scope: !7, file: !17, discriminator: 0)
!19 = !DILocation(line: 36, column: 57, scope: !7)
!20 = !DILocation(line: 267, column: 36, scope: !18, inlinedAt: !19)
!21 = !DILocation(line: 73, column: 15, scope: !22, inlinedAt: !24)
!22 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!23 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!24 = !DILocation(line: 36, column: 44, scope: !7)
!25 = !DILocation(line: 38, column: 18, scope: !7)
!26 = !DILocation(line: 39, column: 4, scope: !7)
!27 = !DILocation(line: 40, column: 62, scope: !7)
!28 = !DILocation(line: 40, column: 4, scope: !7)
