// Seed: 784446189
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wor id_4,
    output supply1 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    output wire id_13,
    input tri0 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    output wire id_8,
    output wor id_9,
    output supply0 id_10,
    output wand id_11,
    output tri1 id_12
);
  initial assert ('b0);
  module_0(
      id_11, id_5, id_8, id_5, id_11, id_12, id_4, id_12, id_6, id_8, id_2, id_10, id_12, id_8, id_4
  );
endmodule
