set_max_delay 4.0 -rise -fall -from and1 -rise_from port* -rise_through * -to clk2 -ignore_clock_latency -probe -reset_path
