From 0bfb3b7bbe1864774be756e61f5f756d4fa50eec Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Wed, 4 Mar 2020 15:00:09 +0700
Subject: [PATCH 254/268] arm64: dts: renesas: r8a774b1: add device node for
 mfis

Add support mfis for RZ/G2N (r8a774b1)

Signed-off-by: Binh Nguyen <binh.nguyen.uw@renesas.com>
Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index d27a0a6..c453afe 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -382,6 +382,26 @@
 			#power-domain-cells = <1>;
 		};
 
+		mfis_ecc: mfis@e6260000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "renesas,mfis-ecc-r8a774b1";
+			reg = <0 0xe6260000 0 0x1000>;
+			interrupts =    <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
 		qos@e67e0000 {
 			compatible = "renesas,qos";
 			reg = <0 0xe67e0000 0 0x10090>;
-- 
2.7.4

