-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

-- DATE "09/02/2018 21:54:38"

-- 
-- Device: Altera EP3SE50F780C2 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY IEEE;
LIBRARY STRATIXIII;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE STRATIXIII.STRATIXIII_COMPONENTS.ALL;

ENTITY 	mp0 IS
    PORT (
	clk : IN std_logic;
	mem_resp : IN std_logic;
	mem_rdata : IN std_logic_vector(31 DOWNTO 0);
	mem_read : OUT std_logic;
	mem_write : OUT std_logic;
	mem_byte_enable : OUT std_logic_vector(3 DOWNTO 0);
	mem_address : OUT std_logic_vector(31 DOWNTO 0);
	mem_wdata : OUT std_logic_vector(31 DOWNTO 0)
	);
END mp0;

-- Design Ports Information
-- mem_read	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_write	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[1]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_byte_enable[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[1]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[3]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[4]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[5]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[8]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[10]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[11]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[12]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[13]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[14]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[15]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[16]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[17]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[18]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[19]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[20]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[21]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[22]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[23]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[24]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[25]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[26]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[27]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[28]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[29]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[30]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_address[31]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[0]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[1]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[2]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[3]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[5]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[9]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[10]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[11]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[12]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[13]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[16]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[17]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[18]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[19]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[20]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[21]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[22]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[23]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[24]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[25]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[26]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[27]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[29]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[30]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_wdata[31]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_resp	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[12]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[11]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[24]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[23]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[20]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[8]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[21]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[28]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[17]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[16]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[15]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[18]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[19]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[30]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[29]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[31]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[9]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[22]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[26]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[27]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[25]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[2]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[0]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[13]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[4]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mem_rdata[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mp0 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_mem_resp : std_logic;
SIGNAL ww_mem_rdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mem_read : std_logic;
SIGNAL ww_mem_write : std_logic;
SIGNAL ww_mem_byte_enable : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_mem_address : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mem_wdata : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_read~output_o\ : std_logic;
SIGNAL \mem_write~output_o\ : std_logic;
SIGNAL \mem_byte_enable[0]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[1]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[2]~output_o\ : std_logic;
SIGNAL \mem_byte_enable[3]~output_o\ : std_logic;
SIGNAL \mem_address[0]~output_o\ : std_logic;
SIGNAL \mem_address[1]~output_o\ : std_logic;
SIGNAL \mem_address[2]~output_o\ : std_logic;
SIGNAL \mem_address[3]~output_o\ : std_logic;
SIGNAL \mem_address[4]~output_o\ : std_logic;
SIGNAL \mem_address[5]~output_o\ : std_logic;
SIGNAL \mem_address[6]~output_o\ : std_logic;
SIGNAL \mem_address[7]~output_o\ : std_logic;
SIGNAL \mem_address[8]~output_o\ : std_logic;
SIGNAL \mem_address[9]~output_o\ : std_logic;
SIGNAL \mem_address[10]~output_o\ : std_logic;
SIGNAL \mem_address[11]~output_o\ : std_logic;
SIGNAL \mem_address[12]~output_o\ : std_logic;
SIGNAL \mem_address[13]~output_o\ : std_logic;
SIGNAL \mem_address[14]~output_o\ : std_logic;
SIGNAL \mem_address[15]~output_o\ : std_logic;
SIGNAL \mem_address[16]~output_o\ : std_logic;
SIGNAL \mem_address[17]~output_o\ : std_logic;
SIGNAL \mem_address[18]~output_o\ : std_logic;
SIGNAL \mem_address[19]~output_o\ : std_logic;
SIGNAL \mem_address[20]~output_o\ : std_logic;
SIGNAL \mem_address[21]~output_o\ : std_logic;
SIGNAL \mem_address[22]~output_o\ : std_logic;
SIGNAL \mem_address[23]~output_o\ : std_logic;
SIGNAL \mem_address[24]~output_o\ : std_logic;
SIGNAL \mem_address[25]~output_o\ : std_logic;
SIGNAL \mem_address[26]~output_o\ : std_logic;
SIGNAL \mem_address[27]~output_o\ : std_logic;
SIGNAL \mem_address[28]~output_o\ : std_logic;
SIGNAL \mem_address[29]~output_o\ : std_logic;
SIGNAL \mem_address[30]~output_o\ : std_logic;
SIGNAL \mem_address[31]~output_o\ : std_logic;
SIGNAL \mem_wdata[0]~output_o\ : std_logic;
SIGNAL \mem_wdata[1]~output_o\ : std_logic;
SIGNAL \mem_wdata[2]~output_o\ : std_logic;
SIGNAL \mem_wdata[3]~output_o\ : std_logic;
SIGNAL \mem_wdata[4]~output_o\ : std_logic;
SIGNAL \mem_wdata[5]~output_o\ : std_logic;
SIGNAL \mem_wdata[6]~output_o\ : std_logic;
SIGNAL \mem_wdata[7]~output_o\ : std_logic;
SIGNAL \mem_wdata[8]~output_o\ : std_logic;
SIGNAL \mem_wdata[9]~output_o\ : std_logic;
SIGNAL \mem_wdata[10]~output_o\ : std_logic;
SIGNAL \mem_wdata[11]~output_o\ : std_logic;
SIGNAL \mem_wdata[12]~output_o\ : std_logic;
SIGNAL \mem_wdata[13]~output_o\ : std_logic;
SIGNAL \mem_wdata[14]~output_o\ : std_logic;
SIGNAL \mem_wdata[15]~output_o\ : std_logic;
SIGNAL \mem_wdata[16]~output_o\ : std_logic;
SIGNAL \mem_wdata[17]~output_o\ : std_logic;
SIGNAL \mem_wdata[18]~output_o\ : std_logic;
SIGNAL \mem_wdata[19]~output_o\ : std_logic;
SIGNAL \mem_wdata[20]~output_o\ : std_logic;
SIGNAL \mem_wdata[21]~output_o\ : std_logic;
SIGNAL \mem_wdata[22]~output_o\ : std_logic;
SIGNAL \mem_wdata[23]~output_o\ : std_logic;
SIGNAL \mem_wdata[24]~output_o\ : std_logic;
SIGNAL \mem_wdata[25]~output_o\ : std_logic;
SIGNAL \mem_wdata[26]~output_o\ : std_logic;
SIGNAL \mem_wdata[27]~output_o\ : std_logic;
SIGNAL \mem_wdata[28]~output_o\ : std_logic;
SIGNAL \mem_wdata[29]~output_o\ : std_logic;
SIGNAL \mem_wdata[30]~output_o\ : std_logic;
SIGNAL \mem_wdata[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \mem_resp~input_o\ : std_logic;
SIGNAL \mem_rdata[6]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[6]~feeder_combout\ : std_logic;
SIGNAL \control|Selector12~0_combout\ : std_logic;
SIGNAL \control|state.fetch3~q\ : std_logic;
SIGNAL \mem_rdata[3]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[3]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[1]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[1]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[0]~input_o\ : std_logic;
SIGNAL \control|Equal2~0_combout\ : std_logic;
SIGNAL \control|Equal2~1_combout\ : std_logic;
SIGNAL \mem_rdata[4]~input_o\ : std_logic;
SIGNAL \mem_rdata[5]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[5]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[2]~input_o\ : std_logic;
SIGNAL \control|Selector13~0_combout\ : std_logic;
SIGNAL \control|Selector13~1_combout\ : std_logic;
SIGNAL \control|state.decode~q\ : std_logic;
SIGNAL \control|Equal3~0_combout\ : std_logic;
SIGNAL \control|Selector23~0_combout\ : std_logic;
SIGNAL \control|state.s_SW_calc_addr~q\ : std_logic;
SIGNAL \control|Selector24~0_combout\ : std_logic;
SIGNAL \control|state.s_str1~q\ : std_logic;
SIGNAL \control|Selector16~0_combout\ : std_logic;
SIGNAL \control|Equal6~0_combout\ : std_logic;
SIGNAL \control|Selector20~0_combout\ : std_logic;
SIGNAL \control|state.s_LW_calc_addr~q\ : std_logic;
SIGNAL \control|Selector0~0_combout\ : std_logic;
SIGNAL \control|WideOr0~0_combout\ : std_logic;
SIGNAL \control|WideOr15~0_combout\ : std_logic;
SIGNAL \control|state.fetch1~q\ : std_logic;
SIGNAL \control|Selector11~0_combout\ : std_logic;
SIGNAL \control|state.fetch2~q\ : std_logic;
SIGNAL \control|Selector21~0_combout\ : std_logic;
SIGNAL \control|state.s_ldr1~q\ : std_logic;
SIGNAL \control|load_MDR~2_combout\ : std_logic;
SIGNAL \mem_rdata[12]~input_o\ : std_logic;
SIGNAL \control|Selector19~0_combout\ : std_logic;
SIGNAL \control|state.s_BR~q\ : std_logic;
SIGNAL \control|Equal2~2_combout\ : std_logic;
SIGNAL \control|Selector14~0_combout\ : std_logic;
SIGNAL \control|state.s_auipc~q\ : std_logic;
SIGNAL \control|Selector0~1_combout\ : std_logic;
SIGNAL \control|Selector0~2_combout\ : std_logic;
SIGNAL \control|aluop[0]~0_combout\ : std_logic;
SIGNAL \mem_rdata[14]~input_o\ : std_logic;
SIGNAL \control|aluop[2]~1_combout\ : std_logic;
SIGNAL \mem_rdata[7]~input_o\ : std_logic;
SIGNAL \mem_rdata[20]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[0]~4_combout\ : std_logic;
SIGNAL \control|alumux2_sel[0]~0_combout\ : std_logic;
SIGNAL \mem_rdata[17]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[17]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[15]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[15]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[16]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[16]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[18]~input_o\ : std_logic;
SIGNAL \mem_rdata[19]~input_o\ : std_logic;
SIGNAL \datapath|riscv_regfile|WideOr1~combout\ : std_logic;
SIGNAL \mem_rdata[13]~input_o\ : std_logic;
SIGNAL \control|Equal4~0_combout\ : std_logic;
SIGNAL \control|Selector16~1_combout\ : std_logic;
SIGNAL \control|state.s_SLTIU~q\ : std_logic;
SIGNAL \control|Selector15~0_combout\ : std_logic;
SIGNAL \control|state.s_SLTI~q\ : std_logic;
SIGNAL \control|cmpmux_sel~0_combout\ : std_logic;
SIGNAL \control|Selector22~0_combout\ : std_logic;
SIGNAL \control|state.s_ldr2~q\ : std_logic;
SIGNAL \control|Equal5~0_combout\ : std_logic;
SIGNAL \control|Selector26~0_combout\ : std_logic;
SIGNAL \control|state.s_LUI~q\ : std_logic;
SIGNAL \datapath|regfilemux|f[31]~0_combout\ : std_logic;
SIGNAL \mem_rdata[31]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[31]~feeder_combout\ : std_logic;
SIGNAL \mem_rdata[30]~input_o\ : std_logic;
SIGNAL \datapath|regfilemux|f[30]~3_combout\ : std_logic;
SIGNAL \control|alumux2_sel[1]~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[30]~34_combout\ : std_logic;
SIGNAL \control|Selector0~3_combout\ : std_logic;
SIGNAL \datapath|Add0~1_sumout\ : std_logic;
SIGNAL \mem_rdata[11]~input_o\ : std_logic;
SIGNAL \mem_rdata[24]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[4]~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[4]~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~8_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[0]~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~9_combout\ : std_logic;
SIGNAL \mem_rdata[10]~input_o\ : std_logic;
SIGNAL \mem_rdata[23]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[3]~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[3]~3_combout\ : std_logic;
SIGNAL \mem_rdata[22]~input_o\ : std_logic;
SIGNAL \mem_rdata[9]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[9]~feeder_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[2]~7_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[2]~8_combout\ : std_logic;
SIGNAL \mem_rdata[8]~input_o\ : std_logic;
SIGNAL \mem_rdata[21]~input_o\ : std_logic;
SIGNAL \datapath|alumux2|f[1]~6_combout\ : std_logic;
SIGNAL \mem_rdata[27]~input_o\ : std_logic;
SIGNAL \datapath|regfilemux|f[27]~12_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[27]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~5_combout\ : std_logic;
SIGNAL \datapath|Add0~114\ : std_logic;
SIGNAL \datapath|Add0~117_sumout\ : std_logic;
SIGNAL \mem_rdata[26]~input_o\ : std_logic;
SIGNAL \datapath|regfilemux|f[26]~8_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[26]~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~22_combout\ : std_logic;
SIGNAL \mem_rdata[29]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[29]~feeder_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[29]~5_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[29]~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~2_combout\ : std_logic;
SIGNAL \mem_rdata[28]~input_o\ : std_logic;
SIGNAL \datapath|riscv_MDR|data[28]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_ir|data[28]~feeder_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[28]~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[28]~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~0_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[31]~7_combout\ : std_logic;
SIGNAL \control|Selector18~0_combout\ : std_logic;
SIGNAL \control|state.s_imm~q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2080_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2081_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2111_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~959_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2084_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2099_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2118_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~991_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1023feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2103_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2112_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1023_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2115_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~895_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~831feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2114_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~831_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2117_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~863_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2094_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2116_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~799_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1147_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~927feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2113_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~927_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1151_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~255feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2085_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~255_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2082_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2083_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~191_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~223feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2091_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~223_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~63feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2087_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~63_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~127feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2088_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~127_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2090_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~95_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~31feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2089_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~31_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1123_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~159feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2086_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~159_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1127_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2102_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~703_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~767feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2104_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~767_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2110_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~735_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2107_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~639_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~575feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2106_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~575_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2109_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~607_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~543feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2108_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~543_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1139_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~671feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2105_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~671_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1143_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~511feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2093_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~511_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2092_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~447_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2101_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~479_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~319feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2096_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~319_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2097_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~383_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~351feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2100_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~351_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2098_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~287_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1131_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2095_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~415_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1135_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1155_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \mem_rdata[25]~input_o\ : std_logic;
SIGNAL \datapath|regfilemux|f[25]~14_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[25]~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[24]~10_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[24]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[1]~36_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~33feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~33_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~65_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~97feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~97_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1717_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~193_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~161_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~225_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~129feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~129_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1721_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~737_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~673_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~705_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~545feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~545_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~609_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~577_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~513_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1733_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~641_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1737_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~481_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~417_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~449_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~353_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~289_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~321feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~321_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~257_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1725_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~385_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1729_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~993feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~993_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~929_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~961_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~801_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~865_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~833_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~769feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~769_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1741_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~897_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1745_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1749_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[1]~5DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[1]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~2\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~6\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~10\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~14\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~17_sumout\ : std_logic;
SIGNAL \datapath|regfilemux|f[17]~27_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[17]~30_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[17]~21_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[21]~22_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[21]~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~39_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[20]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~36_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[23]~20_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[23]~27_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[23]~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[7]~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector24~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~2_cout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~6\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~10\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~14\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~18\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~22\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~26\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~29_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[6]~12DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[22]~16_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[22]~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[18]~25_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[18]~22_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[18]~29_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[19]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[19]~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~482feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~482_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~418_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~450feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~450_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~290feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~290_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~354_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~322_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~258_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1758_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~386feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~386_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1762_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~738_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~706_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~674feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~674_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~610feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~610_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~578_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~546feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~546_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~514_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1766_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~642_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1770_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~930_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~994feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~994_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~962feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~962_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~866feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~866_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~834_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~802feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~802_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~770_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1774_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~898_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1778_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1782DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[16]~16DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[15]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[14]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[8]~1DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[9]~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~38\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~41_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~16_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[13]~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector18~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[12]~17_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[12]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector19~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector19~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[11]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~939_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~971_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1003_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~875feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~875_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~811feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~811_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~843_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~779feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~779_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1642_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~907feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~907_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1646_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~427feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~427_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~491_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~459_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~363feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~363_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~299_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~331_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~267feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~267_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1626_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~395_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1630_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~235_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~203_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~171feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~171_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~43_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~75_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~107feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~107_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~11feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~11_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1618_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~139feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~139_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1622_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1650DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[11]~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector20~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector20~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector21~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[10]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector21~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~42\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~45_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector21~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~30\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~34\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~38\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~41_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector21~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector21~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[10]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~234_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~202_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~170feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~170_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~106feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~106_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~74_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~42_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~10_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1552_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~138_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1556_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~938_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1002_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~970_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~810_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~874feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~874_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~842_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~778feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~778_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1576_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~906feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~906_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1580_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~426_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~490_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~458_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~362_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~298_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~330_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~266_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1560_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~394_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1564_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~746feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~746_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~682_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~714_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~618_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~554feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~554_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~586_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~522_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1568_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~650feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~650_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1572_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1584_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[10]~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~46\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~49_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector20~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~42\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~45_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector20~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector20~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[11]~33_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~683feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~683_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~715_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~747feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~747_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~619_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~555_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~587_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~523_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1634_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~651_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1638_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1650_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~46\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~49_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector19~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~50\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~53_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector19~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector19~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[12]~41_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~236_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~204_q\ : std_logic;
SIGNAL \datapath|regfilemux|f[12]~41DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~172_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~44_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~76_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~108feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~108_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~12_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1849_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~140_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1853_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~940feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~940_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1004feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1004_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~972feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~972_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~812feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~812_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~876feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~876_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~844feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~844_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~780feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~780_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1873_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~908feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~908_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1877_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~748feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~748_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~684feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~684_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~716_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~620feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~620_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~556feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~556_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~588_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~524_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1865_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~652feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~652_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1869_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~492_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~428feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~428_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~460_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~300_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~364feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~364_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~332_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~268_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1857_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~396_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1861_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1881_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~54\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~57_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector18~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector18~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~50\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~53_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector18~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector18~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[13]~43_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~685_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~749_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~717_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~557feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~557_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~621feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~621_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~589_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~525feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~525_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1931_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~653_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1935_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~429feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~429_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~493_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~461_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~301_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~365feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~365_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~333_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~269_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1923_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~397feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~397_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1927_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~173_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~205_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~237_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~109_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~45feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~45_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~77feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~77_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~13feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~13_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1915_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~141_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1919_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~941_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1005feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1005_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~973_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~813feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~813_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~877feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~877_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~845_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~781feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~781_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1939_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~909feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~909_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1943_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1947_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[13]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~37_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[9]~34_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~233_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~201_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~169_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~41_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~73_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~105feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~105_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~9_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1651_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~137_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1655_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~745feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~745_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~713_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~681feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~681_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~617_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~553_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~585_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~521_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1667_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~649_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1671_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1001_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~969_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~937feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~937_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~809feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~809_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~873feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~873_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~841feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~841_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~777feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~777_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1675_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~905feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~905_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1679_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~489feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~489_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~425feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~425_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~457feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~457_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~361feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~361_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~297_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~329feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~329_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~265feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~265_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1659_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~393feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~393_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1663_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1683_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[9]~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~58\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~61_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~54\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~57_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[14]~40_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~238feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~238_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~174feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~174_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~206feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~206_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~46_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~78_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~110feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~110_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~14_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1816_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~142_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1820_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~942feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~942_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~974feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~974_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1006feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1006_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~814feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~814_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~878_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~846_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~782_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1840_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~910feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~910_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1844_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~750feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~750_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~686feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~686_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~718_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~622feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~622_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~558feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~558_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~590_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~526_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1832_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~654feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~654_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1836_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~430feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~430_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~494_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~462_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~366feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~366_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~302feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~302_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~334feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~334_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~270feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~270_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1824_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~398feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~398_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1828_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1848_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[14]~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~62\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~65_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~58\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~61_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[15]~42_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~239feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~239_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~207feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~207_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~175_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~111_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~47feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~47_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~79feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~79_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~15feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~15_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1882_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~143feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~143_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1886_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1007_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~975feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~975_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~943feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~943_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~815feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~815_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~879_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~847feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~847_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~783_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1906_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~911feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~911_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1910_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~431feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~431_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~495feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~495_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~463_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~367feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~367_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~303feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~303_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~335feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~335_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~271_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1890_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~399feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~399_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1894_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~687feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~687_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~751feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~751_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~719_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~559_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~623feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~623_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~591_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~527_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1898_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~655_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1902_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1914_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[15]~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~66\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~70\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~74\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~78\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~81_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~62\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~66\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~70\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~74\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~77_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[19]~30_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1011_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~947_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~979_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~819_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~883_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~851_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~787_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1543_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~915feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~915_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1547_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~243feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~243_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~211feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~211_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~179_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~51feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~51_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~115feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~115_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~83_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~19_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1519_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~147_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1523_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~691feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~691_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~755feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~755_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~723feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~723_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~627_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~563_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~595_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~531_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1535_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~659_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1539_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~435feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~435_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~467feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~467_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~499_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~371feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~371_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~307feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~307_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~339feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~339_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~275_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1527_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~403_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1531_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1551_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[19]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector13~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~77_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector13~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~73_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector13~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[18]~26_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1010_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~978_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~882_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~818_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~850_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~786_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1477_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~946feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~946_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~914_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1481_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~178feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~178_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~210_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~242feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~242_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~50feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~50_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~82_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~114_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~18_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1453_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~146feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~146_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1457_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~498feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~498_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~434feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~434_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~466feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~466_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~306feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~306_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~370feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~370_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~338_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~274feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~274_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1461_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~402feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~402_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1465_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~754feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~754_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~690feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~690_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~722_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~562_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~626_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~594_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~530_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1469_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~658feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~658_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1473_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1485_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~48_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~50_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~49_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|f~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|f~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|f~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector15~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~69_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~65_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector15~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[16]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~240feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~240_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~208_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~176_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~48feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~48_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~80feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~80_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~112_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~16_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1420_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~144feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~144_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1424_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~624feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~624_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~592_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~560feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~560_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~528_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1436_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~720_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~688feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~688_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~752feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~752_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~656feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~656_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1440_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~432feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~432_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~464_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~496_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~368_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~304feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~304_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~336_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~272_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1428_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~400_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1432_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~944_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~976_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1008feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1008_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~880feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~880_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~816feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~816_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~848_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~784_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1444_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~912feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~912_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1448_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1452_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[16]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~52_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~51_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~82\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~86\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~90\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~93_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~86\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~89_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[22]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~374_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~342_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~310feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~310_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~278_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1296_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~502feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~502_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~470_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~438feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~438_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~406_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1300_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~694_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~758feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~758_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~726_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~630feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~630_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~566_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~598_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~534_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1304_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~662feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~662_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1308_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~182feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~182_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~214_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~118_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~86_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~54_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~22_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1288_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~246_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~150feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~150_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1292_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1014_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~982_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~886_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~854_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~822feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~822_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~790_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1312_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~950_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~918_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1316_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1320_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[22]~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector25~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector25~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~22\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~25_sumout\ : std_logic;
SIGNAL \datapath|alumux2|f[6]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector25~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector25~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[6]~44_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~998feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~998_q\ : std_logic;
SIGNAL \datapath|regfilemux|f[6]~44DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~934feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~934_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~966_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~806feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~806_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~870feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~870_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~838_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~774_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1972_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~902_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1976_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~422_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~486feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~486_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~454_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~358feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~358_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~294_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~326_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~262_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1956_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~390_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1960_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~742_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~678_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~710_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~550_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~614feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~614_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~582_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~518_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1964_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~646feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~646_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1968_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~230_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~166_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~198_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~102feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~102_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~38_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~70_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~6_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1948_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~134_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1952_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1980_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[6]~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~26\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~29_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~30\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~33_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector24~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector24~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector24~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[7]~46_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~231_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~199feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~199_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~167_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~39feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~39_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~71_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~103_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~7feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~7_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2014_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~135_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2018_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~999feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~999_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~967_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~935_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~871feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~871_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~807feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~807_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~839feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~839_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~775feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~775_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2038_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~903feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~903_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2042_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~423feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~423_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~455feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~455_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~487feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~487_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~295feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~295_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~359_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~327feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~327_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~263feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~263_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2022_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~391_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2026_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~679feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~679_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~743feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~743_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~711_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~551feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~551_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~615_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~583_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~519_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2030_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~647feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~647_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2034_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2046_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[7]~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~34\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~37_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~5_combout\ : std_logic;
SIGNAL \datapath|alumux2|f[8]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~33_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector23~6_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[8]~32_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~936feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~936_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~968_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1000_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~808feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~808_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~872feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~872_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~840feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~840_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~776feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~776_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1609_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~904feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~904_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1613_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~744feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~744_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~712_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~680_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~584_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~552_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~616feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~616_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~520_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1601_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~648feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~648_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1605_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~168feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~168_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~200_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~232_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~40_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~72_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~104feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~104_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~8_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1585_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~136feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~136_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1589_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~424feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~424_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~456_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~488_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~360feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~360_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~296feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~296_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~328feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~328_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~264_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1593_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~392_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1597_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1617_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[8]~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~53_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~94\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~97_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~90\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~93_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[23]~21_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1015_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~951_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~983_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~887feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~887_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~823_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~855_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~791_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1378_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~919_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1382_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~503_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~471_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~439_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~375_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~343_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~311_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~279_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1362_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~407_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1366_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~247_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~183feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~183_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~215_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~119_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~87_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~55feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~55_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~23_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1354_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~151_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1358_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~759_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~695_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~727_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~567_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~631feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~631_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~599_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~535_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1370_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~663feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~663_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1374_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1386_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~85_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~78\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~81_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[20]~18_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[20]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~692_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~724_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~756_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~628_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~596_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~564feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~564_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~532_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1337_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~660_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1341_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~244_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~212_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~180feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~180_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~116_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~84_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~52_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~20_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1321_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~148_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1325_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~436feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~436_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~500_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~468_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~308_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~372_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~340_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~276_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1329_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~404_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1333_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1012_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~980_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~948_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~884_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~852_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~820feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~820_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~788_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1345_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~916_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1349_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1353_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[20]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~82\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~85_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~89_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[21]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~501_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~469_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~437_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~309_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~373_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~341_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~277_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1395_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~405_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1399_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1013feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1013_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~981_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~949_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~885feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~885_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~853_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~821_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~789feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~789_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1411_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~917feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~917_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1415_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~693_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~725_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~757_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~629_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~597_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~565_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~533_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1403_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~661feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~661_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1407_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~245_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~213_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~181_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~117_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~85_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~53feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~53_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~21feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~21_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1387_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~149_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1391_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1419_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[21]~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector14~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~69_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~73_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector14~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector14~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[17]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~945_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~977_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1009_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~817_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~881_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~849_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~785_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1510_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~913_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1514_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~241feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~241_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~209_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~177_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~81feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~81_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~113_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~49_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~17_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1486_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~145feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~145_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1490_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~689feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~689_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~753feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~753_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~721_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~561feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~561_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~625feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~625_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~593feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~593_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~529_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1502_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~657feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~657_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1506_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~433_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~497_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~465feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~465_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~305feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~305_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~369feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~369_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~337feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~337_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~273feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~273_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1494_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~401_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1498_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1518_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector27~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector27~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~21_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector27~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector27~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[4]~45_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~484feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~484_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~420feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~420_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~452feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~452_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~356feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~356_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~292feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~292_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~324feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~324_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~260feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~260_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1989_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~388feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~388_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1993_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~996_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~932_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~964_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~804_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~836_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~868_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~772_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2005_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~900_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2009_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~164_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~196_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~228feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~228_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~36feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~36_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~68_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~100feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~100_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~4_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1981_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~132_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1985_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~676feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~676_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~740feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~740_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~708feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~708_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~548feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~548_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~612_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~580feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~580_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~516feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~516_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1997_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~644feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~644_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2001_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2013_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[4]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~18\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~21_sumout\ : std_logic;
SIGNAL \datapath|alumux2|f[5]~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector26~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector26~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~25_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector26~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector26~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[5]~47_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~741feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~741_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~709_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~677feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~677_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~613_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~581_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~549feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~549_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~517_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2063_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~645_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2067_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~421_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~485_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~453_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~357feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~357_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~293_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~325_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~261_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2055_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~389_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2059_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~997feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~997_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~965_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~933_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~869_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~805feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~805_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~837_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~773_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2071_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~901_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2075_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~165_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~197_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~229feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~229_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~37_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~69_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~101feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~101_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~5_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2047_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~133_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2051_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2079_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[5]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~54_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~55_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~98\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~101_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~94\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~97_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[24]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~504_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~472_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~440_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~312feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~312_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~344_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~376_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~280_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1197_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~408_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1201_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~184feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~184_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~216_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~248feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~248_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~120feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~120_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~56feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~56_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~88_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~24feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~24_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1189_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~152_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1193_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1016feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1016_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~952_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~984_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~824feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~824_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~888_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~856_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~792_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1213_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~920_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1217_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~760feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~760_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~728_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~696_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~600_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~568feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~568_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~632_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~536_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1205_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~664_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1209_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1221_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[24]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~98\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~101_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~102\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~105_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~56_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[25]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~697_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~729_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~761_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~569_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~633_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~601_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~537_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1271_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~665feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~665_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1275_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~953_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~985_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1017_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~825_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~857_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~889_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~793_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1279_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~921_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1283_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~185feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~185_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~249feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~249_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~217_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~121_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~57_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~89_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~25_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1255_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~153_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1259_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~441_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~505_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~473feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~473_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~313_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~345_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~377_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~281feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~281_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1263_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~409_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1267_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1287_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[25]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~102\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~106\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~110\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~113_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~58_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~59_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~106\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~110\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~114\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~117_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[28]~2_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~252feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~252_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~188_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~220_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~124feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~124_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~60feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~60_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~92feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~92_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~28feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~28_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1024_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~156_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1028_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1020_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~956_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~988_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~892feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~892_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~860_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~828feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~828_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~796_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1048_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~924_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1052_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~764feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~764_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~700_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~732_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~572feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~572_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~636_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~604_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~540feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~540_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1040_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~668feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~668_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1044_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~444feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~444_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~476feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~476_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~508_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~316feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~316_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~380_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~348_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~284feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~284_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1032_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~412feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~412_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1036_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1056_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[28]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~114\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~117_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~60_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~118\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~121_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[29]~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~253_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~189_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~221_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~61feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~61_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~125feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~125_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~93_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~29feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~29_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1090_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~157_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1094_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~957_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1021_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~989_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~893feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~893_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~861_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~829_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~797_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1114_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~925_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1118_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~701_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~733feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~733_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~765feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~765_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~637feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~637_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~573feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~573_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~605feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~605_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~541_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1106_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~669feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~669_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1110_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~509feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~509_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~445_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~477_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~381_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~317feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~317_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~349_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~285feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~285_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1098_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~413_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1102_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1122_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[29]~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~105_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~109_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[26]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~698_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~762_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~730_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~634_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~570feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~570_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~602_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~538_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1172_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~666feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~666_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1176_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~954_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~986_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1018feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1018_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~890_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~826_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~858_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~794_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1180_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~922_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1184_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~506_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~442feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~442_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~474_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~378_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~314feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~314_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~346_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~282feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~282_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1164_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~410_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1168_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~250_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~218_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~186_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~122feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~122_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~90_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~58feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~58_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~26_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1156_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~154_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1160_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1188_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[26]~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~57_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~61_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~122\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~126\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~129_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~118\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~122\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~125_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector0~0_combout\ : std_logic;
SIGNAL \control|pcmux_sel~0_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[31]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~109_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~113_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[27]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~507_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~475_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~443feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~443_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~315_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~379_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~347_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~283_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1230_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~411_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1234_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~699_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~731_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~603_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~571feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~571_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~635_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~539_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1238_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~763_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~667feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~667_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1242_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~955_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~987_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1019_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~827feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~827_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~891_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~859_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~795_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1246_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~923_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1250_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~251_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~219_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~59feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~59_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~91feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~91_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~123feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~123_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~27_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1222_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~187_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~155feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~155_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1226_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1254_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[27]~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector28~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~17_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector28~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector28~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector28~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[3]~35_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~931_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~963_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~803_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~835_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~867feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~867_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~771_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1708_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~995_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~899_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1712_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~419feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~419_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~483_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~451_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~291feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~291_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~355feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~355_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~323feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~323_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~259feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~259_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1692_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~387feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~387_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1696_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~739_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~707_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~675feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~675_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~547feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~547_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~611_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~579_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~515_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1700_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~643_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1704_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~227_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~163_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~195_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~35feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~35_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~99feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~99_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~67feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~67_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~3feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~3_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1684_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~131feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~131_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1688_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1716_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[3]~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~5_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~9_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector30~10_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[1]~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector29~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector29~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector29~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector29~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[2]~37_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~226feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~226_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~194_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~162feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~162_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~34feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~34_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~98feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~98_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~66_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~2_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1750_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~130feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~130_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1754_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1782_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[2]~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~9_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector29~3_combout\ : std_logic;
SIGNAL \datapath|Add0~2\ : std_logic;
SIGNAL \datapath|Add0~5_sumout\ : std_logic;
SIGNAL \datapath|Add0~6\ : std_logic;
SIGNAL \datapath|Add0~9_sumout\ : std_logic;
SIGNAL \datapath|Add0~10\ : std_logic;
SIGNAL \datapath|Add0~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector26~3_combout\ : std_logic;
SIGNAL \datapath|pcmux|f[5]~1_combout\ : std_logic;
SIGNAL \datapath|Add0~14\ : std_logic;
SIGNAL \datapath|Add0~17_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|pcmux|f[6]~0_combout\ : std_logic;
SIGNAL \datapath|Add0~18\ : std_logic;
SIGNAL \datapath|Add0~21_sumout\ : std_logic;
SIGNAL \datapath|Add0~22\ : std_logic;
SIGNAL \datapath|Add0~25_sumout\ : std_logic;
SIGNAL \datapath|Add0~26\ : std_logic;
SIGNAL \datapath|Add0~29_sumout\ : std_logic;
SIGNAL \datapath|Add0~30\ : std_logic;
SIGNAL \datapath|Add0~33_sumout\ : std_logic;
SIGNAL \datapath|Add0~34\ : std_logic;
SIGNAL \datapath|Add0~37_sumout\ : std_logic;
SIGNAL \datapath|Add0~38\ : std_logic;
SIGNAL \datapath|Add0~41_sumout\ : std_logic;
SIGNAL \datapath|Add0~42\ : std_logic;
SIGNAL \datapath|Add0~45_sumout\ : std_logic;
SIGNAL \datapath|Add0~46\ : std_logic;
SIGNAL \datapath|Add0~49_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector17~4_combout\ : std_logic;
SIGNAL \datapath|Add0~50\ : std_logic;
SIGNAL \datapath|Add0~53_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector16~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|Add0~54\ : std_logic;
SIGNAL \datapath|Add0~57_sumout\ : std_logic;
SIGNAL \datapath|Add0~58\ : std_logic;
SIGNAL \datapath|Add0~61_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector14~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector14~3_combout\ : std_logic;
SIGNAL \datapath|Add0~62\ : std_logic;
SIGNAL \datapath|Add0~65_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector13~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector13~3_combout\ : std_logic;
SIGNAL \datapath|Add0~66\ : std_logic;
SIGNAL \datapath|Add0~69_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector12~4_combout\ : std_logic;
SIGNAL \datapath|Add0~70\ : std_logic;
SIGNAL \datapath|Add0~73_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector11~5_combout\ : std_logic;
SIGNAL \datapath|Add0~74\ : std_logic;
SIGNAL \datapath|Add0~77_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector10~4_combout\ : std_logic;
SIGNAL \datapath|Add0~78\ : std_logic;
SIGNAL \datapath|Add0~81_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector9~4_combout\ : std_logic;
SIGNAL \datapath|Add0~82\ : std_logic;
SIGNAL \datapath|Add0~85_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector8~4_combout\ : std_logic;
SIGNAL \datapath|Add0~86\ : std_logic;
SIGNAL \datapath|Add0~89_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector7~8_combout\ : std_logic;
SIGNAL \datapath|Add0~90\ : std_logic;
SIGNAL \datapath|Add0~93_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector6~4_combout\ : std_logic;
SIGNAL \datapath|Add0~94\ : std_logic;
SIGNAL \datapath|Add0~97_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~4_combout\ : std_logic;
SIGNAL \datapath|Add0~98\ : std_logic;
SIGNAL \datapath|Add0~101_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector4~4_combout\ : std_logic;
SIGNAL \datapath|Add0~102\ : std_logic;
SIGNAL \datapath|Add0~105_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector3~5_combout\ : std_logic;
SIGNAL \datapath|Add0~106\ : std_logic;
SIGNAL \datapath|Add0~109_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector2~5_combout\ : std_logic;
SIGNAL \datapath|Add0~110\ : std_logic;
SIGNAL \datapath|Add0~113_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~125_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~121_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~6_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[30]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~3_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[30]~4_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1022feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1022_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~958_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~990_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~894feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~894_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~862_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~830feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~830_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~798_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1081_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~926_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1085_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~446feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~446_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~478_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~510feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~510_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~382_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~318feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~318_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~350_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~286feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~286_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1065_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~414feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~414_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1069_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~254_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~222feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~222_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~190_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~62feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~62_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~126feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~126_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~94feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~94_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~30feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~30_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1057_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~158_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1061_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~766_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~702_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~734_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~574_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~638feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~638_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~606feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~606_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~542_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1073_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~670_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1077_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1089_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~0_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~6_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~7_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[7]~7_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1980DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[6]~6_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~3_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[31]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~8_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~0_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|Equal0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~3_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~9_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~10_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~10_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[5]~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[4]~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~11_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~12_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~13_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~14_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~7_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~8_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~9_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~15_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~17_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~19_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~20_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~21_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[20]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[21]~21_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[18]~18_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[19]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~18_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[16]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[17]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~16_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~22_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[23]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[24]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~23_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[25]~25_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~24_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[22]~22_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~25_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[29]~29_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[30]~30_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~26_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~27_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|LessThan1~28_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|br_en~11_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[0]~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|f~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add1~5_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector31~0_combout\ : std_logic;
SIGNAL \datapath|regfilemux|f[0]~39_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~224_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~192_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~160_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~96_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~64_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~32feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~32_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~0_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1783_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~128_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1787_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~928_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~960_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~992feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~992_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~832_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~864feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~864_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~800_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~768_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1807_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~896_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1811_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~736_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~704_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~672feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~672_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~576_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~608feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~608_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~544feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~544_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~512_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1799_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~640_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1803_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~480_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~448_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~416feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~416_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~352_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~320_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~288_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~256_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1791_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~384feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~384_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1795_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|data~1815_combout\ : std_logic;
SIGNAL \datapath|alumux1|f[0]~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Add0~1_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector31~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector31~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector31~3_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[0]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[1]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[2]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[3]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[4]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector27~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|pc|data[5]~_wirecell_combout\ : std_logic;
SIGNAL \datapath|pc|data[6]~_wirecell_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[7]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[8]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[9]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector22~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[10]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[11]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[12]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[13]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[14]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[15]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[16]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[17]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[18]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[19]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[20]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[21]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[22]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[23]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[24]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[25]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[26]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector5~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[27]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[28]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[29]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[30]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|Selector1~6DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_MAR|data[31]~feeder_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[0]~0_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[1]~1_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[2]~2_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[3]~3_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[8]~8_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[9]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[10]~10_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[11]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[12]~12_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[13]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[14]~14_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[15]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[26]~26_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[27]~27_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|reg_a[28]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_MDR|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|riscv_MAR|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|pc|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mem_data_out|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|riscv_ir|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|riscv_regfile|ALT_INV_data~911_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1007_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~943_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~719_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~591_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~527_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~623_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~559_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~655_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~751_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~687_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~463_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~335_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~271_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~367_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~303_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~399_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~495_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~431_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~207_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~79_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~15_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~111_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~47_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~143_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~239_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~175_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[12]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1881_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~972_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~844_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~780_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~876_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~812_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~908_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1004_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~940_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~716_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~588_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~524_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~620_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~556_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~652_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~748_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~684_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~460_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~332_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~268_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~364_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~300_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~396_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~492_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~428_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~204_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~76_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~12_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~108_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~44_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~140_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~236_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~172_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[14]~8_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1848_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~974_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~846_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~782_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~878_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~814_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~910_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1006_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~942_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~718_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~590_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~526_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~622_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~558_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~654_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~750_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~686_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~462_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~334_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~270_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~366_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~302_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~398_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~494_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~430_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~206_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~78_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~14_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~110_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~46_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~142_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~238_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~174_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[0]~7_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1815_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~960_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~832_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~768_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~864_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~800_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~896_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~992_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~928_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~704_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~576_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~512_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~608_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~544_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~640_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~736_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~672_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~448_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~320_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~256_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~352_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~288_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~384_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~480_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~416_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~192_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~64_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~0_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~96_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~32_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~128_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~224_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~160_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[2]~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1782_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~962_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~834_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~770_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~866_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~802_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~898_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~994_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~930_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~706_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~578_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~514_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~610_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~546_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~642_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~738_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~674_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~450_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~322_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~258_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~354_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~290_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~386_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~482_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~418_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~194_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~66_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~98_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~34_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~130_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~226_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~162_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[1]~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1749_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~961_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~833_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~769_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~865_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~801_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~897_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~993_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~929_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~705_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~577_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~513_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~609_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~545_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~641_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~737_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~673_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~449_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~321_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~257_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~353_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~289_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~385_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~481_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~417_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~193_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~65_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~97_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~33_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~129_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~225_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~161_q\ : std_logic;
SIGNAL \datapath|pc|ALT_INV_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|alumux1|ALT_INV_f[3]~4_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1716_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~963_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~835_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~771_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~867_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~803_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~899_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~995_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~931_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~707_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~579_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~515_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~611_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~547_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~643_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~739_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~675_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~451_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~323_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~259_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~355_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~291_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~387_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~483_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~419_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~195_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~67_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~3_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~99_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~35_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~131_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~227_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~163_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[9]~3_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1683_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~969_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~841_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~777_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~873_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~809_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~905_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1001_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~937_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~713_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~585_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~521_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~617_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~553_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~649_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~745_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~681_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~457_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~329_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~265_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~361_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~297_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~393_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~489_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~425_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~201_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~73_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~9_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~105_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~41_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~137_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~233_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~169_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[11]~2_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1650_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~971_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~843_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~779_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~875_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~811_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~907_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1003_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~939_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~715_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~587_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~523_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~619_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~555_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~651_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~747_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~683_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~459_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~331_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~267_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~363_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~299_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~395_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~491_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~427_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~203_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~75_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~11_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~107_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~43_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~139_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~235_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~171_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[8]~1_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1617_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~968_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~840_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~776_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~872_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~808_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~904_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1000_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~936_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~712_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~584_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~520_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~616_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~552_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~648_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~744_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~680_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~456_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~328_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~264_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~360_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~296_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~392_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~488_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~424_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~200_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~72_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~8_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~104_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~40_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~136_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~232_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~168_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[10]~0_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1584_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~970_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~842_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~778_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~874_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~810_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~906_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1002_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~938_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~714_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~586_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~522_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~618_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~554_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~650_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~746_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~682_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~458_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~330_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~266_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~362_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~298_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~394_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~490_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~426_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~202_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~74_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~10_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~106_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~42_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~138_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~234_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~170_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1551_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~979_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~851_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~787_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~883_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~819_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~915_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1011_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~947_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~723_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~595_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~531_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~627_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~563_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~659_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~755_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~691_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~467_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~339_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~275_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~371_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~307_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~403_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~499_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~435_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~211_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~83_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~19_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~115_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~51_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~147_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~243_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~179_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1518_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~977_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~849_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~785_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~881_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~817_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~913_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1009_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~945_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~721_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~593_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~529_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~625_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~561_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~657_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~753_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~689_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~465_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~337_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~273_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~369_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~305_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~401_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~497_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~433_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~209_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~81_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~17_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~113_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~49_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~145_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~241_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~177_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1485_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~978_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~850_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~786_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~882_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~818_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~914_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1010_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~946_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~722_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~594_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~530_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~626_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~562_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~658_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~754_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~690_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~466_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~338_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~274_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~370_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~306_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~402_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~498_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~434_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~210_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~82_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~18_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~114_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~50_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~146_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~242_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~178_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1452_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~976_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~848_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~784_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~880_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~816_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~912_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1008_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~944_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~720_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~592_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~528_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~624_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~560_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~656_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~752_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~688_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~464_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~336_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~272_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~368_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~304_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~400_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~496_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~432_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~208_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~80_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~16_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~112_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~48_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~144_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~240_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~176_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1419_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~981_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~853_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~789_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~885_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~821_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~917_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1013_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~949_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~725_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~597_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~533_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~629_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~565_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~661_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~757_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~693_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~469_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~341_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~277_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~373_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~309_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~405_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~501_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~437_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~213_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~85_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~21_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~117_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~53_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~149_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~245_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~181_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1386_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~983_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~855_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~791_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~887_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~823_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~919_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1015_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~951_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~727_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~599_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~535_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~631_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~567_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~663_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~759_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~695_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~471_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~343_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~279_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~375_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~311_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~407_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~503_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~439_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~215_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~87_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~23_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~119_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~55_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~151_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~247_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~183_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1353_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~980_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~852_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~788_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~884_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~820_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~916_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1012_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~948_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~724_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~596_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~532_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~628_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~564_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~660_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~756_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~692_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~468_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~340_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~276_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~372_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~308_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~404_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~500_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~436_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~212_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~84_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~20_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~116_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~52_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~148_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~244_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~180_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1320_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~982_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~854_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~790_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~886_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~822_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~918_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1014_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~950_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~726_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~598_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~534_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~630_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~566_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~662_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~758_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~694_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~470_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~342_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~278_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~374_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~310_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~406_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~502_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~438_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~214_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~86_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~22_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~118_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~54_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~150_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~246_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~182_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1287_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~985_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~857_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~793_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~889_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~825_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~921_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1017_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~953_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~729_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~601_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~537_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~633_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~569_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~665_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~761_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~697_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~473_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~345_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~281_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~377_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~313_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~409_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~505_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~441_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~217_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~89_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~25_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~121_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~57_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~153_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~249_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~185_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1254_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~987_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~859_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~795_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~891_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~827_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~923_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1019_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~955_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~731_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~603_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~539_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~635_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~571_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~667_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~763_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~699_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~475_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~347_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~283_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~379_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~315_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~411_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~507_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~443_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~219_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~91_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~27_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~123_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~59_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~155_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~251_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~187_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1221_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~984_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~856_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~792_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~888_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~824_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~920_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1016_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~952_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~728_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~600_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~536_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~632_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~568_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~664_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~760_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~696_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~472_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~344_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~280_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~376_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~312_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~408_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~504_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~440_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~216_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~88_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~24_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~120_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~56_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~152_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~248_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~184_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1188_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~986_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~858_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~794_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~890_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~826_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~922_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1018_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~954_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~730_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~602_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~538_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~634_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~570_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~666_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~762_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~698_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~474_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~346_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~282_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~378_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~314_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~410_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~506_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~442_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~218_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~90_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~26_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~122_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~58_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~154_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~250_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~186_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[2]~8_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[2]~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ir|ALT_INV_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1155_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~991_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~863_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~799_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~895_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~831_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~927_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1023_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~959_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~735_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~607_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~543_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~639_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~575_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~671_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~767_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~703_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~479_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~351_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~287_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~383_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~319_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~415_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~511_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~447_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~223_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~95_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~31_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~127_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~63_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~159_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~255_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~191_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1122_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~989_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~861_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~797_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~893_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~829_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~925_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1021_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~957_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~733_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~605_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~541_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~637_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~573_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~669_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~765_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~701_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~477_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~349_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~285_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~381_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~317_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~413_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~509_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~445_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~221_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~93_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~29_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~125_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~61_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~157_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~253_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~189_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1089_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~990_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~862_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~798_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~894_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~830_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~926_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1022_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~958_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~734_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~606_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~542_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~638_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~574_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~670_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~766_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~702_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~478_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~350_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~286_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~382_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~318_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~414_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~510_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~446_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~222_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~94_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~30_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~126_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~62_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~158_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~254_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~190_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1056_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~988_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~860_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~796_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~892_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~828_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~924_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1020_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~956_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~732_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~604_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~540_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~636_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~572_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~668_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~764_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~700_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~476_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~348_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~284_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~380_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~316_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~412_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~508_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~444_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~220_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~92_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~28_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~124_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~60_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~156_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~252_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~188_q\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[1]~6_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[0]~5_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[0]~4_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[3]~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[3]~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[4]~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[4]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_alumux2_sel[1]~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_alumux2_sel[0]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_aluop[0]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector0~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_BR~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_auipc~q\ : std_logic;
SIGNAL \control|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_SW_calc_addr~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_LW_calc_addr~q\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch1~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_str1~q\ : std_logic;
SIGNAL \control|ALT_INV_load_MDR~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_ldr1~q\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch2~q\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~11_combout\ : std_logic;
SIGNAL \datapath|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \datapath|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector15~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2075_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2071_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2067_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2063_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2059_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2055_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2051_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2047_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2042_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2038_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2034_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2030_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2026_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2022_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2018_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2014_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2009_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2005_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2001_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1997_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1993_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1989_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1985_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1981_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1976_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1972_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1968_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1964_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1960_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1956_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1952_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1948_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1943_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1939_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1935_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1931_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1927_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1923_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1919_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1915_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1910_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1906_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1902_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1898_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1894_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1890_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1886_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1882_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1877_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1873_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1869_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1865_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1861_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1857_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1853_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1849_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1844_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1840_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1836_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1832_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1828_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1824_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1820_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1816_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1811_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1807_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1803_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1799_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1795_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1791_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1787_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1783_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1778_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1774_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1770_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1766_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1762_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1758_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1754_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1750_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1745_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1741_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1737_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1733_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1729_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1725_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1721_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1717_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1712_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1708_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1704_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1700_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1696_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1692_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1688_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1684_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1679_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1675_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1671_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1667_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1663_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1659_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1655_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1651_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1646_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1642_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1638_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1634_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1630_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1626_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1622_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1618_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1613_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1609_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1605_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1601_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1597_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1593_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1589_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1585_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1580_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1576_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1572_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1568_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1564_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1560_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1556_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1552_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1547_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1543_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1539_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1535_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1531_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1527_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1523_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1519_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1514_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1510_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1506_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1502_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1498_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1494_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1490_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1486_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1481_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1477_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1473_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1469_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1465_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1461_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1457_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1453_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1448_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1444_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1440_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1436_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1432_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1428_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1424_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1420_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1415_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1411_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1407_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1403_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1399_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1395_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1391_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1387_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1382_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1378_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1374_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1370_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1366_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1362_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1358_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1354_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1349_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1345_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1341_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1337_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1333_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1329_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1325_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1321_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1316_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1312_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1308_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1304_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1300_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1296_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1292_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1288_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1283_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1279_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1275_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1271_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1267_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1263_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1259_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1255_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1250_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1246_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1242_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1238_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1234_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1230_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1226_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1222_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1217_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1213_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1209_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1205_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1201_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1197_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1193_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1189_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1184_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1180_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1176_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1172_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1168_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1164_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1160_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1156_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1151_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1147_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1143_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1139_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1135_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1131_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1127_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1123_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1118_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1114_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1110_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1106_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1102_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1098_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1094_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1090_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1085_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1081_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1077_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1073_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1069_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1065_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1061_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1057_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1052_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1048_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1044_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1040_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1036_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1032_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1028_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1024_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~6DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~51DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector17~4DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~33DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~25DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector25~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~37DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector26~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~35DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~32DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector29~3DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[6]~12DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1980DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~8DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1782DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[1]~5DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1650DUPLICATE_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_rdata[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_mem_resp~input_o\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector12~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector13~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector14~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector4~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector5~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector6~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector8~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector9~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector10~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~6_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[5]~47_combout\ : std_logic;
SIGNAL \datapath|riscv_MDR|ALT_INV_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|regfilemux|ALT_INV_f[7]~46_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[4]~45_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[6]~44_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[13]~43_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[15]~42_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[12]~41_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[14]~40_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[0]~39_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[0]~38_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[2]~37_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[1]~36_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[3]~35_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[9]~34_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[11]~33_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[8]~32_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[10]~31_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[19]~30_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[19]~29_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[17]~28_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[17]~27_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[18]~26_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[18]~25_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[16]~24_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[21]~23_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[21]~22_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[23]~21_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[23]~20_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[20]~19_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[20]~18_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[22]~17_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[22]~16_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[25]~15_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[25]~14_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[27]~13_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[27]~12_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[24]~11_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[24]~10_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[26]~9_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[26]~8_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[31]~7_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[29]~6_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[29]~5_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[30]~4_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[30]~3_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2103_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2099_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2094_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2084_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2082_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2081_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_imm~q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2080_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[28]~2_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[28]~1_combout\ : std_logic;
SIGNAL \datapath|regfilemux|ALT_INV_f[31]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_LUI~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_ldr2~q\ : std_logic;
SIGNAL \control|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~28_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~10_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~9_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~8_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~7_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~27_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~26_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~25_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~24_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~23_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~6_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~22_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~21_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~20_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~19_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~18_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~17_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~16_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~15_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~5_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~14_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~13_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~12_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~11_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~10_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~9_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~8_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~3_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_CMP|ALT_INV_br_en~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_cmpmux_sel~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.s_SLTIU~q\ : std_logic;
SIGNAL \control|ALT_INV_state.s_SLTI~q\ : std_logic;
SIGNAL \control|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr15~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_state.decode~q\ : std_logic;
SIGNAL \control|ALT_INV_state.fetch3~q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[31]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[30]~30_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[29]~29_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[25]~25_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[24]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[23]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[22]~22_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[21]~21_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[20]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[19]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[18]~18_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[17]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[16]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[7]~7_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[6]~6_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[5]~5_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_reg_a[4]~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~59_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~58_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~57_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[30]~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~61_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[29]~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~60_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[28]~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~59_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector4~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector4~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[27]~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector4~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~56_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~58_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector5~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector5~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[26]~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~55_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~57_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector6~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector6~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[25]~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector6~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~54_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~56_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~5_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[24]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~53_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~55_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~54_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector8~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector8~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[23]~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector8~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~52_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~51_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector9~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector9~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[22]~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector9~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~50_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~49_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector10~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector10~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[21]~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector10~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~48_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~47_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[20]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector12~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector12~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[19]~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~53_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector13~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[18]~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector13~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector14~2_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[17]~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~51_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~49_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_f~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_f~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_f~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~48_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector16~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector16~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector16~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[15]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector17~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~47_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector17~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[14]~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector18~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector18~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~46_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector18~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[13]~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector19~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~45_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector19~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector19~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[12]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector20~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector20~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector20~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~44_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector20~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[11]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector21~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector21~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~43_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector21~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[10]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~42_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector22~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector22~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector22~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[9]~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~39_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[8]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector24~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector24~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector24~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[7]~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector24~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector25~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector25~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[6]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector26~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector26~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector26~1_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[5]~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector27~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector27~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector27~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector28~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector28~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~34_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~33_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector28~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector28~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~27_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector29~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector29~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~10_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~6_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\ : std_logic;
SIGNAL \datapath|alumux2|ALT_INV_f[1]~9_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[19]~31_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[17]~30_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[18]~29_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[20]~28_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[21]~27_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[23]~26_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[22]~25_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[24]~24_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[25]~23_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[27]~22_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[26]~21_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[28]~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[31]~19_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[29]~18_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[30]~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[16]~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector31~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector31~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_aluop[2]~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector0~3_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_f~0_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[5]~15_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2079_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~965_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~837_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~773_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~869_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~805_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~901_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~997_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~933_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~709_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~581_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~517_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~613_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~549_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~645_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~741_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~677_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~453_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~325_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~261_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~357_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~293_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~389_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~485_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~421_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~197_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~69_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~5_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~101_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~37_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~133_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~229_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~165_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[7]~14_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2046_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~967_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~839_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~775_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~871_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~807_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~903_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~999_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~935_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~711_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~583_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~519_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~615_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~551_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~647_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~743_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~679_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~455_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~327_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~263_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~359_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~295_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~391_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~487_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~423_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~199_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~71_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~7_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~103_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~39_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~135_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~231_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~167_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[4]~13_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~2013_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~964_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~836_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~772_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~868_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~804_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~900_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~996_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~932_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~708_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~580_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~516_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~612_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~548_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~644_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~740_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~676_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~452_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~324_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~260_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~356_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~292_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~388_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~484_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~420_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~196_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~68_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~4_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~100_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~36_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~132_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~228_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~164_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[6]~12_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1980_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~966_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~838_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~774_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~870_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~806_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~902_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~998_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~934_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~710_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~582_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~518_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~614_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~550_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~646_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~742_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~678_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~454_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~326_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~262_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~358_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~294_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~390_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~486_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~422_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~198_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~70_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~6_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~102_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~38_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~134_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~230_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~166_q\ : std_logic;
SIGNAL \datapath|riscv_ALU|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[13]~11_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1947_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~973_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~845_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~781_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~877_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~813_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~909_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1005_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~941_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~717_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~589_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~525_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~621_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~557_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~653_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~749_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~685_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~461_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~333_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~269_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~365_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~301_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~397_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~493_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~429_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~205_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~77_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~13_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~109_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~45_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~141_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~237_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~173_q\ : std_logic;
SIGNAL \datapath|alumux1|ALT_INV_f[15]~10_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~1914_combout\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~975_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~847_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~783_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~879_q\ : std_logic;
SIGNAL \datapath|riscv_regfile|ALT_INV_data~815_q\ : std_logic;

BEGIN

ww_clk <= clk;
ww_mem_resp <= mem_resp;
ww_mem_rdata <= mem_rdata;
mem_read <= ww_mem_read;
mem_write <= ww_mem_write;
mem_byte_enable <= ww_mem_byte_enable;
mem_address <= ww_mem_address;
mem_wdata <= ww_mem_wdata;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\datapath|riscv_regfile|ALT_INV_data~911_q\ <= NOT \datapath|riscv_regfile|data~911_q\;
\datapath|riscv_regfile|ALT_INV_data~1007_q\ <= NOT \datapath|riscv_regfile|data~1007_q\;
\datapath|riscv_regfile|ALT_INV_data~943_q\ <= NOT \datapath|riscv_regfile|data~943_q\;
\datapath|riscv_regfile|ALT_INV_data~719_q\ <= NOT \datapath|riscv_regfile|data~719_q\;
\datapath|riscv_regfile|ALT_INV_data~591_q\ <= NOT \datapath|riscv_regfile|data~591_q\;
\datapath|riscv_regfile|ALT_INV_data~527_q\ <= NOT \datapath|riscv_regfile|data~527_q\;
\datapath|riscv_regfile|ALT_INV_data~623_q\ <= NOT \datapath|riscv_regfile|data~623_q\;
\datapath|riscv_regfile|ALT_INV_data~559_q\ <= NOT \datapath|riscv_regfile|data~559_q\;
\datapath|riscv_regfile|ALT_INV_data~655_q\ <= NOT \datapath|riscv_regfile|data~655_q\;
\datapath|riscv_regfile|ALT_INV_data~751_q\ <= NOT \datapath|riscv_regfile|data~751_q\;
\datapath|riscv_regfile|ALT_INV_data~687_q\ <= NOT \datapath|riscv_regfile|data~687_q\;
\datapath|riscv_regfile|ALT_INV_data~463_q\ <= NOT \datapath|riscv_regfile|data~463_q\;
\datapath|riscv_regfile|ALT_INV_data~335_q\ <= NOT \datapath|riscv_regfile|data~335_q\;
\datapath|riscv_regfile|ALT_INV_data~271_q\ <= NOT \datapath|riscv_regfile|data~271_q\;
\datapath|riscv_regfile|ALT_INV_data~367_q\ <= NOT \datapath|riscv_regfile|data~367_q\;
\datapath|riscv_regfile|ALT_INV_data~303_q\ <= NOT \datapath|riscv_regfile|data~303_q\;
\datapath|riscv_regfile|ALT_INV_data~399_q\ <= NOT \datapath|riscv_regfile|data~399_q\;
\datapath|riscv_regfile|ALT_INV_data~495_q\ <= NOT \datapath|riscv_regfile|data~495_q\;
\datapath|riscv_regfile|ALT_INV_data~431_q\ <= NOT \datapath|riscv_regfile|data~431_q\;
\datapath|riscv_regfile|ALT_INV_data~207_q\ <= NOT \datapath|riscv_regfile|data~207_q\;
\datapath|riscv_regfile|ALT_INV_data~79_q\ <= NOT \datapath|riscv_regfile|data~79_q\;
\datapath|riscv_regfile|ALT_INV_data~15_q\ <= NOT \datapath|riscv_regfile|data~15_q\;
\datapath|riscv_regfile|ALT_INV_data~111_q\ <= NOT \datapath|riscv_regfile|data~111_q\;
\datapath|riscv_regfile|ALT_INV_data~47_q\ <= NOT \datapath|riscv_regfile|data~47_q\;
\datapath|riscv_regfile|ALT_INV_data~143_q\ <= NOT \datapath|riscv_regfile|data~143_q\;
\datapath|riscv_regfile|ALT_INV_data~239_q\ <= NOT \datapath|riscv_regfile|data~239_q\;
\datapath|riscv_regfile|ALT_INV_data~175_q\ <= NOT \datapath|riscv_regfile|data~175_q\;
\datapath|alumux1|ALT_INV_f[12]~9_combout\ <= NOT \datapath|alumux1|f[12]~9_combout\;
\datapath|riscv_regfile|ALT_INV_data~1881_combout\ <= NOT \datapath|riscv_regfile|data~1881_combout\;
\datapath|riscv_regfile|ALT_INV_data~972_q\ <= NOT \datapath|riscv_regfile|data~972_q\;
\datapath|riscv_regfile|ALT_INV_data~844_q\ <= NOT \datapath|riscv_regfile|data~844_q\;
\datapath|riscv_regfile|ALT_INV_data~780_q\ <= NOT \datapath|riscv_regfile|data~780_q\;
\datapath|riscv_regfile|ALT_INV_data~876_q\ <= NOT \datapath|riscv_regfile|data~876_q\;
\datapath|riscv_regfile|ALT_INV_data~812_q\ <= NOT \datapath|riscv_regfile|data~812_q\;
\datapath|riscv_regfile|ALT_INV_data~908_q\ <= NOT \datapath|riscv_regfile|data~908_q\;
\datapath|riscv_regfile|ALT_INV_data~1004_q\ <= NOT \datapath|riscv_regfile|data~1004_q\;
\datapath|riscv_regfile|ALT_INV_data~940_q\ <= NOT \datapath|riscv_regfile|data~940_q\;
\datapath|riscv_regfile|ALT_INV_data~716_q\ <= NOT \datapath|riscv_regfile|data~716_q\;
\datapath|riscv_regfile|ALT_INV_data~588_q\ <= NOT \datapath|riscv_regfile|data~588_q\;
\datapath|riscv_regfile|ALT_INV_data~524_q\ <= NOT \datapath|riscv_regfile|data~524_q\;
\datapath|riscv_regfile|ALT_INV_data~620_q\ <= NOT \datapath|riscv_regfile|data~620_q\;
\datapath|riscv_regfile|ALT_INV_data~556_q\ <= NOT \datapath|riscv_regfile|data~556_q\;
\datapath|riscv_regfile|ALT_INV_data~652_q\ <= NOT \datapath|riscv_regfile|data~652_q\;
\datapath|riscv_regfile|ALT_INV_data~748_q\ <= NOT \datapath|riscv_regfile|data~748_q\;
\datapath|riscv_regfile|ALT_INV_data~684_q\ <= NOT \datapath|riscv_regfile|data~684_q\;
\datapath|riscv_regfile|ALT_INV_data~460_q\ <= NOT \datapath|riscv_regfile|data~460_q\;
\datapath|riscv_regfile|ALT_INV_data~332_q\ <= NOT \datapath|riscv_regfile|data~332_q\;
\datapath|riscv_regfile|ALT_INV_data~268_q\ <= NOT \datapath|riscv_regfile|data~268_q\;
\datapath|riscv_regfile|ALT_INV_data~364_q\ <= NOT \datapath|riscv_regfile|data~364_q\;
\datapath|riscv_regfile|ALT_INV_data~300_q\ <= NOT \datapath|riscv_regfile|data~300_q\;
\datapath|riscv_regfile|ALT_INV_data~396_q\ <= NOT \datapath|riscv_regfile|data~396_q\;
\datapath|riscv_regfile|ALT_INV_data~492_q\ <= NOT \datapath|riscv_regfile|data~492_q\;
\datapath|riscv_regfile|ALT_INV_data~428_q\ <= NOT \datapath|riscv_regfile|data~428_q\;
\datapath|riscv_regfile|ALT_INV_data~204_q\ <= NOT \datapath|riscv_regfile|data~204_q\;
\datapath|riscv_regfile|ALT_INV_data~76_q\ <= NOT \datapath|riscv_regfile|data~76_q\;
\datapath|riscv_regfile|ALT_INV_data~12_q\ <= NOT \datapath|riscv_regfile|data~12_q\;
\datapath|riscv_regfile|ALT_INV_data~108_q\ <= NOT \datapath|riscv_regfile|data~108_q\;
\datapath|riscv_regfile|ALT_INV_data~44_q\ <= NOT \datapath|riscv_regfile|data~44_q\;
\datapath|riscv_regfile|ALT_INV_data~140_q\ <= NOT \datapath|riscv_regfile|data~140_q\;
\datapath|riscv_regfile|ALT_INV_data~236_q\ <= NOT \datapath|riscv_regfile|data~236_q\;
\datapath|riscv_regfile|ALT_INV_data~172_q\ <= NOT \datapath|riscv_regfile|data~172_q\;
\datapath|alumux1|ALT_INV_f[14]~8_combout\ <= NOT \datapath|alumux1|f[14]~8_combout\;
\datapath|riscv_regfile|ALT_INV_data~1848_combout\ <= NOT \datapath|riscv_regfile|data~1848_combout\;
\datapath|riscv_regfile|ALT_INV_data~974_q\ <= NOT \datapath|riscv_regfile|data~974_q\;
\datapath|riscv_regfile|ALT_INV_data~846_q\ <= NOT \datapath|riscv_regfile|data~846_q\;
\datapath|riscv_regfile|ALT_INV_data~782_q\ <= NOT \datapath|riscv_regfile|data~782_q\;
\datapath|riscv_regfile|ALT_INV_data~878_q\ <= NOT \datapath|riscv_regfile|data~878_q\;
\datapath|riscv_regfile|ALT_INV_data~814_q\ <= NOT \datapath|riscv_regfile|data~814_q\;
\datapath|riscv_regfile|ALT_INV_data~910_q\ <= NOT \datapath|riscv_regfile|data~910_q\;
\datapath|riscv_regfile|ALT_INV_data~1006_q\ <= NOT \datapath|riscv_regfile|data~1006_q\;
\datapath|riscv_regfile|ALT_INV_data~942_q\ <= NOT \datapath|riscv_regfile|data~942_q\;
\datapath|riscv_regfile|ALT_INV_data~718_q\ <= NOT \datapath|riscv_regfile|data~718_q\;
\datapath|riscv_regfile|ALT_INV_data~590_q\ <= NOT \datapath|riscv_regfile|data~590_q\;
\datapath|riscv_regfile|ALT_INV_data~526_q\ <= NOT \datapath|riscv_regfile|data~526_q\;
\datapath|riscv_regfile|ALT_INV_data~622_q\ <= NOT \datapath|riscv_regfile|data~622_q\;
\datapath|riscv_regfile|ALT_INV_data~558_q\ <= NOT \datapath|riscv_regfile|data~558_q\;
\datapath|riscv_regfile|ALT_INV_data~654_q\ <= NOT \datapath|riscv_regfile|data~654_q\;
\datapath|riscv_regfile|ALT_INV_data~750_q\ <= NOT \datapath|riscv_regfile|data~750_q\;
\datapath|riscv_regfile|ALT_INV_data~686_q\ <= NOT \datapath|riscv_regfile|data~686_q\;
\datapath|riscv_regfile|ALT_INV_data~462_q\ <= NOT \datapath|riscv_regfile|data~462_q\;
\datapath|riscv_regfile|ALT_INV_data~334_q\ <= NOT \datapath|riscv_regfile|data~334_q\;
\datapath|riscv_regfile|ALT_INV_data~270_q\ <= NOT \datapath|riscv_regfile|data~270_q\;
\datapath|riscv_regfile|ALT_INV_data~366_q\ <= NOT \datapath|riscv_regfile|data~366_q\;
\datapath|riscv_regfile|ALT_INV_data~302_q\ <= NOT \datapath|riscv_regfile|data~302_q\;
\datapath|riscv_regfile|ALT_INV_data~398_q\ <= NOT \datapath|riscv_regfile|data~398_q\;
\datapath|riscv_regfile|ALT_INV_data~494_q\ <= NOT \datapath|riscv_regfile|data~494_q\;
\datapath|riscv_regfile|ALT_INV_data~430_q\ <= NOT \datapath|riscv_regfile|data~430_q\;
\datapath|riscv_regfile|ALT_INV_data~206_q\ <= NOT \datapath|riscv_regfile|data~206_q\;
\datapath|riscv_regfile|ALT_INV_data~78_q\ <= NOT \datapath|riscv_regfile|data~78_q\;
\datapath|riscv_regfile|ALT_INV_data~14_q\ <= NOT \datapath|riscv_regfile|data~14_q\;
\datapath|riscv_regfile|ALT_INV_data~110_q\ <= NOT \datapath|riscv_regfile|data~110_q\;
\datapath|riscv_regfile|ALT_INV_data~46_q\ <= NOT \datapath|riscv_regfile|data~46_q\;
\datapath|riscv_regfile|ALT_INV_data~142_q\ <= NOT \datapath|riscv_regfile|data~142_q\;
\datapath|riscv_regfile|ALT_INV_data~238_q\ <= NOT \datapath|riscv_regfile|data~238_q\;
\datapath|riscv_regfile|ALT_INV_data~174_q\ <= NOT \datapath|riscv_regfile|data~174_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~14_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~14_combout\;
\datapath|alumux1|ALT_INV_f[0]~7_combout\ <= NOT \datapath|alumux1|f[0]~7_combout\;
\datapath|riscv_regfile|ALT_INV_data~1815_combout\ <= NOT \datapath|riscv_regfile|data~1815_combout\;
\datapath|riscv_regfile|ALT_INV_data~960_q\ <= NOT \datapath|riscv_regfile|data~960_q\;
\datapath|riscv_regfile|ALT_INV_data~832_q\ <= NOT \datapath|riscv_regfile|data~832_q\;
\datapath|riscv_regfile|ALT_INV_data~768_q\ <= NOT \datapath|riscv_regfile|data~768_q\;
\datapath|riscv_regfile|ALT_INV_data~864_q\ <= NOT \datapath|riscv_regfile|data~864_q\;
\datapath|riscv_regfile|ALT_INV_data~800_q\ <= NOT \datapath|riscv_regfile|data~800_q\;
\datapath|riscv_regfile|ALT_INV_data~896_q\ <= NOT \datapath|riscv_regfile|data~896_q\;
\datapath|riscv_regfile|ALT_INV_data~992_q\ <= NOT \datapath|riscv_regfile|data~992_q\;
\datapath|riscv_regfile|ALT_INV_data~928_q\ <= NOT \datapath|riscv_regfile|data~928_q\;
\datapath|riscv_regfile|ALT_INV_data~704_q\ <= NOT \datapath|riscv_regfile|data~704_q\;
\datapath|riscv_regfile|ALT_INV_data~576_q\ <= NOT \datapath|riscv_regfile|data~576_q\;
\datapath|riscv_regfile|ALT_INV_data~512_q\ <= NOT \datapath|riscv_regfile|data~512_q\;
\datapath|riscv_regfile|ALT_INV_data~608_q\ <= NOT \datapath|riscv_regfile|data~608_q\;
\datapath|riscv_regfile|ALT_INV_data~544_q\ <= NOT \datapath|riscv_regfile|data~544_q\;
\datapath|riscv_regfile|ALT_INV_data~640_q\ <= NOT \datapath|riscv_regfile|data~640_q\;
\datapath|riscv_regfile|ALT_INV_data~736_q\ <= NOT \datapath|riscv_regfile|data~736_q\;
\datapath|riscv_regfile|ALT_INV_data~672_q\ <= NOT \datapath|riscv_regfile|data~672_q\;
\datapath|riscv_regfile|ALT_INV_data~448_q\ <= NOT \datapath|riscv_regfile|data~448_q\;
\datapath|riscv_regfile|ALT_INV_data~320_q\ <= NOT \datapath|riscv_regfile|data~320_q\;
\datapath|riscv_regfile|ALT_INV_data~256_q\ <= NOT \datapath|riscv_regfile|data~256_q\;
\datapath|riscv_regfile|ALT_INV_data~352_q\ <= NOT \datapath|riscv_regfile|data~352_q\;
\datapath|riscv_regfile|ALT_INV_data~288_q\ <= NOT \datapath|riscv_regfile|data~288_q\;
\datapath|riscv_regfile|ALT_INV_data~384_q\ <= NOT \datapath|riscv_regfile|data~384_q\;
\datapath|riscv_regfile|ALT_INV_data~480_q\ <= NOT \datapath|riscv_regfile|data~480_q\;
\datapath|riscv_regfile|ALT_INV_data~416_q\ <= NOT \datapath|riscv_regfile|data~416_q\;
\datapath|riscv_regfile|ALT_INV_data~192_q\ <= NOT \datapath|riscv_regfile|data~192_q\;
\datapath|riscv_regfile|ALT_INV_data~64_q\ <= NOT \datapath|riscv_regfile|data~64_q\;
\datapath|riscv_regfile|ALT_INV_data~0_q\ <= NOT \datapath|riscv_regfile|data~0_q\;
\datapath|riscv_regfile|ALT_INV_data~96_q\ <= NOT \datapath|riscv_regfile|data~96_q\;
\datapath|riscv_regfile|ALT_INV_data~32_q\ <= NOT \datapath|riscv_regfile|data~32_q\;
\datapath|riscv_regfile|ALT_INV_data~128_q\ <= NOT \datapath|riscv_regfile|data~128_q\;
\datapath|riscv_regfile|ALT_INV_data~224_q\ <= NOT \datapath|riscv_regfile|data~224_q\;
\datapath|riscv_regfile|ALT_INV_data~160_q\ <= NOT \datapath|riscv_regfile|data~160_q\;
\datapath|alumux1|ALT_INV_f[2]~6_combout\ <= NOT \datapath|alumux1|f[2]~6_combout\;
\datapath|riscv_regfile|ALT_INV_data~1782_combout\ <= NOT \datapath|riscv_regfile|data~1782_combout\;
\datapath|riscv_regfile|ALT_INV_data~962_q\ <= NOT \datapath|riscv_regfile|data~962_q\;
\datapath|riscv_regfile|ALT_INV_data~834_q\ <= NOT \datapath|riscv_regfile|data~834_q\;
\datapath|riscv_regfile|ALT_INV_data~770_q\ <= NOT \datapath|riscv_regfile|data~770_q\;
\datapath|riscv_regfile|ALT_INV_data~866_q\ <= NOT \datapath|riscv_regfile|data~866_q\;
\datapath|riscv_regfile|ALT_INV_data~802_q\ <= NOT \datapath|riscv_regfile|data~802_q\;
\datapath|riscv_regfile|ALT_INV_data~898_q\ <= NOT \datapath|riscv_regfile|data~898_q\;
\datapath|riscv_regfile|ALT_INV_data~994_q\ <= NOT \datapath|riscv_regfile|data~994_q\;
\datapath|riscv_regfile|ALT_INV_data~930_q\ <= NOT \datapath|riscv_regfile|data~930_q\;
\datapath|riscv_regfile|ALT_INV_data~706_q\ <= NOT \datapath|riscv_regfile|data~706_q\;
\datapath|riscv_regfile|ALT_INV_data~578_q\ <= NOT \datapath|riscv_regfile|data~578_q\;
\datapath|riscv_regfile|ALT_INV_data~514_q\ <= NOT \datapath|riscv_regfile|data~514_q\;
\datapath|riscv_regfile|ALT_INV_data~610_q\ <= NOT \datapath|riscv_regfile|data~610_q\;
\datapath|riscv_regfile|ALT_INV_data~546_q\ <= NOT \datapath|riscv_regfile|data~546_q\;
\datapath|riscv_regfile|ALT_INV_data~642_q\ <= NOT \datapath|riscv_regfile|data~642_q\;
\datapath|riscv_regfile|ALT_INV_data~738_q\ <= NOT \datapath|riscv_regfile|data~738_q\;
\datapath|riscv_regfile|ALT_INV_data~674_q\ <= NOT \datapath|riscv_regfile|data~674_q\;
\datapath|riscv_regfile|ALT_INV_data~450_q\ <= NOT \datapath|riscv_regfile|data~450_q\;
\datapath|riscv_regfile|ALT_INV_data~322_q\ <= NOT \datapath|riscv_regfile|data~322_q\;
\datapath|riscv_regfile|ALT_INV_data~258_q\ <= NOT \datapath|riscv_regfile|data~258_q\;
\datapath|riscv_regfile|ALT_INV_data~354_q\ <= NOT \datapath|riscv_regfile|data~354_q\;
\datapath|riscv_regfile|ALT_INV_data~290_q\ <= NOT \datapath|riscv_regfile|data~290_q\;
\datapath|riscv_regfile|ALT_INV_data~386_q\ <= NOT \datapath|riscv_regfile|data~386_q\;
\datapath|riscv_regfile|ALT_INV_data~482_q\ <= NOT \datapath|riscv_regfile|data~482_q\;
\datapath|riscv_regfile|ALT_INV_data~418_q\ <= NOT \datapath|riscv_regfile|data~418_q\;
\datapath|riscv_regfile|ALT_INV_data~194_q\ <= NOT \datapath|riscv_regfile|data~194_q\;
\datapath|riscv_regfile|ALT_INV_data~66_q\ <= NOT \datapath|riscv_regfile|data~66_q\;
\datapath|riscv_regfile|ALT_INV_data~2_q\ <= NOT \datapath|riscv_regfile|data~2_q\;
\datapath|riscv_regfile|ALT_INV_data~98_q\ <= NOT \datapath|riscv_regfile|data~98_q\;
\datapath|riscv_regfile|ALT_INV_data~34_q\ <= NOT \datapath|riscv_regfile|data~34_q\;
\datapath|riscv_regfile|ALT_INV_data~130_q\ <= NOT \datapath|riscv_regfile|data~130_q\;
\datapath|riscv_regfile|ALT_INV_data~226_q\ <= NOT \datapath|riscv_regfile|data~226_q\;
\datapath|riscv_regfile|ALT_INV_data~162_q\ <= NOT \datapath|riscv_regfile|data~162_q\;
\datapath|alumux1|ALT_INV_f[1]~5_combout\ <= NOT \datapath|alumux1|f[1]~5_combout\;
\datapath|riscv_regfile|ALT_INV_data~1749_combout\ <= NOT \datapath|riscv_regfile|data~1749_combout\;
\datapath|riscv_regfile|ALT_INV_data~961_q\ <= NOT \datapath|riscv_regfile|data~961_q\;
\datapath|riscv_regfile|ALT_INV_data~833_q\ <= NOT \datapath|riscv_regfile|data~833_q\;
\datapath|riscv_regfile|ALT_INV_data~769_q\ <= NOT \datapath|riscv_regfile|data~769_q\;
\datapath|riscv_regfile|ALT_INV_data~865_q\ <= NOT \datapath|riscv_regfile|data~865_q\;
\datapath|riscv_regfile|ALT_INV_data~801_q\ <= NOT \datapath|riscv_regfile|data~801_q\;
\datapath|riscv_regfile|ALT_INV_data~897_q\ <= NOT \datapath|riscv_regfile|data~897_q\;
\datapath|riscv_regfile|ALT_INV_data~993_q\ <= NOT \datapath|riscv_regfile|data~993_q\;
\datapath|riscv_regfile|ALT_INV_data~929_q\ <= NOT \datapath|riscv_regfile|data~929_q\;
\datapath|riscv_regfile|ALT_INV_data~705_q\ <= NOT \datapath|riscv_regfile|data~705_q\;
\datapath|riscv_regfile|ALT_INV_data~577_q\ <= NOT \datapath|riscv_regfile|data~577_q\;
\datapath|riscv_regfile|ALT_INV_data~513_q\ <= NOT \datapath|riscv_regfile|data~513_q\;
\datapath|riscv_regfile|ALT_INV_data~609_q\ <= NOT \datapath|riscv_regfile|data~609_q\;
\datapath|riscv_regfile|ALT_INV_data~545_q\ <= NOT \datapath|riscv_regfile|data~545_q\;
\datapath|riscv_regfile|ALT_INV_data~641_q\ <= NOT \datapath|riscv_regfile|data~641_q\;
\datapath|riscv_regfile|ALT_INV_data~737_q\ <= NOT \datapath|riscv_regfile|data~737_q\;
\datapath|riscv_regfile|ALT_INV_data~673_q\ <= NOT \datapath|riscv_regfile|data~673_q\;
\datapath|riscv_regfile|ALT_INV_data~449_q\ <= NOT \datapath|riscv_regfile|data~449_q\;
\datapath|riscv_regfile|ALT_INV_data~321_q\ <= NOT \datapath|riscv_regfile|data~321_q\;
\datapath|riscv_regfile|ALT_INV_data~257_q\ <= NOT \datapath|riscv_regfile|data~257_q\;
\datapath|riscv_regfile|ALT_INV_data~353_q\ <= NOT \datapath|riscv_regfile|data~353_q\;
\datapath|riscv_regfile|ALT_INV_data~289_q\ <= NOT \datapath|riscv_regfile|data~289_q\;
\datapath|riscv_regfile|ALT_INV_data~385_q\ <= NOT \datapath|riscv_regfile|data~385_q\;
\datapath|riscv_regfile|ALT_INV_data~481_q\ <= NOT \datapath|riscv_regfile|data~481_q\;
\datapath|riscv_regfile|ALT_INV_data~417_q\ <= NOT \datapath|riscv_regfile|data~417_q\;
\datapath|riscv_regfile|ALT_INV_data~193_q\ <= NOT \datapath|riscv_regfile|data~193_q\;
\datapath|riscv_regfile|ALT_INV_data~65_q\ <= NOT \datapath|riscv_regfile|data~65_q\;
\datapath|riscv_regfile|ALT_INV_data~1_q\ <= NOT \datapath|riscv_regfile|data~1_q\;
\datapath|riscv_regfile|ALT_INV_data~97_q\ <= NOT \datapath|riscv_regfile|data~97_q\;
\datapath|riscv_regfile|ALT_INV_data~33_q\ <= NOT \datapath|riscv_regfile|data~33_q\;
\datapath|riscv_regfile|ALT_INV_data~129_q\ <= NOT \datapath|riscv_regfile|data~129_q\;
\datapath|riscv_regfile|ALT_INV_data~225_q\ <= NOT \datapath|riscv_regfile|data~225_q\;
\datapath|riscv_regfile|ALT_INV_data~161_q\ <= NOT \datapath|riscv_regfile|data~161_q\;
\datapath|pc|ALT_INV_data\(1) <= NOT \datapath|pc|data\(1);
\datapath|alumux1|ALT_INV_f[3]~4_combout\ <= NOT \datapath|alumux1|f[3]~4_combout\;
\datapath|riscv_regfile|ALT_INV_data~1716_combout\ <= NOT \datapath|riscv_regfile|data~1716_combout\;
\datapath|riscv_regfile|ALT_INV_data~963_q\ <= NOT \datapath|riscv_regfile|data~963_q\;
\datapath|riscv_regfile|ALT_INV_data~835_q\ <= NOT \datapath|riscv_regfile|data~835_q\;
\datapath|riscv_regfile|ALT_INV_data~771_q\ <= NOT \datapath|riscv_regfile|data~771_q\;
\datapath|riscv_regfile|ALT_INV_data~867_q\ <= NOT \datapath|riscv_regfile|data~867_q\;
\datapath|riscv_regfile|ALT_INV_data~803_q\ <= NOT \datapath|riscv_regfile|data~803_q\;
\datapath|riscv_regfile|ALT_INV_data~899_q\ <= NOT \datapath|riscv_regfile|data~899_q\;
\datapath|riscv_regfile|ALT_INV_data~995_q\ <= NOT \datapath|riscv_regfile|data~995_q\;
\datapath|riscv_regfile|ALT_INV_data~931_q\ <= NOT \datapath|riscv_regfile|data~931_q\;
\datapath|riscv_regfile|ALT_INV_data~707_q\ <= NOT \datapath|riscv_regfile|data~707_q\;
\datapath|riscv_regfile|ALT_INV_data~579_q\ <= NOT \datapath|riscv_regfile|data~579_q\;
\datapath|riscv_regfile|ALT_INV_data~515_q\ <= NOT \datapath|riscv_regfile|data~515_q\;
\datapath|riscv_regfile|ALT_INV_data~611_q\ <= NOT \datapath|riscv_regfile|data~611_q\;
\datapath|riscv_regfile|ALT_INV_data~547_q\ <= NOT \datapath|riscv_regfile|data~547_q\;
\datapath|riscv_regfile|ALT_INV_data~643_q\ <= NOT \datapath|riscv_regfile|data~643_q\;
\datapath|riscv_regfile|ALT_INV_data~739_q\ <= NOT \datapath|riscv_regfile|data~739_q\;
\datapath|riscv_regfile|ALT_INV_data~675_q\ <= NOT \datapath|riscv_regfile|data~675_q\;
\datapath|riscv_regfile|ALT_INV_data~451_q\ <= NOT \datapath|riscv_regfile|data~451_q\;
\datapath|riscv_regfile|ALT_INV_data~323_q\ <= NOT \datapath|riscv_regfile|data~323_q\;
\datapath|riscv_regfile|ALT_INV_data~259_q\ <= NOT \datapath|riscv_regfile|data~259_q\;
\datapath|riscv_regfile|ALT_INV_data~355_q\ <= NOT \datapath|riscv_regfile|data~355_q\;
\datapath|riscv_regfile|ALT_INV_data~291_q\ <= NOT \datapath|riscv_regfile|data~291_q\;
\datapath|riscv_regfile|ALT_INV_data~387_q\ <= NOT \datapath|riscv_regfile|data~387_q\;
\datapath|riscv_regfile|ALT_INV_data~483_q\ <= NOT \datapath|riscv_regfile|data~483_q\;
\datapath|riscv_regfile|ALT_INV_data~419_q\ <= NOT \datapath|riscv_regfile|data~419_q\;
\datapath|riscv_regfile|ALT_INV_data~195_q\ <= NOT \datapath|riscv_regfile|data~195_q\;
\datapath|riscv_regfile|ALT_INV_data~67_q\ <= NOT \datapath|riscv_regfile|data~67_q\;
\datapath|riscv_regfile|ALT_INV_data~3_q\ <= NOT \datapath|riscv_regfile|data~3_q\;
\datapath|riscv_regfile|ALT_INV_data~99_q\ <= NOT \datapath|riscv_regfile|data~99_q\;
\datapath|riscv_regfile|ALT_INV_data~35_q\ <= NOT \datapath|riscv_regfile|data~35_q\;
\datapath|riscv_regfile|ALT_INV_data~131_q\ <= NOT \datapath|riscv_regfile|data~131_q\;
\datapath|riscv_regfile|ALT_INV_data~227_q\ <= NOT \datapath|riscv_regfile|data~227_q\;
\datapath|riscv_regfile|ALT_INV_data~163_q\ <= NOT \datapath|riscv_regfile|data~163_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~7_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~7_combout\;
\datapath|alumux1|ALT_INV_f[9]~3_combout\ <= NOT \datapath|alumux1|f[9]~3_combout\;
\datapath|riscv_regfile|ALT_INV_data~1683_combout\ <= NOT \datapath|riscv_regfile|data~1683_combout\;
\datapath|riscv_regfile|ALT_INV_data~969_q\ <= NOT \datapath|riscv_regfile|data~969_q\;
\datapath|riscv_regfile|ALT_INV_data~841_q\ <= NOT \datapath|riscv_regfile|data~841_q\;
\datapath|riscv_regfile|ALT_INV_data~777_q\ <= NOT \datapath|riscv_regfile|data~777_q\;
\datapath|riscv_regfile|ALT_INV_data~873_q\ <= NOT \datapath|riscv_regfile|data~873_q\;
\datapath|riscv_regfile|ALT_INV_data~809_q\ <= NOT \datapath|riscv_regfile|data~809_q\;
\datapath|riscv_regfile|ALT_INV_data~905_q\ <= NOT \datapath|riscv_regfile|data~905_q\;
\datapath|riscv_regfile|ALT_INV_data~1001_q\ <= NOT \datapath|riscv_regfile|data~1001_q\;
\datapath|riscv_regfile|ALT_INV_data~937_q\ <= NOT \datapath|riscv_regfile|data~937_q\;
\datapath|riscv_regfile|ALT_INV_data~713_q\ <= NOT \datapath|riscv_regfile|data~713_q\;
\datapath|riscv_regfile|ALT_INV_data~585_q\ <= NOT \datapath|riscv_regfile|data~585_q\;
\datapath|riscv_regfile|ALT_INV_data~521_q\ <= NOT \datapath|riscv_regfile|data~521_q\;
\datapath|riscv_regfile|ALT_INV_data~617_q\ <= NOT \datapath|riscv_regfile|data~617_q\;
\datapath|riscv_regfile|ALT_INV_data~553_q\ <= NOT \datapath|riscv_regfile|data~553_q\;
\datapath|riscv_regfile|ALT_INV_data~649_q\ <= NOT \datapath|riscv_regfile|data~649_q\;
\datapath|riscv_regfile|ALT_INV_data~745_q\ <= NOT \datapath|riscv_regfile|data~745_q\;
\datapath|riscv_regfile|ALT_INV_data~681_q\ <= NOT \datapath|riscv_regfile|data~681_q\;
\datapath|riscv_regfile|ALT_INV_data~457_q\ <= NOT \datapath|riscv_regfile|data~457_q\;
\datapath|riscv_regfile|ALT_INV_data~329_q\ <= NOT \datapath|riscv_regfile|data~329_q\;
\datapath|riscv_regfile|ALT_INV_data~265_q\ <= NOT \datapath|riscv_regfile|data~265_q\;
\datapath|riscv_regfile|ALT_INV_data~361_q\ <= NOT \datapath|riscv_regfile|data~361_q\;
\datapath|riscv_regfile|ALT_INV_data~297_q\ <= NOT \datapath|riscv_regfile|data~297_q\;
\datapath|riscv_regfile|ALT_INV_data~393_q\ <= NOT \datapath|riscv_regfile|data~393_q\;
\datapath|riscv_regfile|ALT_INV_data~489_q\ <= NOT \datapath|riscv_regfile|data~489_q\;
\datapath|riscv_regfile|ALT_INV_data~425_q\ <= NOT \datapath|riscv_regfile|data~425_q\;
\datapath|riscv_regfile|ALT_INV_data~201_q\ <= NOT \datapath|riscv_regfile|data~201_q\;
\datapath|riscv_regfile|ALT_INV_data~73_q\ <= NOT \datapath|riscv_regfile|data~73_q\;
\datapath|riscv_regfile|ALT_INV_data~9_q\ <= NOT \datapath|riscv_regfile|data~9_q\;
\datapath|riscv_regfile|ALT_INV_data~105_q\ <= NOT \datapath|riscv_regfile|data~105_q\;
\datapath|riscv_regfile|ALT_INV_data~41_q\ <= NOT \datapath|riscv_regfile|data~41_q\;
\datapath|riscv_regfile|ALT_INV_data~137_q\ <= NOT \datapath|riscv_regfile|data~137_q\;
\datapath|riscv_regfile|ALT_INV_data~233_q\ <= NOT \datapath|riscv_regfile|data~233_q\;
\datapath|riscv_regfile|ALT_INV_data~169_q\ <= NOT \datapath|riscv_regfile|data~169_q\;
\datapath|alumux1|ALT_INV_f[11]~2_combout\ <= NOT \datapath|alumux1|f[11]~2_combout\;
\datapath|riscv_regfile|ALT_INV_data~1650_combout\ <= NOT \datapath|riscv_regfile|data~1650_combout\;
\datapath|riscv_regfile|ALT_INV_data~971_q\ <= NOT \datapath|riscv_regfile|data~971_q\;
\datapath|riscv_regfile|ALT_INV_data~843_q\ <= NOT \datapath|riscv_regfile|data~843_q\;
\datapath|riscv_regfile|ALT_INV_data~779_q\ <= NOT \datapath|riscv_regfile|data~779_q\;
\datapath|riscv_regfile|ALT_INV_data~875_q\ <= NOT \datapath|riscv_regfile|data~875_q\;
\datapath|riscv_regfile|ALT_INV_data~811_q\ <= NOT \datapath|riscv_regfile|data~811_q\;
\datapath|riscv_regfile|ALT_INV_data~907_q\ <= NOT \datapath|riscv_regfile|data~907_q\;
\datapath|riscv_regfile|ALT_INV_data~1003_q\ <= NOT \datapath|riscv_regfile|data~1003_q\;
\datapath|riscv_regfile|ALT_INV_data~939_q\ <= NOT \datapath|riscv_regfile|data~939_q\;
\datapath|riscv_regfile|ALT_INV_data~715_q\ <= NOT \datapath|riscv_regfile|data~715_q\;
\datapath|riscv_regfile|ALT_INV_data~587_q\ <= NOT \datapath|riscv_regfile|data~587_q\;
\datapath|riscv_regfile|ALT_INV_data~523_q\ <= NOT \datapath|riscv_regfile|data~523_q\;
\datapath|riscv_regfile|ALT_INV_data~619_q\ <= NOT \datapath|riscv_regfile|data~619_q\;
\datapath|riscv_regfile|ALT_INV_data~555_q\ <= NOT \datapath|riscv_regfile|data~555_q\;
\datapath|riscv_regfile|ALT_INV_data~651_q\ <= NOT \datapath|riscv_regfile|data~651_q\;
\datapath|riscv_regfile|ALT_INV_data~747_q\ <= NOT \datapath|riscv_regfile|data~747_q\;
\datapath|riscv_regfile|ALT_INV_data~683_q\ <= NOT \datapath|riscv_regfile|data~683_q\;
\datapath|riscv_regfile|ALT_INV_data~459_q\ <= NOT \datapath|riscv_regfile|data~459_q\;
\datapath|riscv_regfile|ALT_INV_data~331_q\ <= NOT \datapath|riscv_regfile|data~331_q\;
\datapath|riscv_regfile|ALT_INV_data~267_q\ <= NOT \datapath|riscv_regfile|data~267_q\;
\datapath|riscv_regfile|ALT_INV_data~363_q\ <= NOT \datapath|riscv_regfile|data~363_q\;
\datapath|riscv_regfile|ALT_INV_data~299_q\ <= NOT \datapath|riscv_regfile|data~299_q\;
\datapath|riscv_regfile|ALT_INV_data~395_q\ <= NOT \datapath|riscv_regfile|data~395_q\;
\datapath|riscv_regfile|ALT_INV_data~491_q\ <= NOT \datapath|riscv_regfile|data~491_q\;
\datapath|riscv_regfile|ALT_INV_data~427_q\ <= NOT \datapath|riscv_regfile|data~427_q\;
\datapath|riscv_regfile|ALT_INV_data~203_q\ <= NOT \datapath|riscv_regfile|data~203_q\;
\datapath|riscv_regfile|ALT_INV_data~75_q\ <= NOT \datapath|riscv_regfile|data~75_q\;
\datapath|riscv_regfile|ALT_INV_data~11_q\ <= NOT \datapath|riscv_regfile|data~11_q\;
\datapath|riscv_regfile|ALT_INV_data~107_q\ <= NOT \datapath|riscv_regfile|data~107_q\;
\datapath|riscv_regfile|ALT_INV_data~43_q\ <= NOT \datapath|riscv_regfile|data~43_q\;
\datapath|riscv_regfile|ALT_INV_data~139_q\ <= NOT \datapath|riscv_regfile|data~139_q\;
\datapath|riscv_regfile|ALT_INV_data~235_q\ <= NOT \datapath|riscv_regfile|data~235_q\;
\datapath|riscv_regfile|ALT_INV_data~171_q\ <= NOT \datapath|riscv_regfile|data~171_q\;
\datapath|alumux1|ALT_INV_f[8]~1_combout\ <= NOT \datapath|alumux1|f[8]~1_combout\;
\datapath|riscv_regfile|ALT_INV_data~1617_combout\ <= NOT \datapath|riscv_regfile|data~1617_combout\;
\datapath|riscv_regfile|ALT_INV_data~968_q\ <= NOT \datapath|riscv_regfile|data~968_q\;
\datapath|riscv_regfile|ALT_INV_data~840_q\ <= NOT \datapath|riscv_regfile|data~840_q\;
\datapath|riscv_regfile|ALT_INV_data~776_q\ <= NOT \datapath|riscv_regfile|data~776_q\;
\datapath|riscv_regfile|ALT_INV_data~872_q\ <= NOT \datapath|riscv_regfile|data~872_q\;
\datapath|riscv_regfile|ALT_INV_data~808_q\ <= NOT \datapath|riscv_regfile|data~808_q\;
\datapath|riscv_regfile|ALT_INV_data~904_q\ <= NOT \datapath|riscv_regfile|data~904_q\;
\datapath|riscv_regfile|ALT_INV_data~1000_q\ <= NOT \datapath|riscv_regfile|data~1000_q\;
\datapath|riscv_regfile|ALT_INV_data~936_q\ <= NOT \datapath|riscv_regfile|data~936_q\;
\datapath|riscv_regfile|ALT_INV_data~712_q\ <= NOT \datapath|riscv_regfile|data~712_q\;
\datapath|riscv_regfile|ALT_INV_data~584_q\ <= NOT \datapath|riscv_regfile|data~584_q\;
\datapath|riscv_regfile|ALT_INV_data~520_q\ <= NOT \datapath|riscv_regfile|data~520_q\;
\datapath|riscv_regfile|ALT_INV_data~616_q\ <= NOT \datapath|riscv_regfile|data~616_q\;
\datapath|riscv_regfile|ALT_INV_data~552_q\ <= NOT \datapath|riscv_regfile|data~552_q\;
\datapath|riscv_regfile|ALT_INV_data~648_q\ <= NOT \datapath|riscv_regfile|data~648_q\;
\datapath|riscv_regfile|ALT_INV_data~744_q\ <= NOT \datapath|riscv_regfile|data~744_q\;
\datapath|riscv_regfile|ALT_INV_data~680_q\ <= NOT \datapath|riscv_regfile|data~680_q\;
\datapath|riscv_regfile|ALT_INV_data~456_q\ <= NOT \datapath|riscv_regfile|data~456_q\;
\datapath|riscv_regfile|ALT_INV_data~328_q\ <= NOT \datapath|riscv_regfile|data~328_q\;
\datapath|riscv_regfile|ALT_INV_data~264_q\ <= NOT \datapath|riscv_regfile|data~264_q\;
\datapath|riscv_regfile|ALT_INV_data~360_q\ <= NOT \datapath|riscv_regfile|data~360_q\;
\datapath|riscv_regfile|ALT_INV_data~296_q\ <= NOT \datapath|riscv_regfile|data~296_q\;
\datapath|riscv_regfile|ALT_INV_data~392_q\ <= NOT \datapath|riscv_regfile|data~392_q\;
\datapath|riscv_regfile|ALT_INV_data~488_q\ <= NOT \datapath|riscv_regfile|data~488_q\;
\datapath|riscv_regfile|ALT_INV_data~424_q\ <= NOT \datapath|riscv_regfile|data~424_q\;
\datapath|riscv_regfile|ALT_INV_data~200_q\ <= NOT \datapath|riscv_regfile|data~200_q\;
\datapath|riscv_regfile|ALT_INV_data~72_q\ <= NOT \datapath|riscv_regfile|data~72_q\;
\datapath|riscv_regfile|ALT_INV_data~8_q\ <= NOT \datapath|riscv_regfile|data~8_q\;
\datapath|riscv_regfile|ALT_INV_data~104_q\ <= NOT \datapath|riscv_regfile|data~104_q\;
\datapath|riscv_regfile|ALT_INV_data~40_q\ <= NOT \datapath|riscv_regfile|data~40_q\;
\datapath|riscv_regfile|ALT_INV_data~136_q\ <= NOT \datapath|riscv_regfile|data~136_q\;
\datapath|riscv_regfile|ALT_INV_data~232_q\ <= NOT \datapath|riscv_regfile|data~232_q\;
\datapath|riscv_regfile|ALT_INV_data~168_q\ <= NOT \datapath|riscv_regfile|data~168_q\;
\datapath|alumux1|ALT_INV_f[10]~0_combout\ <= NOT \datapath|alumux1|f[10]~0_combout\;
\datapath|riscv_regfile|ALT_INV_data~1584_combout\ <= NOT \datapath|riscv_regfile|data~1584_combout\;
\datapath|riscv_regfile|ALT_INV_data~970_q\ <= NOT \datapath|riscv_regfile|data~970_q\;
\datapath|riscv_regfile|ALT_INV_data~842_q\ <= NOT \datapath|riscv_regfile|data~842_q\;
\datapath|riscv_regfile|ALT_INV_data~778_q\ <= NOT \datapath|riscv_regfile|data~778_q\;
\datapath|riscv_regfile|ALT_INV_data~874_q\ <= NOT \datapath|riscv_regfile|data~874_q\;
\datapath|riscv_regfile|ALT_INV_data~810_q\ <= NOT \datapath|riscv_regfile|data~810_q\;
\datapath|riscv_regfile|ALT_INV_data~906_q\ <= NOT \datapath|riscv_regfile|data~906_q\;
\datapath|riscv_regfile|ALT_INV_data~1002_q\ <= NOT \datapath|riscv_regfile|data~1002_q\;
\datapath|riscv_regfile|ALT_INV_data~938_q\ <= NOT \datapath|riscv_regfile|data~938_q\;
\datapath|riscv_regfile|ALT_INV_data~714_q\ <= NOT \datapath|riscv_regfile|data~714_q\;
\datapath|riscv_regfile|ALT_INV_data~586_q\ <= NOT \datapath|riscv_regfile|data~586_q\;
\datapath|riscv_regfile|ALT_INV_data~522_q\ <= NOT \datapath|riscv_regfile|data~522_q\;
\datapath|riscv_regfile|ALT_INV_data~618_q\ <= NOT \datapath|riscv_regfile|data~618_q\;
\datapath|riscv_regfile|ALT_INV_data~554_q\ <= NOT \datapath|riscv_regfile|data~554_q\;
\datapath|riscv_regfile|ALT_INV_data~650_q\ <= NOT \datapath|riscv_regfile|data~650_q\;
\datapath|riscv_regfile|ALT_INV_data~746_q\ <= NOT \datapath|riscv_regfile|data~746_q\;
\datapath|riscv_regfile|ALT_INV_data~682_q\ <= NOT \datapath|riscv_regfile|data~682_q\;
\datapath|riscv_regfile|ALT_INV_data~458_q\ <= NOT \datapath|riscv_regfile|data~458_q\;
\datapath|riscv_regfile|ALT_INV_data~330_q\ <= NOT \datapath|riscv_regfile|data~330_q\;
\datapath|riscv_regfile|ALT_INV_data~266_q\ <= NOT \datapath|riscv_regfile|data~266_q\;
\datapath|riscv_regfile|ALT_INV_data~362_q\ <= NOT \datapath|riscv_regfile|data~362_q\;
\datapath|riscv_regfile|ALT_INV_data~298_q\ <= NOT \datapath|riscv_regfile|data~298_q\;
\datapath|riscv_regfile|ALT_INV_data~394_q\ <= NOT \datapath|riscv_regfile|data~394_q\;
\datapath|riscv_regfile|ALT_INV_data~490_q\ <= NOT \datapath|riscv_regfile|data~490_q\;
\datapath|riscv_regfile|ALT_INV_data~426_q\ <= NOT \datapath|riscv_regfile|data~426_q\;
\datapath|riscv_regfile|ALT_INV_data~202_q\ <= NOT \datapath|riscv_regfile|data~202_q\;
\datapath|riscv_regfile|ALT_INV_data~74_q\ <= NOT \datapath|riscv_regfile|data~74_q\;
\datapath|riscv_regfile|ALT_INV_data~10_q\ <= NOT \datapath|riscv_regfile|data~10_q\;
\datapath|riscv_regfile|ALT_INV_data~106_q\ <= NOT \datapath|riscv_regfile|data~106_q\;
\datapath|riscv_regfile|ALT_INV_data~42_q\ <= NOT \datapath|riscv_regfile|data~42_q\;
\datapath|riscv_regfile|ALT_INV_data~138_q\ <= NOT \datapath|riscv_regfile|data~138_q\;
\datapath|riscv_regfile|ALT_INV_data~234_q\ <= NOT \datapath|riscv_regfile|data~234_q\;
\datapath|riscv_regfile|ALT_INV_data~170_q\ <= NOT \datapath|riscv_regfile|data~170_q\;
\datapath|riscv_ALU|ALT_INV_Selector23~0_combout\ <= NOT \datapath|riscv_ALU|Selector23~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~6_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~6_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~5_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~5_combout\;
\datapath|riscv_regfile|ALT_INV_data~1551_combout\ <= NOT \datapath|riscv_regfile|data~1551_combout\;
\datapath|riscv_regfile|ALT_INV_data~979_q\ <= NOT \datapath|riscv_regfile|data~979_q\;
\datapath|riscv_regfile|ALT_INV_data~851_q\ <= NOT \datapath|riscv_regfile|data~851_q\;
\datapath|riscv_regfile|ALT_INV_data~787_q\ <= NOT \datapath|riscv_regfile|data~787_q\;
\datapath|riscv_regfile|ALT_INV_data~883_q\ <= NOT \datapath|riscv_regfile|data~883_q\;
\datapath|riscv_regfile|ALT_INV_data~819_q\ <= NOT \datapath|riscv_regfile|data~819_q\;
\datapath|riscv_regfile|ALT_INV_data~915_q\ <= NOT \datapath|riscv_regfile|data~915_q\;
\datapath|riscv_regfile|ALT_INV_data~1011_q\ <= NOT \datapath|riscv_regfile|data~1011_q\;
\datapath|riscv_regfile|ALT_INV_data~947_q\ <= NOT \datapath|riscv_regfile|data~947_q\;
\datapath|riscv_regfile|ALT_INV_data~723_q\ <= NOT \datapath|riscv_regfile|data~723_q\;
\datapath|riscv_regfile|ALT_INV_data~595_q\ <= NOT \datapath|riscv_regfile|data~595_q\;
\datapath|riscv_regfile|ALT_INV_data~531_q\ <= NOT \datapath|riscv_regfile|data~531_q\;
\datapath|riscv_regfile|ALT_INV_data~627_q\ <= NOT \datapath|riscv_regfile|data~627_q\;
\datapath|riscv_regfile|ALT_INV_data~563_q\ <= NOT \datapath|riscv_regfile|data~563_q\;
\datapath|riscv_regfile|ALT_INV_data~659_q\ <= NOT \datapath|riscv_regfile|data~659_q\;
\datapath|riscv_regfile|ALT_INV_data~755_q\ <= NOT \datapath|riscv_regfile|data~755_q\;
\datapath|riscv_regfile|ALT_INV_data~691_q\ <= NOT \datapath|riscv_regfile|data~691_q\;
\datapath|riscv_regfile|ALT_INV_data~467_q\ <= NOT \datapath|riscv_regfile|data~467_q\;
\datapath|riscv_regfile|ALT_INV_data~339_q\ <= NOT \datapath|riscv_regfile|data~339_q\;
\datapath|riscv_regfile|ALT_INV_data~275_q\ <= NOT \datapath|riscv_regfile|data~275_q\;
\datapath|riscv_regfile|ALT_INV_data~371_q\ <= NOT \datapath|riscv_regfile|data~371_q\;
\datapath|riscv_regfile|ALT_INV_data~307_q\ <= NOT \datapath|riscv_regfile|data~307_q\;
\datapath|riscv_regfile|ALT_INV_data~403_q\ <= NOT \datapath|riscv_regfile|data~403_q\;
\datapath|riscv_regfile|ALT_INV_data~499_q\ <= NOT \datapath|riscv_regfile|data~499_q\;
\datapath|riscv_regfile|ALT_INV_data~435_q\ <= NOT \datapath|riscv_regfile|data~435_q\;
\datapath|riscv_regfile|ALT_INV_data~211_q\ <= NOT \datapath|riscv_regfile|data~211_q\;
\datapath|riscv_regfile|ALT_INV_data~83_q\ <= NOT \datapath|riscv_regfile|data~83_q\;
\datapath|riscv_regfile|ALT_INV_data~19_q\ <= NOT \datapath|riscv_regfile|data~19_q\;
\datapath|riscv_regfile|ALT_INV_data~115_q\ <= NOT \datapath|riscv_regfile|data~115_q\;
\datapath|riscv_regfile|ALT_INV_data~51_q\ <= NOT \datapath|riscv_regfile|data~51_q\;
\datapath|riscv_regfile|ALT_INV_data~147_q\ <= NOT \datapath|riscv_regfile|data~147_q\;
\datapath|riscv_regfile|ALT_INV_data~243_q\ <= NOT \datapath|riscv_regfile|data~243_q\;
\datapath|riscv_regfile|ALT_INV_data~179_q\ <= NOT \datapath|riscv_regfile|data~179_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~13_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~13_combout\;
\datapath|riscv_regfile|ALT_INV_data~1518_combout\ <= NOT \datapath|riscv_regfile|data~1518_combout\;
\datapath|riscv_regfile|ALT_INV_data~977_q\ <= NOT \datapath|riscv_regfile|data~977_q\;
\datapath|riscv_regfile|ALT_INV_data~849_q\ <= NOT \datapath|riscv_regfile|data~849_q\;
\datapath|riscv_regfile|ALT_INV_data~785_q\ <= NOT \datapath|riscv_regfile|data~785_q\;
\datapath|riscv_regfile|ALT_INV_data~881_q\ <= NOT \datapath|riscv_regfile|data~881_q\;
\datapath|riscv_regfile|ALT_INV_data~817_q\ <= NOT \datapath|riscv_regfile|data~817_q\;
\datapath|riscv_regfile|ALT_INV_data~913_q\ <= NOT \datapath|riscv_regfile|data~913_q\;
\datapath|riscv_regfile|ALT_INV_data~1009_q\ <= NOT \datapath|riscv_regfile|data~1009_q\;
\datapath|riscv_regfile|ALT_INV_data~945_q\ <= NOT \datapath|riscv_regfile|data~945_q\;
\datapath|riscv_regfile|ALT_INV_data~721_q\ <= NOT \datapath|riscv_regfile|data~721_q\;
\datapath|riscv_regfile|ALT_INV_data~593_q\ <= NOT \datapath|riscv_regfile|data~593_q\;
\datapath|riscv_regfile|ALT_INV_data~529_q\ <= NOT \datapath|riscv_regfile|data~529_q\;
\datapath|riscv_regfile|ALT_INV_data~625_q\ <= NOT \datapath|riscv_regfile|data~625_q\;
\datapath|riscv_regfile|ALT_INV_data~561_q\ <= NOT \datapath|riscv_regfile|data~561_q\;
\datapath|riscv_regfile|ALT_INV_data~657_q\ <= NOT \datapath|riscv_regfile|data~657_q\;
\datapath|riscv_regfile|ALT_INV_data~753_q\ <= NOT \datapath|riscv_regfile|data~753_q\;
\datapath|riscv_regfile|ALT_INV_data~689_q\ <= NOT \datapath|riscv_regfile|data~689_q\;
\datapath|riscv_regfile|ALT_INV_data~465_q\ <= NOT \datapath|riscv_regfile|data~465_q\;
\datapath|riscv_regfile|ALT_INV_data~337_q\ <= NOT \datapath|riscv_regfile|data~337_q\;
\datapath|riscv_regfile|ALT_INV_data~273_q\ <= NOT \datapath|riscv_regfile|data~273_q\;
\datapath|riscv_regfile|ALT_INV_data~369_q\ <= NOT \datapath|riscv_regfile|data~369_q\;
\datapath|riscv_regfile|ALT_INV_data~305_q\ <= NOT \datapath|riscv_regfile|data~305_q\;
\datapath|riscv_regfile|ALT_INV_data~401_q\ <= NOT \datapath|riscv_regfile|data~401_q\;
\datapath|riscv_regfile|ALT_INV_data~497_q\ <= NOT \datapath|riscv_regfile|data~497_q\;
\datapath|riscv_regfile|ALT_INV_data~433_q\ <= NOT \datapath|riscv_regfile|data~433_q\;
\datapath|riscv_regfile|ALT_INV_data~209_q\ <= NOT \datapath|riscv_regfile|data~209_q\;
\datapath|riscv_regfile|ALT_INV_data~81_q\ <= NOT \datapath|riscv_regfile|data~81_q\;
\datapath|riscv_regfile|ALT_INV_data~17_q\ <= NOT \datapath|riscv_regfile|data~17_q\;
\datapath|riscv_regfile|ALT_INV_data~113_q\ <= NOT \datapath|riscv_regfile|data~113_q\;
\datapath|riscv_regfile|ALT_INV_data~49_q\ <= NOT \datapath|riscv_regfile|data~49_q\;
\datapath|riscv_regfile|ALT_INV_data~145_q\ <= NOT \datapath|riscv_regfile|data~145_q\;
\datapath|riscv_regfile|ALT_INV_data~241_q\ <= NOT \datapath|riscv_regfile|data~241_q\;
\datapath|riscv_regfile|ALT_INV_data~177_q\ <= NOT \datapath|riscv_regfile|data~177_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~4_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~4_combout\;
\datapath|riscv_regfile|ALT_INV_data~1485_combout\ <= NOT \datapath|riscv_regfile|data~1485_combout\;
\datapath|riscv_regfile|ALT_INV_data~978_q\ <= NOT \datapath|riscv_regfile|data~978_q\;
\datapath|riscv_regfile|ALT_INV_data~850_q\ <= NOT \datapath|riscv_regfile|data~850_q\;
\datapath|riscv_regfile|ALT_INV_data~786_q\ <= NOT \datapath|riscv_regfile|data~786_q\;
\datapath|riscv_regfile|ALT_INV_data~882_q\ <= NOT \datapath|riscv_regfile|data~882_q\;
\datapath|riscv_regfile|ALT_INV_data~818_q\ <= NOT \datapath|riscv_regfile|data~818_q\;
\datapath|riscv_regfile|ALT_INV_data~914_q\ <= NOT \datapath|riscv_regfile|data~914_q\;
\datapath|riscv_regfile|ALT_INV_data~1010_q\ <= NOT \datapath|riscv_regfile|data~1010_q\;
\datapath|riscv_regfile|ALT_INV_data~946_q\ <= NOT \datapath|riscv_regfile|data~946_q\;
\datapath|riscv_regfile|ALT_INV_data~722_q\ <= NOT \datapath|riscv_regfile|data~722_q\;
\datapath|riscv_regfile|ALT_INV_data~594_q\ <= NOT \datapath|riscv_regfile|data~594_q\;
\datapath|riscv_regfile|ALT_INV_data~530_q\ <= NOT \datapath|riscv_regfile|data~530_q\;
\datapath|riscv_regfile|ALT_INV_data~626_q\ <= NOT \datapath|riscv_regfile|data~626_q\;
\datapath|riscv_regfile|ALT_INV_data~562_q\ <= NOT \datapath|riscv_regfile|data~562_q\;
\datapath|riscv_regfile|ALT_INV_data~658_q\ <= NOT \datapath|riscv_regfile|data~658_q\;
\datapath|riscv_regfile|ALT_INV_data~754_q\ <= NOT \datapath|riscv_regfile|data~754_q\;
\datapath|riscv_regfile|ALT_INV_data~690_q\ <= NOT \datapath|riscv_regfile|data~690_q\;
\datapath|riscv_regfile|ALT_INV_data~466_q\ <= NOT \datapath|riscv_regfile|data~466_q\;
\datapath|riscv_regfile|ALT_INV_data~338_q\ <= NOT \datapath|riscv_regfile|data~338_q\;
\datapath|riscv_regfile|ALT_INV_data~274_q\ <= NOT \datapath|riscv_regfile|data~274_q\;
\datapath|riscv_regfile|ALT_INV_data~370_q\ <= NOT \datapath|riscv_regfile|data~370_q\;
\datapath|riscv_regfile|ALT_INV_data~306_q\ <= NOT \datapath|riscv_regfile|data~306_q\;
\datapath|riscv_regfile|ALT_INV_data~402_q\ <= NOT \datapath|riscv_regfile|data~402_q\;
\datapath|riscv_regfile|ALT_INV_data~498_q\ <= NOT \datapath|riscv_regfile|data~498_q\;
\datapath|riscv_regfile|ALT_INV_data~434_q\ <= NOT \datapath|riscv_regfile|data~434_q\;
\datapath|riscv_regfile|ALT_INV_data~210_q\ <= NOT \datapath|riscv_regfile|data~210_q\;
\datapath|riscv_regfile|ALT_INV_data~82_q\ <= NOT \datapath|riscv_regfile|data~82_q\;
\datapath|riscv_regfile|ALT_INV_data~18_q\ <= NOT \datapath|riscv_regfile|data~18_q\;
\datapath|riscv_regfile|ALT_INV_data~114_q\ <= NOT \datapath|riscv_regfile|data~114_q\;
\datapath|riscv_regfile|ALT_INV_data~50_q\ <= NOT \datapath|riscv_regfile|data~50_q\;
\datapath|riscv_regfile|ALT_INV_data~146_q\ <= NOT \datapath|riscv_regfile|data~146_q\;
\datapath|riscv_regfile|ALT_INV_data~242_q\ <= NOT \datapath|riscv_regfile|data~242_q\;
\datapath|riscv_regfile|ALT_INV_data~178_q\ <= NOT \datapath|riscv_regfile|data~178_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~12_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~12_combout\;
\datapath|riscv_regfile|ALT_INV_data~1452_combout\ <= NOT \datapath|riscv_regfile|data~1452_combout\;
\datapath|riscv_regfile|ALT_INV_data~976_q\ <= NOT \datapath|riscv_regfile|data~976_q\;
\datapath|riscv_regfile|ALT_INV_data~848_q\ <= NOT \datapath|riscv_regfile|data~848_q\;
\datapath|riscv_regfile|ALT_INV_data~784_q\ <= NOT \datapath|riscv_regfile|data~784_q\;
\datapath|riscv_regfile|ALT_INV_data~880_q\ <= NOT \datapath|riscv_regfile|data~880_q\;
\datapath|riscv_regfile|ALT_INV_data~816_q\ <= NOT \datapath|riscv_regfile|data~816_q\;
\datapath|riscv_regfile|ALT_INV_data~912_q\ <= NOT \datapath|riscv_regfile|data~912_q\;
\datapath|riscv_regfile|ALT_INV_data~1008_q\ <= NOT \datapath|riscv_regfile|data~1008_q\;
\datapath|riscv_regfile|ALT_INV_data~944_q\ <= NOT \datapath|riscv_regfile|data~944_q\;
\datapath|riscv_regfile|ALT_INV_data~720_q\ <= NOT \datapath|riscv_regfile|data~720_q\;
\datapath|riscv_regfile|ALT_INV_data~592_q\ <= NOT \datapath|riscv_regfile|data~592_q\;
\datapath|riscv_regfile|ALT_INV_data~528_q\ <= NOT \datapath|riscv_regfile|data~528_q\;
\datapath|riscv_regfile|ALT_INV_data~624_q\ <= NOT \datapath|riscv_regfile|data~624_q\;
\datapath|riscv_regfile|ALT_INV_data~560_q\ <= NOT \datapath|riscv_regfile|data~560_q\;
\datapath|riscv_regfile|ALT_INV_data~656_q\ <= NOT \datapath|riscv_regfile|data~656_q\;
\datapath|riscv_regfile|ALT_INV_data~752_q\ <= NOT \datapath|riscv_regfile|data~752_q\;
\datapath|riscv_regfile|ALT_INV_data~688_q\ <= NOT \datapath|riscv_regfile|data~688_q\;
\datapath|riscv_regfile|ALT_INV_data~464_q\ <= NOT \datapath|riscv_regfile|data~464_q\;
\datapath|riscv_regfile|ALT_INV_data~336_q\ <= NOT \datapath|riscv_regfile|data~336_q\;
\datapath|riscv_regfile|ALT_INV_data~272_q\ <= NOT \datapath|riscv_regfile|data~272_q\;
\datapath|riscv_regfile|ALT_INV_data~368_q\ <= NOT \datapath|riscv_regfile|data~368_q\;
\datapath|riscv_regfile|ALT_INV_data~304_q\ <= NOT \datapath|riscv_regfile|data~304_q\;
\datapath|riscv_regfile|ALT_INV_data~400_q\ <= NOT \datapath|riscv_regfile|data~400_q\;
\datapath|riscv_regfile|ALT_INV_data~496_q\ <= NOT \datapath|riscv_regfile|data~496_q\;
\datapath|riscv_regfile|ALT_INV_data~432_q\ <= NOT \datapath|riscv_regfile|data~432_q\;
\datapath|riscv_regfile|ALT_INV_data~208_q\ <= NOT \datapath|riscv_regfile|data~208_q\;
\datapath|riscv_regfile|ALT_INV_data~80_q\ <= NOT \datapath|riscv_regfile|data~80_q\;
\datapath|riscv_regfile|ALT_INV_data~16_q\ <= NOT \datapath|riscv_regfile|data~16_q\;
\datapath|riscv_regfile|ALT_INV_data~112_q\ <= NOT \datapath|riscv_regfile|data~112_q\;
\datapath|riscv_regfile|ALT_INV_data~48_q\ <= NOT \datapath|riscv_regfile|data~48_q\;
\datapath|riscv_regfile|ALT_INV_data~144_q\ <= NOT \datapath|riscv_regfile|data~144_q\;
\datapath|riscv_regfile|ALT_INV_data~240_q\ <= NOT \datapath|riscv_regfile|data~240_q\;
\datapath|riscv_regfile|ALT_INV_data~176_q\ <= NOT \datapath|riscv_regfile|data~176_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~3_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~2_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~2_combout\;
\datapath|riscv_regfile|ALT_INV_data~1419_combout\ <= NOT \datapath|riscv_regfile|data~1419_combout\;
\datapath|riscv_regfile|ALT_INV_data~981_q\ <= NOT \datapath|riscv_regfile|data~981_q\;
\datapath|riscv_regfile|ALT_INV_data~853_q\ <= NOT \datapath|riscv_regfile|data~853_q\;
\datapath|riscv_regfile|ALT_INV_data~789_q\ <= NOT \datapath|riscv_regfile|data~789_q\;
\datapath|riscv_regfile|ALT_INV_data~885_q\ <= NOT \datapath|riscv_regfile|data~885_q\;
\datapath|riscv_regfile|ALT_INV_data~821_q\ <= NOT \datapath|riscv_regfile|data~821_q\;
\datapath|riscv_regfile|ALT_INV_data~917_q\ <= NOT \datapath|riscv_regfile|data~917_q\;
\datapath|riscv_regfile|ALT_INV_data~1013_q\ <= NOT \datapath|riscv_regfile|data~1013_q\;
\datapath|riscv_regfile|ALT_INV_data~949_q\ <= NOT \datapath|riscv_regfile|data~949_q\;
\datapath|riscv_regfile|ALT_INV_data~725_q\ <= NOT \datapath|riscv_regfile|data~725_q\;
\datapath|riscv_regfile|ALT_INV_data~597_q\ <= NOT \datapath|riscv_regfile|data~597_q\;
\datapath|riscv_regfile|ALT_INV_data~533_q\ <= NOT \datapath|riscv_regfile|data~533_q\;
\datapath|riscv_regfile|ALT_INV_data~629_q\ <= NOT \datapath|riscv_regfile|data~629_q\;
\datapath|riscv_regfile|ALT_INV_data~565_q\ <= NOT \datapath|riscv_regfile|data~565_q\;
\datapath|riscv_regfile|ALT_INV_data~661_q\ <= NOT \datapath|riscv_regfile|data~661_q\;
\datapath|riscv_regfile|ALT_INV_data~757_q\ <= NOT \datapath|riscv_regfile|data~757_q\;
\datapath|riscv_regfile|ALT_INV_data~693_q\ <= NOT \datapath|riscv_regfile|data~693_q\;
\datapath|riscv_regfile|ALT_INV_data~469_q\ <= NOT \datapath|riscv_regfile|data~469_q\;
\datapath|riscv_regfile|ALT_INV_data~341_q\ <= NOT \datapath|riscv_regfile|data~341_q\;
\datapath|riscv_regfile|ALT_INV_data~277_q\ <= NOT \datapath|riscv_regfile|data~277_q\;
\datapath|riscv_regfile|ALT_INV_data~373_q\ <= NOT \datapath|riscv_regfile|data~373_q\;
\datapath|riscv_regfile|ALT_INV_data~309_q\ <= NOT \datapath|riscv_regfile|data~309_q\;
\datapath|riscv_regfile|ALT_INV_data~405_q\ <= NOT \datapath|riscv_regfile|data~405_q\;
\datapath|riscv_regfile|ALT_INV_data~501_q\ <= NOT \datapath|riscv_regfile|data~501_q\;
\datapath|riscv_regfile|ALT_INV_data~437_q\ <= NOT \datapath|riscv_regfile|data~437_q\;
\datapath|riscv_regfile|ALT_INV_data~213_q\ <= NOT \datapath|riscv_regfile|data~213_q\;
\datapath|riscv_regfile|ALT_INV_data~85_q\ <= NOT \datapath|riscv_regfile|data~85_q\;
\datapath|riscv_regfile|ALT_INV_data~21_q\ <= NOT \datapath|riscv_regfile|data~21_q\;
\datapath|riscv_regfile|ALT_INV_data~117_q\ <= NOT \datapath|riscv_regfile|data~117_q\;
\datapath|riscv_regfile|ALT_INV_data~53_q\ <= NOT \datapath|riscv_regfile|data~53_q\;
\datapath|riscv_regfile|ALT_INV_data~149_q\ <= NOT \datapath|riscv_regfile|data~149_q\;
\datapath|riscv_regfile|ALT_INV_data~245_q\ <= NOT \datapath|riscv_regfile|data~245_q\;
\datapath|riscv_regfile|ALT_INV_data~181_q\ <= NOT \datapath|riscv_regfile|data~181_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~11_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~11_combout\;
\datapath|riscv_regfile|ALT_INV_data~1386_combout\ <= NOT \datapath|riscv_regfile|data~1386_combout\;
\datapath|riscv_regfile|ALT_INV_data~983_q\ <= NOT \datapath|riscv_regfile|data~983_q\;
\datapath|riscv_regfile|ALT_INV_data~855_q\ <= NOT \datapath|riscv_regfile|data~855_q\;
\datapath|riscv_regfile|ALT_INV_data~791_q\ <= NOT \datapath|riscv_regfile|data~791_q\;
\datapath|riscv_regfile|ALT_INV_data~887_q\ <= NOT \datapath|riscv_regfile|data~887_q\;
\datapath|riscv_regfile|ALT_INV_data~823_q\ <= NOT \datapath|riscv_regfile|data~823_q\;
\datapath|riscv_regfile|ALT_INV_data~919_q\ <= NOT \datapath|riscv_regfile|data~919_q\;
\datapath|riscv_regfile|ALT_INV_data~1015_q\ <= NOT \datapath|riscv_regfile|data~1015_q\;
\datapath|riscv_regfile|ALT_INV_data~951_q\ <= NOT \datapath|riscv_regfile|data~951_q\;
\datapath|riscv_regfile|ALT_INV_data~727_q\ <= NOT \datapath|riscv_regfile|data~727_q\;
\datapath|riscv_regfile|ALT_INV_data~599_q\ <= NOT \datapath|riscv_regfile|data~599_q\;
\datapath|riscv_regfile|ALT_INV_data~535_q\ <= NOT \datapath|riscv_regfile|data~535_q\;
\datapath|riscv_regfile|ALT_INV_data~631_q\ <= NOT \datapath|riscv_regfile|data~631_q\;
\datapath|riscv_regfile|ALT_INV_data~567_q\ <= NOT \datapath|riscv_regfile|data~567_q\;
\datapath|riscv_regfile|ALT_INV_data~663_q\ <= NOT \datapath|riscv_regfile|data~663_q\;
\datapath|riscv_regfile|ALT_INV_data~759_q\ <= NOT \datapath|riscv_regfile|data~759_q\;
\datapath|riscv_regfile|ALT_INV_data~695_q\ <= NOT \datapath|riscv_regfile|data~695_q\;
\datapath|riscv_regfile|ALT_INV_data~471_q\ <= NOT \datapath|riscv_regfile|data~471_q\;
\datapath|riscv_regfile|ALT_INV_data~343_q\ <= NOT \datapath|riscv_regfile|data~343_q\;
\datapath|riscv_regfile|ALT_INV_data~279_q\ <= NOT \datapath|riscv_regfile|data~279_q\;
\datapath|riscv_regfile|ALT_INV_data~375_q\ <= NOT \datapath|riscv_regfile|data~375_q\;
\datapath|riscv_regfile|ALT_INV_data~311_q\ <= NOT \datapath|riscv_regfile|data~311_q\;
\datapath|riscv_regfile|ALT_INV_data~407_q\ <= NOT \datapath|riscv_regfile|data~407_q\;
\datapath|riscv_regfile|ALT_INV_data~503_q\ <= NOT \datapath|riscv_regfile|data~503_q\;
\datapath|riscv_regfile|ALT_INV_data~439_q\ <= NOT \datapath|riscv_regfile|data~439_q\;
\datapath|riscv_regfile|ALT_INV_data~215_q\ <= NOT \datapath|riscv_regfile|data~215_q\;
\datapath|riscv_regfile|ALT_INV_data~87_q\ <= NOT \datapath|riscv_regfile|data~87_q\;
\datapath|riscv_regfile|ALT_INV_data~23_q\ <= NOT \datapath|riscv_regfile|data~23_q\;
\datapath|riscv_regfile|ALT_INV_data~119_q\ <= NOT \datapath|riscv_regfile|data~119_q\;
\datapath|riscv_regfile|ALT_INV_data~55_q\ <= NOT \datapath|riscv_regfile|data~55_q\;
\datapath|riscv_regfile|ALT_INV_data~151_q\ <= NOT \datapath|riscv_regfile|data~151_q\;
\datapath|riscv_regfile|ALT_INV_data~247_q\ <= NOT \datapath|riscv_regfile|data~247_q\;
\datapath|riscv_regfile|ALT_INV_data~183_q\ <= NOT \datapath|riscv_regfile|data~183_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~1_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~1_combout\;
\datapath|riscv_regfile|ALT_INV_data~1353_combout\ <= NOT \datapath|riscv_regfile|data~1353_combout\;
\datapath|riscv_regfile|ALT_INV_data~980_q\ <= NOT \datapath|riscv_regfile|data~980_q\;
\datapath|riscv_regfile|ALT_INV_data~852_q\ <= NOT \datapath|riscv_regfile|data~852_q\;
\datapath|riscv_regfile|ALT_INV_data~788_q\ <= NOT \datapath|riscv_regfile|data~788_q\;
\datapath|riscv_regfile|ALT_INV_data~884_q\ <= NOT \datapath|riscv_regfile|data~884_q\;
\datapath|riscv_regfile|ALT_INV_data~820_q\ <= NOT \datapath|riscv_regfile|data~820_q\;
\datapath|riscv_regfile|ALT_INV_data~916_q\ <= NOT \datapath|riscv_regfile|data~916_q\;
\datapath|riscv_regfile|ALT_INV_data~1012_q\ <= NOT \datapath|riscv_regfile|data~1012_q\;
\datapath|riscv_regfile|ALT_INV_data~948_q\ <= NOT \datapath|riscv_regfile|data~948_q\;
\datapath|riscv_regfile|ALT_INV_data~724_q\ <= NOT \datapath|riscv_regfile|data~724_q\;
\datapath|riscv_regfile|ALT_INV_data~596_q\ <= NOT \datapath|riscv_regfile|data~596_q\;
\datapath|riscv_regfile|ALT_INV_data~532_q\ <= NOT \datapath|riscv_regfile|data~532_q\;
\datapath|riscv_regfile|ALT_INV_data~628_q\ <= NOT \datapath|riscv_regfile|data~628_q\;
\datapath|riscv_regfile|ALT_INV_data~564_q\ <= NOT \datapath|riscv_regfile|data~564_q\;
\datapath|riscv_regfile|ALT_INV_data~660_q\ <= NOT \datapath|riscv_regfile|data~660_q\;
\datapath|riscv_regfile|ALT_INV_data~756_q\ <= NOT \datapath|riscv_regfile|data~756_q\;
\datapath|riscv_regfile|ALT_INV_data~692_q\ <= NOT \datapath|riscv_regfile|data~692_q\;
\datapath|riscv_regfile|ALT_INV_data~468_q\ <= NOT \datapath|riscv_regfile|data~468_q\;
\datapath|riscv_regfile|ALT_INV_data~340_q\ <= NOT \datapath|riscv_regfile|data~340_q\;
\datapath|riscv_regfile|ALT_INV_data~276_q\ <= NOT \datapath|riscv_regfile|data~276_q\;
\datapath|riscv_regfile|ALT_INV_data~372_q\ <= NOT \datapath|riscv_regfile|data~372_q\;
\datapath|riscv_regfile|ALT_INV_data~308_q\ <= NOT \datapath|riscv_regfile|data~308_q\;
\datapath|riscv_regfile|ALT_INV_data~404_q\ <= NOT \datapath|riscv_regfile|data~404_q\;
\datapath|riscv_regfile|ALT_INV_data~500_q\ <= NOT \datapath|riscv_regfile|data~500_q\;
\datapath|riscv_regfile|ALT_INV_data~436_q\ <= NOT \datapath|riscv_regfile|data~436_q\;
\datapath|riscv_regfile|ALT_INV_data~212_q\ <= NOT \datapath|riscv_regfile|data~212_q\;
\datapath|riscv_regfile|ALT_INV_data~84_q\ <= NOT \datapath|riscv_regfile|data~84_q\;
\datapath|riscv_regfile|ALT_INV_data~20_q\ <= NOT \datapath|riscv_regfile|data~20_q\;
\datapath|riscv_regfile|ALT_INV_data~116_q\ <= NOT \datapath|riscv_regfile|data~116_q\;
\datapath|riscv_regfile|ALT_INV_data~52_q\ <= NOT \datapath|riscv_regfile|data~52_q\;
\datapath|riscv_regfile|ALT_INV_data~148_q\ <= NOT \datapath|riscv_regfile|data~148_q\;
\datapath|riscv_regfile|ALT_INV_data~244_q\ <= NOT \datapath|riscv_regfile|data~244_q\;
\datapath|riscv_regfile|ALT_INV_data~180_q\ <= NOT \datapath|riscv_regfile|data~180_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~10_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~10_combout\;
\datapath|riscv_regfile|ALT_INV_data~1320_combout\ <= NOT \datapath|riscv_regfile|data~1320_combout\;
\datapath|riscv_regfile|ALT_INV_data~982_q\ <= NOT \datapath|riscv_regfile|data~982_q\;
\datapath|riscv_regfile|ALT_INV_data~854_q\ <= NOT \datapath|riscv_regfile|data~854_q\;
\datapath|riscv_regfile|ALT_INV_data~790_q\ <= NOT \datapath|riscv_regfile|data~790_q\;
\datapath|riscv_regfile|ALT_INV_data~886_q\ <= NOT \datapath|riscv_regfile|data~886_q\;
\datapath|riscv_regfile|ALT_INV_data~822_q\ <= NOT \datapath|riscv_regfile|data~822_q\;
\datapath|riscv_regfile|ALT_INV_data~918_q\ <= NOT \datapath|riscv_regfile|data~918_q\;
\datapath|riscv_regfile|ALT_INV_data~1014_q\ <= NOT \datapath|riscv_regfile|data~1014_q\;
\datapath|riscv_regfile|ALT_INV_data~950_q\ <= NOT \datapath|riscv_regfile|data~950_q\;
\datapath|riscv_regfile|ALT_INV_data~726_q\ <= NOT \datapath|riscv_regfile|data~726_q\;
\datapath|riscv_regfile|ALT_INV_data~598_q\ <= NOT \datapath|riscv_regfile|data~598_q\;
\datapath|riscv_regfile|ALT_INV_data~534_q\ <= NOT \datapath|riscv_regfile|data~534_q\;
\datapath|riscv_regfile|ALT_INV_data~630_q\ <= NOT \datapath|riscv_regfile|data~630_q\;
\datapath|riscv_regfile|ALT_INV_data~566_q\ <= NOT \datapath|riscv_regfile|data~566_q\;
\datapath|riscv_regfile|ALT_INV_data~662_q\ <= NOT \datapath|riscv_regfile|data~662_q\;
\datapath|riscv_regfile|ALT_INV_data~758_q\ <= NOT \datapath|riscv_regfile|data~758_q\;
\datapath|riscv_regfile|ALT_INV_data~694_q\ <= NOT \datapath|riscv_regfile|data~694_q\;
\datapath|riscv_regfile|ALT_INV_data~470_q\ <= NOT \datapath|riscv_regfile|data~470_q\;
\datapath|riscv_regfile|ALT_INV_data~342_q\ <= NOT \datapath|riscv_regfile|data~342_q\;
\datapath|riscv_regfile|ALT_INV_data~278_q\ <= NOT \datapath|riscv_regfile|data~278_q\;
\datapath|riscv_regfile|ALT_INV_data~374_q\ <= NOT \datapath|riscv_regfile|data~374_q\;
\datapath|riscv_regfile|ALT_INV_data~310_q\ <= NOT \datapath|riscv_regfile|data~310_q\;
\datapath|riscv_regfile|ALT_INV_data~406_q\ <= NOT \datapath|riscv_regfile|data~406_q\;
\datapath|riscv_regfile|ALT_INV_data~502_q\ <= NOT \datapath|riscv_regfile|data~502_q\;
\datapath|riscv_regfile|ALT_INV_data~438_q\ <= NOT \datapath|riscv_regfile|data~438_q\;
\datapath|riscv_regfile|ALT_INV_data~214_q\ <= NOT \datapath|riscv_regfile|data~214_q\;
\datapath|riscv_regfile|ALT_INV_data~86_q\ <= NOT \datapath|riscv_regfile|data~86_q\;
\datapath|riscv_regfile|ALT_INV_data~22_q\ <= NOT \datapath|riscv_regfile|data~22_q\;
\datapath|riscv_regfile|ALT_INV_data~118_q\ <= NOT \datapath|riscv_regfile|data~118_q\;
\datapath|riscv_regfile|ALT_INV_data~54_q\ <= NOT \datapath|riscv_regfile|data~54_q\;
\datapath|riscv_regfile|ALT_INV_data~150_q\ <= NOT \datapath|riscv_regfile|data~150_q\;
\datapath|riscv_regfile|ALT_INV_data~246_q\ <= NOT \datapath|riscv_regfile|data~246_q\;
\datapath|riscv_regfile|ALT_INV_data~182_q\ <= NOT \datapath|riscv_regfile|data~182_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~9_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~9_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~8_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~7_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~7_combout\;
\datapath|riscv_regfile|ALT_INV_data~1287_combout\ <= NOT \datapath|riscv_regfile|data~1287_combout\;
\datapath|riscv_regfile|ALT_INV_data~985_q\ <= NOT \datapath|riscv_regfile|data~985_q\;
\datapath|riscv_regfile|ALT_INV_data~857_q\ <= NOT \datapath|riscv_regfile|data~857_q\;
\datapath|riscv_regfile|ALT_INV_data~793_q\ <= NOT \datapath|riscv_regfile|data~793_q\;
\datapath|riscv_regfile|ALT_INV_data~889_q\ <= NOT \datapath|riscv_regfile|data~889_q\;
\datapath|riscv_regfile|ALT_INV_data~825_q\ <= NOT \datapath|riscv_regfile|data~825_q\;
\datapath|riscv_regfile|ALT_INV_data~921_q\ <= NOT \datapath|riscv_regfile|data~921_q\;
\datapath|riscv_regfile|ALT_INV_data~1017_q\ <= NOT \datapath|riscv_regfile|data~1017_q\;
\datapath|riscv_regfile|ALT_INV_data~953_q\ <= NOT \datapath|riscv_regfile|data~953_q\;
\datapath|riscv_regfile|ALT_INV_data~729_q\ <= NOT \datapath|riscv_regfile|data~729_q\;
\datapath|riscv_regfile|ALT_INV_data~601_q\ <= NOT \datapath|riscv_regfile|data~601_q\;
\datapath|riscv_regfile|ALT_INV_data~537_q\ <= NOT \datapath|riscv_regfile|data~537_q\;
\datapath|riscv_regfile|ALT_INV_data~633_q\ <= NOT \datapath|riscv_regfile|data~633_q\;
\datapath|riscv_regfile|ALT_INV_data~569_q\ <= NOT \datapath|riscv_regfile|data~569_q\;
\datapath|riscv_regfile|ALT_INV_data~665_q\ <= NOT \datapath|riscv_regfile|data~665_q\;
\datapath|riscv_regfile|ALT_INV_data~761_q\ <= NOT \datapath|riscv_regfile|data~761_q\;
\datapath|riscv_regfile|ALT_INV_data~697_q\ <= NOT \datapath|riscv_regfile|data~697_q\;
\datapath|riscv_regfile|ALT_INV_data~473_q\ <= NOT \datapath|riscv_regfile|data~473_q\;
\datapath|riscv_regfile|ALT_INV_data~345_q\ <= NOT \datapath|riscv_regfile|data~345_q\;
\datapath|riscv_regfile|ALT_INV_data~281_q\ <= NOT \datapath|riscv_regfile|data~281_q\;
\datapath|riscv_regfile|ALT_INV_data~377_q\ <= NOT \datapath|riscv_regfile|data~377_q\;
\datapath|riscv_regfile|ALT_INV_data~313_q\ <= NOT \datapath|riscv_regfile|data~313_q\;
\datapath|riscv_regfile|ALT_INV_data~409_q\ <= NOT \datapath|riscv_regfile|data~409_q\;
\datapath|riscv_regfile|ALT_INV_data~505_q\ <= NOT \datapath|riscv_regfile|data~505_q\;
\datapath|riscv_regfile|ALT_INV_data~441_q\ <= NOT \datapath|riscv_regfile|data~441_q\;
\datapath|riscv_regfile|ALT_INV_data~217_q\ <= NOT \datapath|riscv_regfile|data~217_q\;
\datapath|riscv_regfile|ALT_INV_data~89_q\ <= NOT \datapath|riscv_regfile|data~89_q\;
\datapath|riscv_regfile|ALT_INV_data~25_q\ <= NOT \datapath|riscv_regfile|data~25_q\;
\datapath|riscv_regfile|ALT_INV_data~121_q\ <= NOT \datapath|riscv_regfile|data~121_q\;
\datapath|riscv_regfile|ALT_INV_data~57_q\ <= NOT \datapath|riscv_regfile|data~57_q\;
\datapath|riscv_regfile|ALT_INV_data~153_q\ <= NOT \datapath|riscv_regfile|data~153_q\;
\datapath|riscv_regfile|ALT_INV_data~249_q\ <= NOT \datapath|riscv_regfile|data~249_q\;
\datapath|riscv_regfile|ALT_INV_data~185_q\ <= NOT \datapath|riscv_regfile|data~185_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~6_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~6_combout\;
\datapath|riscv_regfile|ALT_INV_data~1254_combout\ <= NOT \datapath|riscv_regfile|data~1254_combout\;
\datapath|riscv_regfile|ALT_INV_data~987_q\ <= NOT \datapath|riscv_regfile|data~987_q\;
\datapath|riscv_regfile|ALT_INV_data~859_q\ <= NOT \datapath|riscv_regfile|data~859_q\;
\datapath|riscv_regfile|ALT_INV_data~795_q\ <= NOT \datapath|riscv_regfile|data~795_q\;
\datapath|riscv_regfile|ALT_INV_data~891_q\ <= NOT \datapath|riscv_regfile|data~891_q\;
\datapath|riscv_regfile|ALT_INV_data~827_q\ <= NOT \datapath|riscv_regfile|data~827_q\;
\datapath|riscv_regfile|ALT_INV_data~923_q\ <= NOT \datapath|riscv_regfile|data~923_q\;
\datapath|riscv_regfile|ALT_INV_data~1019_q\ <= NOT \datapath|riscv_regfile|data~1019_q\;
\datapath|riscv_regfile|ALT_INV_data~955_q\ <= NOT \datapath|riscv_regfile|data~955_q\;
\datapath|riscv_regfile|ALT_INV_data~731_q\ <= NOT \datapath|riscv_regfile|data~731_q\;
\datapath|riscv_regfile|ALT_INV_data~603_q\ <= NOT \datapath|riscv_regfile|data~603_q\;
\datapath|riscv_regfile|ALT_INV_data~539_q\ <= NOT \datapath|riscv_regfile|data~539_q\;
\datapath|riscv_regfile|ALT_INV_data~635_q\ <= NOT \datapath|riscv_regfile|data~635_q\;
\datapath|riscv_regfile|ALT_INV_data~571_q\ <= NOT \datapath|riscv_regfile|data~571_q\;
\datapath|riscv_regfile|ALT_INV_data~667_q\ <= NOT \datapath|riscv_regfile|data~667_q\;
\datapath|riscv_regfile|ALT_INV_data~763_q\ <= NOT \datapath|riscv_regfile|data~763_q\;
\datapath|riscv_regfile|ALT_INV_data~699_q\ <= NOT \datapath|riscv_regfile|data~699_q\;
\datapath|riscv_regfile|ALT_INV_data~475_q\ <= NOT \datapath|riscv_regfile|data~475_q\;
\datapath|riscv_regfile|ALT_INV_data~347_q\ <= NOT \datapath|riscv_regfile|data~347_q\;
\datapath|riscv_regfile|ALT_INV_data~283_q\ <= NOT \datapath|riscv_regfile|data~283_q\;
\datapath|riscv_regfile|ALT_INV_data~379_q\ <= NOT \datapath|riscv_regfile|data~379_q\;
\datapath|riscv_regfile|ALT_INV_data~315_q\ <= NOT \datapath|riscv_regfile|data~315_q\;
\datapath|riscv_regfile|ALT_INV_data~411_q\ <= NOT \datapath|riscv_regfile|data~411_q\;
\datapath|riscv_regfile|ALT_INV_data~507_q\ <= NOT \datapath|riscv_regfile|data~507_q\;
\datapath|riscv_regfile|ALT_INV_data~443_q\ <= NOT \datapath|riscv_regfile|data~443_q\;
\datapath|riscv_regfile|ALT_INV_data~219_q\ <= NOT \datapath|riscv_regfile|data~219_q\;
\datapath|riscv_regfile|ALT_INV_data~91_q\ <= NOT \datapath|riscv_regfile|data~91_q\;
\datapath|riscv_regfile|ALT_INV_data~27_q\ <= NOT \datapath|riscv_regfile|data~27_q\;
\datapath|riscv_regfile|ALT_INV_data~123_q\ <= NOT \datapath|riscv_regfile|data~123_q\;
\datapath|riscv_regfile|ALT_INV_data~59_q\ <= NOT \datapath|riscv_regfile|data~59_q\;
\datapath|riscv_regfile|ALT_INV_data~155_q\ <= NOT \datapath|riscv_regfile|data~155_q\;
\datapath|riscv_regfile|ALT_INV_data~251_q\ <= NOT \datapath|riscv_regfile|data~251_q\;
\datapath|riscv_regfile|ALT_INV_data~187_q\ <= NOT \datapath|riscv_regfile|data~187_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~5_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~5_combout\;
\datapath|riscv_regfile|ALT_INV_data~1221_combout\ <= NOT \datapath|riscv_regfile|data~1221_combout\;
\datapath|riscv_regfile|ALT_INV_data~984_q\ <= NOT \datapath|riscv_regfile|data~984_q\;
\datapath|riscv_regfile|ALT_INV_data~856_q\ <= NOT \datapath|riscv_regfile|data~856_q\;
\datapath|riscv_regfile|ALT_INV_data~792_q\ <= NOT \datapath|riscv_regfile|data~792_q\;
\datapath|riscv_regfile|ALT_INV_data~888_q\ <= NOT \datapath|riscv_regfile|data~888_q\;
\datapath|riscv_regfile|ALT_INV_data~824_q\ <= NOT \datapath|riscv_regfile|data~824_q\;
\datapath|riscv_regfile|ALT_INV_data~920_q\ <= NOT \datapath|riscv_regfile|data~920_q\;
\datapath|riscv_regfile|ALT_INV_data~1016_q\ <= NOT \datapath|riscv_regfile|data~1016_q\;
\datapath|riscv_regfile|ALT_INV_data~952_q\ <= NOT \datapath|riscv_regfile|data~952_q\;
\datapath|riscv_regfile|ALT_INV_data~728_q\ <= NOT \datapath|riscv_regfile|data~728_q\;
\datapath|riscv_regfile|ALT_INV_data~600_q\ <= NOT \datapath|riscv_regfile|data~600_q\;
\datapath|riscv_regfile|ALT_INV_data~536_q\ <= NOT \datapath|riscv_regfile|data~536_q\;
\datapath|riscv_regfile|ALT_INV_data~632_q\ <= NOT \datapath|riscv_regfile|data~632_q\;
\datapath|riscv_regfile|ALT_INV_data~568_q\ <= NOT \datapath|riscv_regfile|data~568_q\;
\datapath|riscv_regfile|ALT_INV_data~664_q\ <= NOT \datapath|riscv_regfile|data~664_q\;
\datapath|riscv_regfile|ALT_INV_data~760_q\ <= NOT \datapath|riscv_regfile|data~760_q\;
\datapath|riscv_regfile|ALT_INV_data~696_q\ <= NOT \datapath|riscv_regfile|data~696_q\;
\datapath|riscv_regfile|ALT_INV_data~472_q\ <= NOT \datapath|riscv_regfile|data~472_q\;
\datapath|riscv_regfile|ALT_INV_data~344_q\ <= NOT \datapath|riscv_regfile|data~344_q\;
\datapath|riscv_regfile|ALT_INV_data~280_q\ <= NOT \datapath|riscv_regfile|data~280_q\;
\datapath|riscv_regfile|ALT_INV_data~376_q\ <= NOT \datapath|riscv_regfile|data~376_q\;
\datapath|riscv_regfile|ALT_INV_data~312_q\ <= NOT \datapath|riscv_regfile|data~312_q\;
\datapath|riscv_regfile|ALT_INV_data~408_q\ <= NOT \datapath|riscv_regfile|data~408_q\;
\datapath|riscv_regfile|ALT_INV_data~504_q\ <= NOT \datapath|riscv_regfile|data~504_q\;
\datapath|riscv_regfile|ALT_INV_data~440_q\ <= NOT \datapath|riscv_regfile|data~440_q\;
\datapath|riscv_regfile|ALT_INV_data~216_q\ <= NOT \datapath|riscv_regfile|data~216_q\;
\datapath|riscv_regfile|ALT_INV_data~88_q\ <= NOT \datapath|riscv_regfile|data~88_q\;
\datapath|riscv_regfile|ALT_INV_data~24_q\ <= NOT \datapath|riscv_regfile|data~24_q\;
\datapath|riscv_regfile|ALT_INV_data~120_q\ <= NOT \datapath|riscv_regfile|data~120_q\;
\datapath|riscv_regfile|ALT_INV_data~56_q\ <= NOT \datapath|riscv_regfile|data~56_q\;
\datapath|riscv_regfile|ALT_INV_data~152_q\ <= NOT \datapath|riscv_regfile|data~152_q\;
\datapath|riscv_regfile|ALT_INV_data~248_q\ <= NOT \datapath|riscv_regfile|data~248_q\;
\datapath|riscv_regfile|ALT_INV_data~184_q\ <= NOT \datapath|riscv_regfile|data~184_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~4_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~4_combout\;
\datapath|riscv_regfile|ALT_INV_data~1188_combout\ <= NOT \datapath|riscv_regfile|data~1188_combout\;
\datapath|riscv_regfile|ALT_INV_data~986_q\ <= NOT \datapath|riscv_regfile|data~986_q\;
\datapath|riscv_regfile|ALT_INV_data~858_q\ <= NOT \datapath|riscv_regfile|data~858_q\;
\datapath|riscv_regfile|ALT_INV_data~794_q\ <= NOT \datapath|riscv_regfile|data~794_q\;
\datapath|riscv_regfile|ALT_INV_data~890_q\ <= NOT \datapath|riscv_regfile|data~890_q\;
\datapath|riscv_regfile|ALT_INV_data~826_q\ <= NOT \datapath|riscv_regfile|data~826_q\;
\datapath|riscv_regfile|ALT_INV_data~922_q\ <= NOT \datapath|riscv_regfile|data~922_q\;
\datapath|riscv_regfile|ALT_INV_data~1018_q\ <= NOT \datapath|riscv_regfile|data~1018_q\;
\datapath|riscv_regfile|ALT_INV_data~954_q\ <= NOT \datapath|riscv_regfile|data~954_q\;
\datapath|riscv_regfile|ALT_INV_data~730_q\ <= NOT \datapath|riscv_regfile|data~730_q\;
\datapath|riscv_regfile|ALT_INV_data~602_q\ <= NOT \datapath|riscv_regfile|data~602_q\;
\datapath|riscv_regfile|ALT_INV_data~538_q\ <= NOT \datapath|riscv_regfile|data~538_q\;
\datapath|riscv_regfile|ALT_INV_data~634_q\ <= NOT \datapath|riscv_regfile|data~634_q\;
\datapath|riscv_regfile|ALT_INV_data~570_q\ <= NOT \datapath|riscv_regfile|data~570_q\;
\datapath|riscv_regfile|ALT_INV_data~666_q\ <= NOT \datapath|riscv_regfile|data~666_q\;
\datapath|riscv_regfile|ALT_INV_data~762_q\ <= NOT \datapath|riscv_regfile|data~762_q\;
\datapath|riscv_regfile|ALT_INV_data~698_q\ <= NOT \datapath|riscv_regfile|data~698_q\;
\datapath|riscv_regfile|ALT_INV_data~474_q\ <= NOT \datapath|riscv_regfile|data~474_q\;
\datapath|riscv_regfile|ALT_INV_data~346_q\ <= NOT \datapath|riscv_regfile|data~346_q\;
\datapath|riscv_regfile|ALT_INV_data~282_q\ <= NOT \datapath|riscv_regfile|data~282_q\;
\datapath|riscv_regfile|ALT_INV_data~378_q\ <= NOT \datapath|riscv_regfile|data~378_q\;
\datapath|riscv_regfile|ALT_INV_data~314_q\ <= NOT \datapath|riscv_regfile|data~314_q\;
\datapath|riscv_regfile|ALT_INV_data~410_q\ <= NOT \datapath|riscv_regfile|data~410_q\;
\datapath|riscv_regfile|ALT_INV_data~506_q\ <= NOT \datapath|riscv_regfile|data~506_q\;
\datapath|riscv_regfile|ALT_INV_data~442_q\ <= NOT \datapath|riscv_regfile|data~442_q\;
\datapath|riscv_regfile|ALT_INV_data~218_q\ <= NOT \datapath|riscv_regfile|data~218_q\;
\datapath|riscv_regfile|ALT_INV_data~90_q\ <= NOT \datapath|riscv_regfile|data~90_q\;
\datapath|riscv_regfile|ALT_INV_data~26_q\ <= NOT \datapath|riscv_regfile|data~26_q\;
\datapath|riscv_regfile|ALT_INV_data~122_q\ <= NOT \datapath|riscv_regfile|data~122_q\;
\datapath|riscv_regfile|ALT_INV_data~58_q\ <= NOT \datapath|riscv_regfile|data~58_q\;
\datapath|riscv_regfile|ALT_INV_data~154_q\ <= NOT \datapath|riscv_regfile|data~154_q\;
\datapath|riscv_regfile|ALT_INV_data~250_q\ <= NOT \datapath|riscv_regfile|data~250_q\;
\datapath|riscv_regfile|ALT_INV_data~186_q\ <= NOT \datapath|riscv_regfile|data~186_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~3_combout\;
\datapath|alumux2|ALT_INV_f[2]~8_combout\ <= NOT \datapath|alumux2|f[2]~8_combout\;
\datapath|alumux2|ALT_INV_f[2]~7_combout\ <= NOT \datapath|alumux2|f[2]~7_combout\;
\datapath|riscv_ir|ALT_INV_data\(22) <= NOT \datapath|riscv_ir|data\(22);
\datapath|riscv_ir|ALT_INV_data\(9) <= NOT \datapath|riscv_ir|data\(9);
\datapath|riscv_ALU|ALT_INV_ShiftRight0~2_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~2_combout\;
\datapath|riscv_regfile|ALT_INV_data~1155_combout\ <= NOT \datapath|riscv_regfile|data~1155_combout\;
\datapath|riscv_regfile|ALT_INV_data~991_q\ <= NOT \datapath|riscv_regfile|data~991_q\;
\datapath|riscv_regfile|ALT_INV_data~863_q\ <= NOT \datapath|riscv_regfile|data~863_q\;
\datapath|riscv_regfile|ALT_INV_data~799_q\ <= NOT \datapath|riscv_regfile|data~799_q\;
\datapath|riscv_regfile|ALT_INV_data~895_q\ <= NOT \datapath|riscv_regfile|data~895_q\;
\datapath|riscv_regfile|ALT_INV_data~831_q\ <= NOT \datapath|riscv_regfile|data~831_q\;
\datapath|riscv_regfile|ALT_INV_data~927_q\ <= NOT \datapath|riscv_regfile|data~927_q\;
\datapath|riscv_regfile|ALT_INV_data~1023_q\ <= NOT \datapath|riscv_regfile|data~1023_q\;
\datapath|riscv_regfile|ALT_INV_data~959_q\ <= NOT \datapath|riscv_regfile|data~959_q\;
\datapath|riscv_regfile|ALT_INV_data~735_q\ <= NOT \datapath|riscv_regfile|data~735_q\;
\datapath|riscv_regfile|ALT_INV_data~607_q\ <= NOT \datapath|riscv_regfile|data~607_q\;
\datapath|riscv_regfile|ALT_INV_data~543_q\ <= NOT \datapath|riscv_regfile|data~543_q\;
\datapath|riscv_regfile|ALT_INV_data~639_q\ <= NOT \datapath|riscv_regfile|data~639_q\;
\datapath|riscv_regfile|ALT_INV_data~575_q\ <= NOT \datapath|riscv_regfile|data~575_q\;
\datapath|riscv_regfile|ALT_INV_data~671_q\ <= NOT \datapath|riscv_regfile|data~671_q\;
\datapath|riscv_regfile|ALT_INV_data~767_q\ <= NOT \datapath|riscv_regfile|data~767_q\;
\datapath|riscv_regfile|ALT_INV_data~703_q\ <= NOT \datapath|riscv_regfile|data~703_q\;
\datapath|riscv_regfile|ALT_INV_data~479_q\ <= NOT \datapath|riscv_regfile|data~479_q\;
\datapath|riscv_regfile|ALT_INV_data~351_q\ <= NOT \datapath|riscv_regfile|data~351_q\;
\datapath|riscv_regfile|ALT_INV_data~287_q\ <= NOT \datapath|riscv_regfile|data~287_q\;
\datapath|riscv_regfile|ALT_INV_data~383_q\ <= NOT \datapath|riscv_regfile|data~383_q\;
\datapath|riscv_regfile|ALT_INV_data~319_q\ <= NOT \datapath|riscv_regfile|data~319_q\;
\datapath|riscv_regfile|ALT_INV_data~415_q\ <= NOT \datapath|riscv_regfile|data~415_q\;
\datapath|riscv_regfile|ALT_INV_data~511_q\ <= NOT \datapath|riscv_regfile|data~511_q\;
\datapath|riscv_regfile|ALT_INV_data~447_q\ <= NOT \datapath|riscv_regfile|data~447_q\;
\datapath|riscv_regfile|ALT_INV_data~223_q\ <= NOT \datapath|riscv_regfile|data~223_q\;
\datapath|riscv_regfile|ALT_INV_data~95_q\ <= NOT \datapath|riscv_regfile|data~95_q\;
\datapath|riscv_regfile|ALT_INV_data~31_q\ <= NOT \datapath|riscv_regfile|data~31_q\;
\datapath|riscv_regfile|ALT_INV_data~127_q\ <= NOT \datapath|riscv_regfile|data~127_q\;
\datapath|riscv_regfile|ALT_INV_data~63_q\ <= NOT \datapath|riscv_regfile|data~63_q\;
\datapath|riscv_regfile|ALT_INV_data~159_q\ <= NOT \datapath|riscv_regfile|data~159_q\;
\datapath|riscv_regfile|ALT_INV_data~255_q\ <= NOT \datapath|riscv_regfile|data~255_q\;
\datapath|riscv_regfile|ALT_INV_data~191_q\ <= NOT \datapath|riscv_regfile|data~191_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~1_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~1_combout\;
\datapath|riscv_regfile|ALT_INV_data~1122_combout\ <= NOT \datapath|riscv_regfile|data~1122_combout\;
\datapath|riscv_regfile|ALT_INV_data~989_q\ <= NOT \datapath|riscv_regfile|data~989_q\;
\datapath|riscv_regfile|ALT_INV_data~861_q\ <= NOT \datapath|riscv_regfile|data~861_q\;
\datapath|riscv_regfile|ALT_INV_data~797_q\ <= NOT \datapath|riscv_regfile|data~797_q\;
\datapath|riscv_regfile|ALT_INV_data~893_q\ <= NOT \datapath|riscv_regfile|data~893_q\;
\datapath|riscv_regfile|ALT_INV_data~829_q\ <= NOT \datapath|riscv_regfile|data~829_q\;
\datapath|riscv_regfile|ALT_INV_data~925_q\ <= NOT \datapath|riscv_regfile|data~925_q\;
\datapath|riscv_regfile|ALT_INV_data~1021_q\ <= NOT \datapath|riscv_regfile|data~1021_q\;
\datapath|riscv_regfile|ALT_INV_data~957_q\ <= NOT \datapath|riscv_regfile|data~957_q\;
\datapath|riscv_regfile|ALT_INV_data~733_q\ <= NOT \datapath|riscv_regfile|data~733_q\;
\datapath|riscv_regfile|ALT_INV_data~605_q\ <= NOT \datapath|riscv_regfile|data~605_q\;
\datapath|riscv_regfile|ALT_INV_data~541_q\ <= NOT \datapath|riscv_regfile|data~541_q\;
\datapath|riscv_regfile|ALT_INV_data~637_q\ <= NOT \datapath|riscv_regfile|data~637_q\;
\datapath|riscv_regfile|ALT_INV_data~573_q\ <= NOT \datapath|riscv_regfile|data~573_q\;
\datapath|riscv_regfile|ALT_INV_data~669_q\ <= NOT \datapath|riscv_regfile|data~669_q\;
\datapath|riscv_regfile|ALT_INV_data~765_q\ <= NOT \datapath|riscv_regfile|data~765_q\;
\datapath|riscv_regfile|ALT_INV_data~701_q\ <= NOT \datapath|riscv_regfile|data~701_q\;
\datapath|riscv_regfile|ALT_INV_data~477_q\ <= NOT \datapath|riscv_regfile|data~477_q\;
\datapath|riscv_regfile|ALT_INV_data~349_q\ <= NOT \datapath|riscv_regfile|data~349_q\;
\datapath|riscv_regfile|ALT_INV_data~285_q\ <= NOT \datapath|riscv_regfile|data~285_q\;
\datapath|riscv_regfile|ALT_INV_data~381_q\ <= NOT \datapath|riscv_regfile|data~381_q\;
\datapath|riscv_regfile|ALT_INV_data~317_q\ <= NOT \datapath|riscv_regfile|data~317_q\;
\datapath|riscv_regfile|ALT_INV_data~413_q\ <= NOT \datapath|riscv_regfile|data~413_q\;
\datapath|riscv_regfile|ALT_INV_data~509_q\ <= NOT \datapath|riscv_regfile|data~509_q\;
\datapath|riscv_regfile|ALT_INV_data~445_q\ <= NOT \datapath|riscv_regfile|data~445_q\;
\datapath|riscv_regfile|ALT_INV_data~221_q\ <= NOT \datapath|riscv_regfile|data~221_q\;
\datapath|riscv_regfile|ALT_INV_data~93_q\ <= NOT \datapath|riscv_regfile|data~93_q\;
\datapath|riscv_regfile|ALT_INV_data~29_q\ <= NOT \datapath|riscv_regfile|data~29_q\;
\datapath|riscv_regfile|ALT_INV_data~125_q\ <= NOT \datapath|riscv_regfile|data~125_q\;
\datapath|riscv_regfile|ALT_INV_data~61_q\ <= NOT \datapath|riscv_regfile|data~61_q\;
\datapath|riscv_regfile|ALT_INV_data~157_q\ <= NOT \datapath|riscv_regfile|data~157_q\;
\datapath|riscv_regfile|ALT_INV_data~253_q\ <= NOT \datapath|riscv_regfile|data~253_q\;
\datapath|riscv_regfile|ALT_INV_data~189_q\ <= NOT \datapath|riscv_regfile|data~189_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~0_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~0_combout\;
\datapath|riscv_regfile|ALT_INV_data~1089_combout\ <= NOT \datapath|riscv_regfile|data~1089_combout\;
\datapath|riscv_regfile|ALT_INV_data~990_q\ <= NOT \datapath|riscv_regfile|data~990_q\;
\datapath|riscv_regfile|ALT_INV_data~862_q\ <= NOT \datapath|riscv_regfile|data~862_q\;
\datapath|riscv_regfile|ALT_INV_data~798_q\ <= NOT \datapath|riscv_regfile|data~798_q\;
\datapath|riscv_regfile|ALT_INV_data~894_q\ <= NOT \datapath|riscv_regfile|data~894_q\;
\datapath|riscv_regfile|ALT_INV_data~830_q\ <= NOT \datapath|riscv_regfile|data~830_q\;
\datapath|riscv_regfile|ALT_INV_data~926_q\ <= NOT \datapath|riscv_regfile|data~926_q\;
\datapath|riscv_regfile|ALT_INV_data~1022_q\ <= NOT \datapath|riscv_regfile|data~1022_q\;
\datapath|riscv_regfile|ALT_INV_data~958_q\ <= NOT \datapath|riscv_regfile|data~958_q\;
\datapath|riscv_regfile|ALT_INV_data~734_q\ <= NOT \datapath|riscv_regfile|data~734_q\;
\datapath|riscv_regfile|ALT_INV_data~606_q\ <= NOT \datapath|riscv_regfile|data~606_q\;
\datapath|riscv_regfile|ALT_INV_data~542_q\ <= NOT \datapath|riscv_regfile|data~542_q\;
\datapath|riscv_regfile|ALT_INV_data~638_q\ <= NOT \datapath|riscv_regfile|data~638_q\;
\datapath|riscv_regfile|ALT_INV_data~574_q\ <= NOT \datapath|riscv_regfile|data~574_q\;
\datapath|riscv_regfile|ALT_INV_data~670_q\ <= NOT \datapath|riscv_regfile|data~670_q\;
\datapath|riscv_regfile|ALT_INV_data~766_q\ <= NOT \datapath|riscv_regfile|data~766_q\;
\datapath|riscv_regfile|ALT_INV_data~702_q\ <= NOT \datapath|riscv_regfile|data~702_q\;
\datapath|riscv_regfile|ALT_INV_data~478_q\ <= NOT \datapath|riscv_regfile|data~478_q\;
\datapath|riscv_regfile|ALT_INV_data~350_q\ <= NOT \datapath|riscv_regfile|data~350_q\;
\datapath|riscv_regfile|ALT_INV_data~286_q\ <= NOT \datapath|riscv_regfile|data~286_q\;
\datapath|riscv_regfile|ALT_INV_data~382_q\ <= NOT \datapath|riscv_regfile|data~382_q\;
\datapath|riscv_regfile|ALT_INV_data~318_q\ <= NOT \datapath|riscv_regfile|data~318_q\;
\datapath|riscv_regfile|ALT_INV_data~414_q\ <= NOT \datapath|riscv_regfile|data~414_q\;
\datapath|riscv_regfile|ALT_INV_data~510_q\ <= NOT \datapath|riscv_regfile|data~510_q\;
\datapath|riscv_regfile|ALT_INV_data~446_q\ <= NOT \datapath|riscv_regfile|data~446_q\;
\datapath|riscv_regfile|ALT_INV_data~222_q\ <= NOT \datapath|riscv_regfile|data~222_q\;
\datapath|riscv_regfile|ALT_INV_data~94_q\ <= NOT \datapath|riscv_regfile|data~94_q\;
\datapath|riscv_regfile|ALT_INV_data~30_q\ <= NOT \datapath|riscv_regfile|data~30_q\;
\datapath|riscv_regfile|ALT_INV_data~126_q\ <= NOT \datapath|riscv_regfile|data~126_q\;
\datapath|riscv_regfile|ALT_INV_data~62_q\ <= NOT \datapath|riscv_regfile|data~62_q\;
\datapath|riscv_regfile|ALT_INV_data~158_q\ <= NOT \datapath|riscv_regfile|data~158_q\;
\datapath|riscv_regfile|ALT_INV_data~254_q\ <= NOT \datapath|riscv_regfile|data~254_q\;
\datapath|riscv_regfile|ALT_INV_data~190_q\ <= NOT \datapath|riscv_regfile|data~190_q\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~0_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~0_combout\;
\datapath|riscv_regfile|ALT_INV_WideOr1~combout\ <= NOT \datapath|riscv_regfile|WideOr1~combout\;
\datapath|riscv_regfile|ALT_INV_data~1056_combout\ <= NOT \datapath|riscv_regfile|data~1056_combout\;
\datapath|riscv_ir|ALT_INV_data\(19) <= NOT \datapath|riscv_ir|data\(19);
\datapath|riscv_ir|ALT_INV_data\(18) <= NOT \datapath|riscv_ir|data\(18);
\datapath|riscv_regfile|ALT_INV_data~988_q\ <= NOT \datapath|riscv_regfile|data~988_q\;
\datapath|riscv_regfile|ALT_INV_data~860_q\ <= NOT \datapath|riscv_regfile|data~860_q\;
\datapath|riscv_regfile|ALT_INV_data~796_q\ <= NOT \datapath|riscv_regfile|data~796_q\;
\datapath|riscv_regfile|ALT_INV_data~892_q\ <= NOT \datapath|riscv_regfile|data~892_q\;
\datapath|riscv_regfile|ALT_INV_data~828_q\ <= NOT \datapath|riscv_regfile|data~828_q\;
\datapath|riscv_regfile|ALT_INV_data~924_q\ <= NOT \datapath|riscv_regfile|data~924_q\;
\datapath|riscv_regfile|ALT_INV_data~1020_q\ <= NOT \datapath|riscv_regfile|data~1020_q\;
\datapath|riscv_regfile|ALT_INV_data~956_q\ <= NOT \datapath|riscv_regfile|data~956_q\;
\datapath|riscv_regfile|ALT_INV_data~732_q\ <= NOT \datapath|riscv_regfile|data~732_q\;
\datapath|riscv_regfile|ALT_INV_data~604_q\ <= NOT \datapath|riscv_regfile|data~604_q\;
\datapath|riscv_regfile|ALT_INV_data~540_q\ <= NOT \datapath|riscv_regfile|data~540_q\;
\datapath|riscv_regfile|ALT_INV_data~636_q\ <= NOT \datapath|riscv_regfile|data~636_q\;
\datapath|riscv_regfile|ALT_INV_data~572_q\ <= NOT \datapath|riscv_regfile|data~572_q\;
\datapath|riscv_regfile|ALT_INV_data~668_q\ <= NOT \datapath|riscv_regfile|data~668_q\;
\datapath|riscv_regfile|ALT_INV_data~764_q\ <= NOT \datapath|riscv_regfile|data~764_q\;
\datapath|riscv_regfile|ALT_INV_data~700_q\ <= NOT \datapath|riscv_regfile|data~700_q\;
\datapath|riscv_regfile|ALT_INV_data~476_q\ <= NOT \datapath|riscv_regfile|data~476_q\;
\datapath|riscv_regfile|ALT_INV_data~348_q\ <= NOT \datapath|riscv_regfile|data~348_q\;
\datapath|riscv_regfile|ALT_INV_data~284_q\ <= NOT \datapath|riscv_regfile|data~284_q\;
\datapath|riscv_regfile|ALT_INV_data~380_q\ <= NOT \datapath|riscv_regfile|data~380_q\;
\datapath|riscv_regfile|ALT_INV_data~316_q\ <= NOT \datapath|riscv_regfile|data~316_q\;
\datapath|riscv_regfile|ALT_INV_data~412_q\ <= NOT \datapath|riscv_regfile|data~412_q\;
\datapath|riscv_regfile|ALT_INV_data~508_q\ <= NOT \datapath|riscv_regfile|data~508_q\;
\datapath|riscv_regfile|ALT_INV_data~444_q\ <= NOT \datapath|riscv_regfile|data~444_q\;
\datapath|riscv_regfile|ALT_INV_data~220_q\ <= NOT \datapath|riscv_regfile|data~220_q\;
\datapath|riscv_regfile|ALT_INV_data~92_q\ <= NOT \datapath|riscv_regfile|data~92_q\;
\datapath|riscv_ir|ALT_INV_data\(15) <= NOT \datapath|riscv_ir|data\(15);
\datapath|riscv_regfile|ALT_INV_data~28_q\ <= NOT \datapath|riscv_regfile|data~28_q\;
\datapath|riscv_regfile|ALT_INV_data~124_q\ <= NOT \datapath|riscv_regfile|data~124_q\;
\datapath|riscv_regfile|ALT_INV_data~60_q\ <= NOT \datapath|riscv_regfile|data~60_q\;
\datapath|riscv_ir|ALT_INV_data\(16) <= NOT \datapath|riscv_ir|data\(16);
\datapath|riscv_ir|ALT_INV_data\(17) <= NOT \datapath|riscv_ir|data\(17);
\datapath|riscv_regfile|ALT_INV_data~156_q\ <= NOT \datapath|riscv_regfile|data~156_q\;
\datapath|riscv_regfile|ALT_INV_data~252_q\ <= NOT \datapath|riscv_regfile|data~252_q\;
\datapath|riscv_regfile|ALT_INV_data~188_q\ <= NOT \datapath|riscv_regfile|data~188_q\;
\datapath|alumux2|ALT_INV_f[1]~6_combout\ <= NOT \datapath|alumux2|f[1]~6_combout\;
\datapath|riscv_ir|ALT_INV_data\(21) <= NOT \datapath|riscv_ir|data\(21);
\datapath|riscv_ir|ALT_INV_data\(8) <= NOT \datapath|riscv_ir|data\(8);
\datapath|alumux2|ALT_INV_f[0]~5_combout\ <= NOT \datapath|alumux2|f[0]~5_combout\;
\datapath|alumux2|ALT_INV_f[0]~4_combout\ <= NOT \datapath|alumux2|f[0]~4_combout\;
\datapath|riscv_ir|ALT_INV_data\(7) <= NOT \datapath|riscv_ir|data\(7);
\datapath|riscv_ir|ALT_INV_data\(20) <= NOT \datapath|riscv_ir|data\(20);
\datapath|alumux2|ALT_INV_f[3]~3_combout\ <= NOT \datapath|alumux2|f[3]~3_combout\;
\datapath|alumux2|ALT_INV_f[3]~2_combout\ <= NOT \datapath|alumux2|f[3]~2_combout\;
\datapath|riscv_ir|ALT_INV_data\(23) <= NOT \datapath|riscv_ir|data\(23);
\datapath|riscv_ir|ALT_INV_data\(10) <= NOT \datapath|riscv_ir|data\(10);
\datapath|alumux2|ALT_INV_f[4]~1_combout\ <= NOT \datapath|alumux2|f[4]~1_combout\;
\datapath|alumux2|ALT_INV_f[4]~0_combout\ <= NOT \datapath|alumux2|f[4]~0_combout\;
\datapath|riscv_ir|ALT_INV_data\(24) <= NOT \datapath|riscv_ir|data\(24);
\datapath|riscv_ir|ALT_INV_data\(11) <= NOT \datapath|riscv_ir|data\(11);
\control|ALT_INV_alumux2_sel[1]~1_combout\ <= NOT \control|alumux2_sel[1]~1_combout\;
\control|ALT_INV_alumux2_sel[0]~0_combout\ <= NOT \control|alumux2_sel[0]~0_combout\;
\control|ALT_INV_aluop[0]~0_combout\ <= NOT \control|aluop[0]~0_combout\;
\control|ALT_INV_Selector0~2_combout\ <= NOT \control|Selector0~2_combout\;
\control|ALT_INV_Selector0~1_combout\ <= NOT \control|Selector0~1_combout\;
\control|ALT_INV_state.s_BR~q\ <= NOT \control|state.s_BR~q\;
\control|ALT_INV_state.s_auipc~q\ <= NOT \control|state.s_auipc~q\;
\control|ALT_INV_Selector0~0_combout\ <= NOT \control|Selector0~0_combout\;
\datapath|riscv_ir|ALT_INV_data\(12) <= NOT \datapath|riscv_ir|data\(12);
\datapath|pc|ALT_INV_data\(0) <= NOT \datapath|pc|data\(0);
\control|ALT_INV_state.s_SW_calc_addr~q\ <= NOT \control|state.s_SW_calc_addr~q\;
\control|ALT_INV_state.s_LW_calc_addr~q\ <= NOT \control|state.s_LW_calc_addr~q\;
\control|ALT_INV_state.fetch1~q\ <= NOT \control|state.fetch1~q\;
\control|ALT_INV_state.s_str1~q\ <= NOT \control|state.s_str1~q\;
\control|ALT_INV_load_MDR~2_combout\ <= NOT \control|load_MDR~2_combout\;
\control|ALT_INV_state.s_ldr1~q\ <= NOT \control|state.s_ldr1~q\;
\control|ALT_INV_state.fetch2~q\ <= NOT \control|state.fetch2~q\;
\datapath|riscv_CMP|ALT_INV_br_en~11_combout\ <= NOT \datapath|riscv_CMP|br_en~11_combout\;
\datapath|ALT_INV_Add0~17_sumout\ <= NOT \datapath|Add0~17_sumout\;
\datapath|ALT_INV_Add0~13_sumout\ <= NOT \datapath|Add0~13_sumout\;
\datapath|riscv_ALU|ALT_INV_Selector0~0_combout\ <= NOT \datapath|riscv_ALU|Selector0~0_combout\;
\datapath|riscv_ALU|ALT_INV_Add0~125_sumout\ <= NOT \datapath|riscv_ALU|Add0~125_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~129_sumout\ <= NOT \datapath|riscv_ALU|Add1~129_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~121_sumout\ <= NOT \datapath|riscv_ALU|Add0~121_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~125_sumout\ <= NOT \datapath|riscv_ALU|Add1~125_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~117_sumout\ <= NOT \datapath|riscv_ALU|Add0~117_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~121_sumout\ <= NOT \datapath|riscv_ALU|Add1~121_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~113_sumout\ <= NOT \datapath|riscv_ALU|Add0~113_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~117_sumout\ <= NOT \datapath|riscv_ALU|Add1~117_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~109_sumout\ <= NOT \datapath|riscv_ALU|Add0~109_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~113_sumout\ <= NOT \datapath|riscv_ALU|Add1~113_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~105_sumout\ <= NOT \datapath|riscv_ALU|Add0~105_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~109_sumout\ <= NOT \datapath|riscv_ALU|Add1~109_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~101_sumout\ <= NOT \datapath|riscv_ALU|Add0~101_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~105_sumout\ <= NOT \datapath|riscv_ALU|Add1~105_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~97_sumout\ <= NOT \datapath|riscv_ALU|Add0~97_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~101_sumout\ <= NOT \datapath|riscv_ALU|Add1~101_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~93_sumout\ <= NOT \datapath|riscv_ALU|Add0~93_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~97_sumout\ <= NOT \datapath|riscv_ALU|Add1~97_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~89_sumout\ <= NOT \datapath|riscv_ALU|Add0~89_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~93_sumout\ <= NOT \datapath|riscv_ALU|Add1~93_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~85_sumout\ <= NOT \datapath|riscv_ALU|Add0~85_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~89_sumout\ <= NOT \datapath|riscv_ALU|Add1~89_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~81_sumout\ <= NOT \datapath|riscv_ALU|Add0~81_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~85_sumout\ <= NOT \datapath|riscv_ALU|Add1~85_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~77_sumout\ <= NOT \datapath|riscv_ALU|Add0~77_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~81_sumout\ <= NOT \datapath|riscv_ALU|Add1~81_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~73_sumout\ <= NOT \datapath|riscv_ALU|Add0~73_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~77_sumout\ <= NOT \datapath|riscv_ALU|Add1~77_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~69_sumout\ <= NOT \datapath|riscv_ALU|Add0~69_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~73_sumout\ <= NOT \datapath|riscv_ALU|Add1~73_sumout\;
\datapath|riscv_ALU|ALT_INV_Selector15~4_combout\ <= NOT \datapath|riscv_ALU|Selector15~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector15~0_combout\ <= NOT \datapath|riscv_ALU|Selector15~0_combout\;
\datapath|riscv_ALU|ALT_INV_Add0~65_sumout\ <= NOT \datapath|riscv_ALU|Add0~65_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~69_sumout\ <= NOT \datapath|riscv_ALU|Add1~69_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~65_sumout\ <= NOT \datapath|riscv_ALU|Add1~65_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~61_sumout\ <= NOT \datapath|riscv_ALU|Add0~61_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~61_sumout\ <= NOT \datapath|riscv_ALU|Add1~61_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~57_sumout\ <= NOT \datapath|riscv_ALU|Add0~57_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~57_sumout\ <= NOT \datapath|riscv_ALU|Add1~57_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~53_sumout\ <= NOT \datapath|riscv_ALU|Add0~53_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~53_sumout\ <= NOT \datapath|riscv_ALU|Add1~53_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~49_sumout\ <= NOT \datapath|riscv_ALU|Add0~49_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~49_sumout\ <= NOT \datapath|riscv_ALU|Add1~49_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~45_sumout\ <= NOT \datapath|riscv_ALU|Add0~45_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~45_sumout\ <= NOT \datapath|riscv_ALU|Add1~45_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~41_sumout\ <= NOT \datapath|riscv_ALU|Add0~41_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~41_sumout\ <= NOT \datapath|riscv_ALU|Add1~41_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~37_sumout\ <= NOT \datapath|riscv_ALU|Add0~37_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~37_sumout\ <= NOT \datapath|riscv_ALU|Add1~37_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~33_sumout\ <= NOT \datapath|riscv_ALU|Add0~33_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~29_sumout\ <= NOT \datapath|riscv_ALU|Add0~29_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~33_sumout\ <= NOT \datapath|riscv_ALU|Add1~33_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~25_sumout\ <= NOT \datapath|riscv_ALU|Add0~25_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~29_sumout\ <= NOT \datapath|riscv_ALU|Add1~29_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~21_sumout\ <= NOT \datapath|riscv_ALU|Add0~21_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~25_sumout\ <= NOT \datapath|riscv_ALU|Add1~25_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~17_sumout\ <= NOT \datapath|riscv_ALU|Add0~17_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~21_sumout\ <= NOT \datapath|riscv_ALU|Add1~21_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~13_sumout\ <= NOT \datapath|riscv_ALU|Add0~13_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~17_sumout\ <= NOT \datapath|riscv_ALU|Add1~17_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~9_sumout\ <= NOT \datapath|riscv_ALU|Add0~9_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~13_sumout\ <= NOT \datapath|riscv_ALU|Add1~13_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~5_sumout\ <= NOT \datapath|riscv_ALU|Add0~5_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~9_sumout\ <= NOT \datapath|riscv_ALU|Add1~9_sumout\;
\datapath|riscv_ALU|ALT_INV_Add0~1_sumout\ <= NOT \datapath|riscv_ALU|Add0~1_sumout\;
\datapath|riscv_ALU|ALT_INV_Add1~5_sumout\ <= NOT \datapath|riscv_ALU|Add1~5_sumout\;
\datapath|riscv_regfile|ALT_INV_data~2075_combout\ <= NOT \datapath|riscv_regfile|data~2075_combout\;
\datapath|riscv_regfile|ALT_INV_data~2071_combout\ <= NOT \datapath|riscv_regfile|data~2071_combout\;
\datapath|riscv_regfile|ALT_INV_data~2067_combout\ <= NOT \datapath|riscv_regfile|data~2067_combout\;
\datapath|riscv_regfile|ALT_INV_data~2063_combout\ <= NOT \datapath|riscv_regfile|data~2063_combout\;
\datapath|riscv_regfile|ALT_INV_data~2059_combout\ <= NOT \datapath|riscv_regfile|data~2059_combout\;
\datapath|riscv_regfile|ALT_INV_data~2055_combout\ <= NOT \datapath|riscv_regfile|data~2055_combout\;
\datapath|riscv_regfile|ALT_INV_data~2051_combout\ <= NOT \datapath|riscv_regfile|data~2051_combout\;
\datapath|riscv_regfile|ALT_INV_data~2047_combout\ <= NOT \datapath|riscv_regfile|data~2047_combout\;
\datapath|riscv_regfile|ALT_INV_data~2042_combout\ <= NOT \datapath|riscv_regfile|data~2042_combout\;
\datapath|riscv_regfile|ALT_INV_data~2038_combout\ <= NOT \datapath|riscv_regfile|data~2038_combout\;
\datapath|riscv_regfile|ALT_INV_data~2034_combout\ <= NOT \datapath|riscv_regfile|data~2034_combout\;
\datapath|riscv_regfile|ALT_INV_data~2030_combout\ <= NOT \datapath|riscv_regfile|data~2030_combout\;
\datapath|riscv_regfile|ALT_INV_data~2026_combout\ <= NOT \datapath|riscv_regfile|data~2026_combout\;
\datapath|riscv_regfile|ALT_INV_data~2022_combout\ <= NOT \datapath|riscv_regfile|data~2022_combout\;
\datapath|riscv_regfile|ALT_INV_data~2018_combout\ <= NOT \datapath|riscv_regfile|data~2018_combout\;
\datapath|riscv_regfile|ALT_INV_data~2014_combout\ <= NOT \datapath|riscv_regfile|data~2014_combout\;
\datapath|pc|ALT_INV_data\(7) <= NOT \datapath|pc|data\(7);
\datapath|riscv_regfile|ALT_INV_data~2009_combout\ <= NOT \datapath|riscv_regfile|data~2009_combout\;
\datapath|riscv_regfile|ALT_INV_data~2005_combout\ <= NOT \datapath|riscv_regfile|data~2005_combout\;
\datapath|riscv_regfile|ALT_INV_data~2001_combout\ <= NOT \datapath|riscv_regfile|data~2001_combout\;
\datapath|riscv_regfile|ALT_INV_data~1997_combout\ <= NOT \datapath|riscv_regfile|data~1997_combout\;
\datapath|riscv_regfile|ALT_INV_data~1993_combout\ <= NOT \datapath|riscv_regfile|data~1993_combout\;
\datapath|riscv_regfile|ALT_INV_data~1989_combout\ <= NOT \datapath|riscv_regfile|data~1989_combout\;
\datapath|riscv_regfile|ALT_INV_data~1985_combout\ <= NOT \datapath|riscv_regfile|data~1985_combout\;
\datapath|riscv_regfile|ALT_INV_data~1981_combout\ <= NOT \datapath|riscv_regfile|data~1981_combout\;
\datapath|pc|ALT_INV_data\(4) <= NOT \datapath|pc|data\(4);
\datapath|riscv_regfile|ALT_INV_data~1976_combout\ <= NOT \datapath|riscv_regfile|data~1976_combout\;
\datapath|riscv_regfile|ALT_INV_data~1972_combout\ <= NOT \datapath|riscv_regfile|data~1972_combout\;
\datapath|riscv_regfile|ALT_INV_data~1968_combout\ <= NOT \datapath|riscv_regfile|data~1968_combout\;
\datapath|riscv_regfile|ALT_INV_data~1964_combout\ <= NOT \datapath|riscv_regfile|data~1964_combout\;
\datapath|riscv_regfile|ALT_INV_data~1960_combout\ <= NOT \datapath|riscv_regfile|data~1960_combout\;
\datapath|riscv_regfile|ALT_INV_data~1956_combout\ <= NOT \datapath|riscv_regfile|data~1956_combout\;
\datapath|riscv_regfile|ALT_INV_data~1952_combout\ <= NOT \datapath|riscv_regfile|data~1952_combout\;
\datapath|riscv_regfile|ALT_INV_data~1948_combout\ <= NOT \datapath|riscv_regfile|data~1948_combout\;
\datapath|riscv_regfile|ALT_INV_data~1943_combout\ <= NOT \datapath|riscv_regfile|data~1943_combout\;
\datapath|riscv_regfile|ALT_INV_data~1939_combout\ <= NOT \datapath|riscv_regfile|data~1939_combout\;
\datapath|riscv_regfile|ALT_INV_data~1935_combout\ <= NOT \datapath|riscv_regfile|data~1935_combout\;
\datapath|riscv_regfile|ALT_INV_data~1931_combout\ <= NOT \datapath|riscv_regfile|data~1931_combout\;
\datapath|riscv_regfile|ALT_INV_data~1927_combout\ <= NOT \datapath|riscv_regfile|data~1927_combout\;
\datapath|riscv_regfile|ALT_INV_data~1923_combout\ <= NOT \datapath|riscv_regfile|data~1923_combout\;
\datapath|riscv_regfile|ALT_INV_data~1919_combout\ <= NOT \datapath|riscv_regfile|data~1919_combout\;
\datapath|riscv_regfile|ALT_INV_data~1915_combout\ <= NOT \datapath|riscv_regfile|data~1915_combout\;
\datapath|pc|ALT_INV_data\(13) <= NOT \datapath|pc|data\(13);
\datapath|riscv_regfile|ALT_INV_data~1910_combout\ <= NOT \datapath|riscv_regfile|data~1910_combout\;
\datapath|riscv_regfile|ALT_INV_data~1906_combout\ <= NOT \datapath|riscv_regfile|data~1906_combout\;
\datapath|riscv_regfile|ALT_INV_data~1902_combout\ <= NOT \datapath|riscv_regfile|data~1902_combout\;
\datapath|riscv_regfile|ALT_INV_data~1898_combout\ <= NOT \datapath|riscv_regfile|data~1898_combout\;
\datapath|riscv_regfile|ALT_INV_data~1894_combout\ <= NOT \datapath|riscv_regfile|data~1894_combout\;
\datapath|riscv_regfile|ALT_INV_data~1890_combout\ <= NOT \datapath|riscv_regfile|data~1890_combout\;
\datapath|riscv_regfile|ALT_INV_data~1886_combout\ <= NOT \datapath|riscv_regfile|data~1886_combout\;
\datapath|riscv_regfile|ALT_INV_data~1882_combout\ <= NOT \datapath|riscv_regfile|data~1882_combout\;
\datapath|pc|ALT_INV_data\(15) <= NOT \datapath|pc|data\(15);
\datapath|riscv_regfile|ALT_INV_data~1877_combout\ <= NOT \datapath|riscv_regfile|data~1877_combout\;
\datapath|riscv_regfile|ALT_INV_data~1873_combout\ <= NOT \datapath|riscv_regfile|data~1873_combout\;
\datapath|riscv_regfile|ALT_INV_data~1869_combout\ <= NOT \datapath|riscv_regfile|data~1869_combout\;
\datapath|riscv_regfile|ALT_INV_data~1865_combout\ <= NOT \datapath|riscv_regfile|data~1865_combout\;
\datapath|riscv_regfile|ALT_INV_data~1861_combout\ <= NOT \datapath|riscv_regfile|data~1861_combout\;
\datapath|riscv_regfile|ALT_INV_data~1857_combout\ <= NOT \datapath|riscv_regfile|data~1857_combout\;
\datapath|riscv_regfile|ALT_INV_data~1853_combout\ <= NOT \datapath|riscv_regfile|data~1853_combout\;
\datapath|riscv_regfile|ALT_INV_data~1849_combout\ <= NOT \datapath|riscv_regfile|data~1849_combout\;
\datapath|pc|ALT_INV_data\(12) <= NOT \datapath|pc|data\(12);
\datapath|riscv_regfile|ALT_INV_data~1844_combout\ <= NOT \datapath|riscv_regfile|data~1844_combout\;
\datapath|riscv_regfile|ALT_INV_data~1840_combout\ <= NOT \datapath|riscv_regfile|data~1840_combout\;
\datapath|riscv_regfile|ALT_INV_data~1836_combout\ <= NOT \datapath|riscv_regfile|data~1836_combout\;
\datapath|riscv_regfile|ALT_INV_data~1832_combout\ <= NOT \datapath|riscv_regfile|data~1832_combout\;
\datapath|riscv_regfile|ALT_INV_data~1828_combout\ <= NOT \datapath|riscv_regfile|data~1828_combout\;
\datapath|riscv_regfile|ALT_INV_data~1824_combout\ <= NOT \datapath|riscv_regfile|data~1824_combout\;
\datapath|riscv_regfile|ALT_INV_data~1820_combout\ <= NOT \datapath|riscv_regfile|data~1820_combout\;
\datapath|riscv_regfile|ALT_INV_data~1816_combout\ <= NOT \datapath|riscv_regfile|data~1816_combout\;
\datapath|pc|ALT_INV_data\(14) <= NOT \datapath|pc|data\(14);
\datapath|riscv_regfile|ALT_INV_data~1811_combout\ <= NOT \datapath|riscv_regfile|data~1811_combout\;
\datapath|riscv_regfile|ALT_INV_data~1807_combout\ <= NOT \datapath|riscv_regfile|data~1807_combout\;
\datapath|riscv_regfile|ALT_INV_data~1803_combout\ <= NOT \datapath|riscv_regfile|data~1803_combout\;
\datapath|riscv_regfile|ALT_INV_data~1799_combout\ <= NOT \datapath|riscv_regfile|data~1799_combout\;
\datapath|riscv_regfile|ALT_INV_data~1795_combout\ <= NOT \datapath|riscv_regfile|data~1795_combout\;
\datapath|riscv_regfile|ALT_INV_data~1791_combout\ <= NOT \datapath|riscv_regfile|data~1791_combout\;
\datapath|riscv_regfile|ALT_INV_data~1787_combout\ <= NOT \datapath|riscv_regfile|data~1787_combout\;
\datapath|riscv_regfile|ALT_INV_data~1783_combout\ <= NOT \datapath|riscv_regfile|data~1783_combout\;
\datapath|riscv_regfile|ALT_INV_data~1778_combout\ <= NOT \datapath|riscv_regfile|data~1778_combout\;
\datapath|riscv_regfile|ALT_INV_data~1774_combout\ <= NOT \datapath|riscv_regfile|data~1774_combout\;
\datapath|riscv_regfile|ALT_INV_data~1770_combout\ <= NOT \datapath|riscv_regfile|data~1770_combout\;
\datapath|riscv_regfile|ALT_INV_data~1766_combout\ <= NOT \datapath|riscv_regfile|data~1766_combout\;
\datapath|riscv_regfile|ALT_INV_data~1762_combout\ <= NOT \datapath|riscv_regfile|data~1762_combout\;
\datapath|riscv_regfile|ALT_INV_data~1758_combout\ <= NOT \datapath|riscv_regfile|data~1758_combout\;
\datapath|riscv_regfile|ALT_INV_data~1754_combout\ <= NOT \datapath|riscv_regfile|data~1754_combout\;
\datapath|riscv_regfile|ALT_INV_data~1750_combout\ <= NOT \datapath|riscv_regfile|data~1750_combout\;
\datapath|pc|ALT_INV_data\(2) <= NOT \datapath|pc|data\(2);
\datapath|riscv_regfile|ALT_INV_data~1745_combout\ <= NOT \datapath|riscv_regfile|data~1745_combout\;
\datapath|riscv_regfile|ALT_INV_data~1741_combout\ <= NOT \datapath|riscv_regfile|data~1741_combout\;
\datapath|riscv_regfile|ALT_INV_data~1737_combout\ <= NOT \datapath|riscv_regfile|data~1737_combout\;
\datapath|riscv_regfile|ALT_INV_data~1733_combout\ <= NOT \datapath|riscv_regfile|data~1733_combout\;
\datapath|riscv_regfile|ALT_INV_data~1729_combout\ <= NOT \datapath|riscv_regfile|data~1729_combout\;
\datapath|riscv_regfile|ALT_INV_data~1725_combout\ <= NOT \datapath|riscv_regfile|data~1725_combout\;
\datapath|riscv_regfile|ALT_INV_data~1721_combout\ <= NOT \datapath|riscv_regfile|data~1721_combout\;
\datapath|riscv_regfile|ALT_INV_data~1717_combout\ <= NOT \datapath|riscv_regfile|data~1717_combout\;
\datapath|riscv_regfile|ALT_INV_data~1712_combout\ <= NOT \datapath|riscv_regfile|data~1712_combout\;
\datapath|riscv_regfile|ALT_INV_data~1708_combout\ <= NOT \datapath|riscv_regfile|data~1708_combout\;
\datapath|riscv_regfile|ALT_INV_data~1704_combout\ <= NOT \datapath|riscv_regfile|data~1704_combout\;
\datapath|riscv_regfile|ALT_INV_data~1700_combout\ <= NOT \datapath|riscv_regfile|data~1700_combout\;
\datapath|riscv_regfile|ALT_INV_data~1696_combout\ <= NOT \datapath|riscv_regfile|data~1696_combout\;
\datapath|riscv_regfile|ALT_INV_data~1692_combout\ <= NOT \datapath|riscv_regfile|data~1692_combout\;
\datapath|riscv_regfile|ALT_INV_data~1688_combout\ <= NOT \datapath|riscv_regfile|data~1688_combout\;
\datapath|riscv_regfile|ALT_INV_data~1684_combout\ <= NOT \datapath|riscv_regfile|data~1684_combout\;
\datapath|pc|ALT_INV_data\(3) <= NOT \datapath|pc|data\(3);
\datapath|riscv_regfile|ALT_INV_data~1679_combout\ <= NOT \datapath|riscv_regfile|data~1679_combout\;
\datapath|riscv_regfile|ALT_INV_data~1675_combout\ <= NOT \datapath|riscv_regfile|data~1675_combout\;
\datapath|riscv_regfile|ALT_INV_data~1671_combout\ <= NOT \datapath|riscv_regfile|data~1671_combout\;
\datapath|riscv_regfile|ALT_INV_data~1667_combout\ <= NOT \datapath|riscv_regfile|data~1667_combout\;
\datapath|riscv_regfile|ALT_INV_data~1663_combout\ <= NOT \datapath|riscv_regfile|data~1663_combout\;
\datapath|riscv_regfile|ALT_INV_data~1659_combout\ <= NOT \datapath|riscv_regfile|data~1659_combout\;
\datapath|riscv_regfile|ALT_INV_data~1655_combout\ <= NOT \datapath|riscv_regfile|data~1655_combout\;
\datapath|riscv_regfile|ALT_INV_data~1651_combout\ <= NOT \datapath|riscv_regfile|data~1651_combout\;
\datapath|pc|ALT_INV_data\(9) <= NOT \datapath|pc|data\(9);
\datapath|riscv_regfile|ALT_INV_data~1646_combout\ <= NOT \datapath|riscv_regfile|data~1646_combout\;
\datapath|riscv_regfile|ALT_INV_data~1642_combout\ <= NOT \datapath|riscv_regfile|data~1642_combout\;
\datapath|riscv_regfile|ALT_INV_data~1638_combout\ <= NOT \datapath|riscv_regfile|data~1638_combout\;
\datapath|riscv_regfile|ALT_INV_data~1634_combout\ <= NOT \datapath|riscv_regfile|data~1634_combout\;
\datapath|riscv_regfile|ALT_INV_data~1630_combout\ <= NOT \datapath|riscv_regfile|data~1630_combout\;
\datapath|riscv_regfile|ALT_INV_data~1626_combout\ <= NOT \datapath|riscv_regfile|data~1626_combout\;
\datapath|riscv_regfile|ALT_INV_data~1622_combout\ <= NOT \datapath|riscv_regfile|data~1622_combout\;
\datapath|riscv_regfile|ALT_INV_data~1618_combout\ <= NOT \datapath|riscv_regfile|data~1618_combout\;
\datapath|pc|ALT_INV_data\(11) <= NOT \datapath|pc|data\(11);
\datapath|riscv_regfile|ALT_INV_data~1613_combout\ <= NOT \datapath|riscv_regfile|data~1613_combout\;
\datapath|riscv_regfile|ALT_INV_data~1609_combout\ <= NOT \datapath|riscv_regfile|data~1609_combout\;
\datapath|riscv_regfile|ALT_INV_data~1605_combout\ <= NOT \datapath|riscv_regfile|data~1605_combout\;
\datapath|riscv_regfile|ALT_INV_data~1601_combout\ <= NOT \datapath|riscv_regfile|data~1601_combout\;
\datapath|riscv_regfile|ALT_INV_data~1597_combout\ <= NOT \datapath|riscv_regfile|data~1597_combout\;
\datapath|riscv_regfile|ALT_INV_data~1593_combout\ <= NOT \datapath|riscv_regfile|data~1593_combout\;
\datapath|riscv_regfile|ALT_INV_data~1589_combout\ <= NOT \datapath|riscv_regfile|data~1589_combout\;
\datapath|riscv_regfile|ALT_INV_data~1585_combout\ <= NOT \datapath|riscv_regfile|data~1585_combout\;
\datapath|pc|ALT_INV_data\(8) <= NOT \datapath|pc|data\(8);
\datapath|riscv_regfile|ALT_INV_data~1580_combout\ <= NOT \datapath|riscv_regfile|data~1580_combout\;
\datapath|riscv_regfile|ALT_INV_data~1576_combout\ <= NOT \datapath|riscv_regfile|data~1576_combout\;
\datapath|riscv_regfile|ALT_INV_data~1572_combout\ <= NOT \datapath|riscv_regfile|data~1572_combout\;
\datapath|riscv_regfile|ALT_INV_data~1568_combout\ <= NOT \datapath|riscv_regfile|data~1568_combout\;
\datapath|riscv_regfile|ALT_INV_data~1564_combout\ <= NOT \datapath|riscv_regfile|data~1564_combout\;
\datapath|riscv_regfile|ALT_INV_data~1560_combout\ <= NOT \datapath|riscv_regfile|data~1560_combout\;
\datapath|riscv_regfile|ALT_INV_data~1556_combout\ <= NOT \datapath|riscv_regfile|data~1556_combout\;
\datapath|riscv_regfile|ALT_INV_data~1552_combout\ <= NOT \datapath|riscv_regfile|data~1552_combout\;
\datapath|pc|ALT_INV_data\(10) <= NOT \datapath|pc|data\(10);
\datapath|riscv_regfile|ALT_INV_data~1547_combout\ <= NOT \datapath|riscv_regfile|data~1547_combout\;
\datapath|riscv_regfile|ALT_INV_data~1543_combout\ <= NOT \datapath|riscv_regfile|data~1543_combout\;
\datapath|riscv_regfile|ALT_INV_data~1539_combout\ <= NOT \datapath|riscv_regfile|data~1539_combout\;
\datapath|riscv_regfile|ALT_INV_data~1535_combout\ <= NOT \datapath|riscv_regfile|data~1535_combout\;
\datapath|riscv_regfile|ALT_INV_data~1531_combout\ <= NOT \datapath|riscv_regfile|data~1531_combout\;
\datapath|riscv_regfile|ALT_INV_data~1527_combout\ <= NOT \datapath|riscv_regfile|data~1527_combout\;
\datapath|riscv_regfile|ALT_INV_data~1523_combout\ <= NOT \datapath|riscv_regfile|data~1523_combout\;
\datapath|riscv_regfile|ALT_INV_data~1519_combout\ <= NOT \datapath|riscv_regfile|data~1519_combout\;
\datapath|pc|ALT_INV_data\(19) <= NOT \datapath|pc|data\(19);
\datapath|riscv_regfile|ALT_INV_data~1514_combout\ <= NOT \datapath|riscv_regfile|data~1514_combout\;
\datapath|riscv_regfile|ALT_INV_data~1510_combout\ <= NOT \datapath|riscv_regfile|data~1510_combout\;
\datapath|riscv_regfile|ALT_INV_data~1506_combout\ <= NOT \datapath|riscv_regfile|data~1506_combout\;
\datapath|riscv_regfile|ALT_INV_data~1502_combout\ <= NOT \datapath|riscv_regfile|data~1502_combout\;
\datapath|riscv_regfile|ALT_INV_data~1498_combout\ <= NOT \datapath|riscv_regfile|data~1498_combout\;
\datapath|riscv_regfile|ALT_INV_data~1494_combout\ <= NOT \datapath|riscv_regfile|data~1494_combout\;
\datapath|riscv_regfile|ALT_INV_data~1490_combout\ <= NOT \datapath|riscv_regfile|data~1490_combout\;
\datapath|riscv_regfile|ALT_INV_data~1486_combout\ <= NOT \datapath|riscv_regfile|data~1486_combout\;
\datapath|pc|ALT_INV_data\(17) <= NOT \datapath|pc|data\(17);
\datapath|riscv_regfile|ALT_INV_data~1481_combout\ <= NOT \datapath|riscv_regfile|data~1481_combout\;
\datapath|riscv_regfile|ALT_INV_data~1477_combout\ <= NOT \datapath|riscv_regfile|data~1477_combout\;
\datapath|riscv_regfile|ALT_INV_data~1473_combout\ <= NOT \datapath|riscv_regfile|data~1473_combout\;
\datapath|riscv_regfile|ALT_INV_data~1469_combout\ <= NOT \datapath|riscv_regfile|data~1469_combout\;
\datapath|riscv_regfile|ALT_INV_data~1465_combout\ <= NOT \datapath|riscv_regfile|data~1465_combout\;
\datapath|riscv_regfile|ALT_INV_data~1461_combout\ <= NOT \datapath|riscv_regfile|data~1461_combout\;
\datapath|riscv_regfile|ALT_INV_data~1457_combout\ <= NOT \datapath|riscv_regfile|data~1457_combout\;
\datapath|riscv_regfile|ALT_INV_data~1453_combout\ <= NOT \datapath|riscv_regfile|data~1453_combout\;
\datapath|pc|ALT_INV_data\(18) <= NOT \datapath|pc|data\(18);
\datapath|riscv_regfile|ALT_INV_data~1448_combout\ <= NOT \datapath|riscv_regfile|data~1448_combout\;
\datapath|riscv_regfile|ALT_INV_data~1444_combout\ <= NOT \datapath|riscv_regfile|data~1444_combout\;
\datapath|riscv_regfile|ALT_INV_data~1440_combout\ <= NOT \datapath|riscv_regfile|data~1440_combout\;
\datapath|riscv_regfile|ALT_INV_data~1436_combout\ <= NOT \datapath|riscv_regfile|data~1436_combout\;
\datapath|riscv_regfile|ALT_INV_data~1432_combout\ <= NOT \datapath|riscv_regfile|data~1432_combout\;
\datapath|riscv_regfile|ALT_INV_data~1428_combout\ <= NOT \datapath|riscv_regfile|data~1428_combout\;
\datapath|riscv_regfile|ALT_INV_data~1424_combout\ <= NOT \datapath|riscv_regfile|data~1424_combout\;
\datapath|riscv_regfile|ALT_INV_data~1420_combout\ <= NOT \datapath|riscv_regfile|data~1420_combout\;
\datapath|pc|ALT_INV_data\(16) <= NOT \datapath|pc|data\(16);
\datapath|riscv_regfile|ALT_INV_data~1415_combout\ <= NOT \datapath|riscv_regfile|data~1415_combout\;
\datapath|riscv_regfile|ALT_INV_data~1411_combout\ <= NOT \datapath|riscv_regfile|data~1411_combout\;
\datapath|riscv_regfile|ALT_INV_data~1407_combout\ <= NOT \datapath|riscv_regfile|data~1407_combout\;
\datapath|riscv_regfile|ALT_INV_data~1403_combout\ <= NOT \datapath|riscv_regfile|data~1403_combout\;
\datapath|riscv_regfile|ALT_INV_data~1399_combout\ <= NOT \datapath|riscv_regfile|data~1399_combout\;
\datapath|riscv_regfile|ALT_INV_data~1395_combout\ <= NOT \datapath|riscv_regfile|data~1395_combout\;
\datapath|riscv_regfile|ALT_INV_data~1391_combout\ <= NOT \datapath|riscv_regfile|data~1391_combout\;
\datapath|riscv_regfile|ALT_INV_data~1387_combout\ <= NOT \datapath|riscv_regfile|data~1387_combout\;
\datapath|pc|ALT_INV_data\(21) <= NOT \datapath|pc|data\(21);
\datapath|riscv_regfile|ALT_INV_data~1382_combout\ <= NOT \datapath|riscv_regfile|data~1382_combout\;
\datapath|riscv_regfile|ALT_INV_data~1378_combout\ <= NOT \datapath|riscv_regfile|data~1378_combout\;
\datapath|riscv_regfile|ALT_INV_data~1374_combout\ <= NOT \datapath|riscv_regfile|data~1374_combout\;
\datapath|riscv_regfile|ALT_INV_data~1370_combout\ <= NOT \datapath|riscv_regfile|data~1370_combout\;
\datapath|riscv_regfile|ALT_INV_data~1366_combout\ <= NOT \datapath|riscv_regfile|data~1366_combout\;
\datapath|riscv_regfile|ALT_INV_data~1362_combout\ <= NOT \datapath|riscv_regfile|data~1362_combout\;
\datapath|riscv_regfile|ALT_INV_data~1358_combout\ <= NOT \datapath|riscv_regfile|data~1358_combout\;
\datapath|riscv_regfile|ALT_INV_data~1354_combout\ <= NOT \datapath|riscv_regfile|data~1354_combout\;
\datapath|pc|ALT_INV_data\(23) <= NOT \datapath|pc|data\(23);
\datapath|riscv_regfile|ALT_INV_data~1349_combout\ <= NOT \datapath|riscv_regfile|data~1349_combout\;
\datapath|riscv_regfile|ALT_INV_data~1345_combout\ <= NOT \datapath|riscv_regfile|data~1345_combout\;
\datapath|riscv_regfile|ALT_INV_data~1341_combout\ <= NOT \datapath|riscv_regfile|data~1341_combout\;
\datapath|riscv_regfile|ALT_INV_data~1337_combout\ <= NOT \datapath|riscv_regfile|data~1337_combout\;
\datapath|riscv_regfile|ALT_INV_data~1333_combout\ <= NOT \datapath|riscv_regfile|data~1333_combout\;
\datapath|riscv_regfile|ALT_INV_data~1329_combout\ <= NOT \datapath|riscv_regfile|data~1329_combout\;
\datapath|riscv_regfile|ALT_INV_data~1325_combout\ <= NOT \datapath|riscv_regfile|data~1325_combout\;
\datapath|riscv_regfile|ALT_INV_data~1321_combout\ <= NOT \datapath|riscv_regfile|data~1321_combout\;
\datapath|pc|ALT_INV_data\(20) <= NOT \datapath|pc|data\(20);
\datapath|riscv_regfile|ALT_INV_data~1316_combout\ <= NOT \datapath|riscv_regfile|data~1316_combout\;
\datapath|riscv_regfile|ALT_INV_data~1312_combout\ <= NOT \datapath|riscv_regfile|data~1312_combout\;
\datapath|riscv_regfile|ALT_INV_data~1308_combout\ <= NOT \datapath|riscv_regfile|data~1308_combout\;
\datapath|riscv_regfile|ALT_INV_data~1304_combout\ <= NOT \datapath|riscv_regfile|data~1304_combout\;
\datapath|riscv_regfile|ALT_INV_data~1300_combout\ <= NOT \datapath|riscv_regfile|data~1300_combout\;
\datapath|riscv_regfile|ALT_INV_data~1296_combout\ <= NOT \datapath|riscv_regfile|data~1296_combout\;
\datapath|riscv_regfile|ALT_INV_data~1292_combout\ <= NOT \datapath|riscv_regfile|data~1292_combout\;
\datapath|riscv_regfile|ALT_INV_data~1288_combout\ <= NOT \datapath|riscv_regfile|data~1288_combout\;
\datapath|pc|ALT_INV_data\(22) <= NOT \datapath|pc|data\(22);
\datapath|riscv_regfile|ALT_INV_data~1283_combout\ <= NOT \datapath|riscv_regfile|data~1283_combout\;
\datapath|riscv_regfile|ALT_INV_data~1279_combout\ <= NOT \datapath|riscv_regfile|data~1279_combout\;
\datapath|riscv_regfile|ALT_INV_data~1275_combout\ <= NOT \datapath|riscv_regfile|data~1275_combout\;
\datapath|riscv_regfile|ALT_INV_data~1271_combout\ <= NOT \datapath|riscv_regfile|data~1271_combout\;
\datapath|riscv_regfile|ALT_INV_data~1267_combout\ <= NOT \datapath|riscv_regfile|data~1267_combout\;
\datapath|riscv_regfile|ALT_INV_data~1263_combout\ <= NOT \datapath|riscv_regfile|data~1263_combout\;
\datapath|riscv_regfile|ALT_INV_data~1259_combout\ <= NOT \datapath|riscv_regfile|data~1259_combout\;
\datapath|riscv_regfile|ALT_INV_data~1255_combout\ <= NOT \datapath|riscv_regfile|data~1255_combout\;
\datapath|pc|ALT_INV_data\(25) <= NOT \datapath|pc|data\(25);
\datapath|riscv_regfile|ALT_INV_data~1250_combout\ <= NOT \datapath|riscv_regfile|data~1250_combout\;
\datapath|riscv_regfile|ALT_INV_data~1246_combout\ <= NOT \datapath|riscv_regfile|data~1246_combout\;
\datapath|riscv_regfile|ALT_INV_data~1242_combout\ <= NOT \datapath|riscv_regfile|data~1242_combout\;
\datapath|riscv_regfile|ALT_INV_data~1238_combout\ <= NOT \datapath|riscv_regfile|data~1238_combout\;
\datapath|riscv_regfile|ALT_INV_data~1234_combout\ <= NOT \datapath|riscv_regfile|data~1234_combout\;
\datapath|riscv_regfile|ALT_INV_data~1230_combout\ <= NOT \datapath|riscv_regfile|data~1230_combout\;
\datapath|riscv_regfile|ALT_INV_data~1226_combout\ <= NOT \datapath|riscv_regfile|data~1226_combout\;
\datapath|riscv_regfile|ALT_INV_data~1222_combout\ <= NOT \datapath|riscv_regfile|data~1222_combout\;
\datapath|pc|ALT_INV_data\(27) <= NOT \datapath|pc|data\(27);
\datapath|riscv_regfile|ALT_INV_data~1217_combout\ <= NOT \datapath|riscv_regfile|data~1217_combout\;
\datapath|riscv_regfile|ALT_INV_data~1213_combout\ <= NOT \datapath|riscv_regfile|data~1213_combout\;
\datapath|riscv_regfile|ALT_INV_data~1209_combout\ <= NOT \datapath|riscv_regfile|data~1209_combout\;
\datapath|riscv_regfile|ALT_INV_data~1205_combout\ <= NOT \datapath|riscv_regfile|data~1205_combout\;
\datapath|riscv_regfile|ALT_INV_data~1201_combout\ <= NOT \datapath|riscv_regfile|data~1201_combout\;
\datapath|riscv_regfile|ALT_INV_data~1197_combout\ <= NOT \datapath|riscv_regfile|data~1197_combout\;
\datapath|riscv_regfile|ALT_INV_data~1193_combout\ <= NOT \datapath|riscv_regfile|data~1193_combout\;
\datapath|riscv_regfile|ALT_INV_data~1189_combout\ <= NOT \datapath|riscv_regfile|data~1189_combout\;
\datapath|pc|ALT_INV_data\(24) <= NOT \datapath|pc|data\(24);
\datapath|riscv_regfile|ALT_INV_data~1184_combout\ <= NOT \datapath|riscv_regfile|data~1184_combout\;
\datapath|riscv_regfile|ALT_INV_data~1180_combout\ <= NOT \datapath|riscv_regfile|data~1180_combout\;
\datapath|riscv_regfile|ALT_INV_data~1176_combout\ <= NOT \datapath|riscv_regfile|data~1176_combout\;
\datapath|riscv_regfile|ALT_INV_data~1172_combout\ <= NOT \datapath|riscv_regfile|data~1172_combout\;
\datapath|riscv_regfile|ALT_INV_data~1168_combout\ <= NOT \datapath|riscv_regfile|data~1168_combout\;
\datapath|riscv_regfile|ALT_INV_data~1164_combout\ <= NOT \datapath|riscv_regfile|data~1164_combout\;
\datapath|riscv_regfile|ALT_INV_data~1160_combout\ <= NOT \datapath|riscv_regfile|data~1160_combout\;
\datapath|riscv_regfile|ALT_INV_data~1156_combout\ <= NOT \datapath|riscv_regfile|data~1156_combout\;
\datapath|pc|ALT_INV_data\(26) <= NOT \datapath|pc|data\(26);
\datapath|riscv_regfile|ALT_INV_data~1151_combout\ <= NOT \datapath|riscv_regfile|data~1151_combout\;
\datapath|riscv_regfile|ALT_INV_data~1147_combout\ <= NOT \datapath|riscv_regfile|data~1147_combout\;
\datapath|riscv_regfile|ALT_INV_data~1143_combout\ <= NOT \datapath|riscv_regfile|data~1143_combout\;
\datapath|riscv_regfile|ALT_INV_data~1139_combout\ <= NOT \datapath|riscv_regfile|data~1139_combout\;
\datapath|riscv_regfile|ALT_INV_data~1135_combout\ <= NOT \datapath|riscv_regfile|data~1135_combout\;
\datapath|riscv_regfile|ALT_INV_data~1131_combout\ <= NOT \datapath|riscv_regfile|data~1131_combout\;
\datapath|riscv_regfile|ALT_INV_data~1127_combout\ <= NOT \datapath|riscv_regfile|data~1127_combout\;
\datapath|riscv_regfile|ALT_INV_data~1123_combout\ <= NOT \datapath|riscv_regfile|data~1123_combout\;
\datapath|pc|ALT_INV_data\(31) <= NOT \datapath|pc|data\(31);
\datapath|riscv_regfile|ALT_INV_data~1118_combout\ <= NOT \datapath|riscv_regfile|data~1118_combout\;
\datapath|riscv_regfile|ALT_INV_data~1114_combout\ <= NOT \datapath|riscv_regfile|data~1114_combout\;
\datapath|riscv_regfile|ALT_INV_data~1110_combout\ <= NOT \datapath|riscv_regfile|data~1110_combout\;
\datapath|riscv_regfile|ALT_INV_data~1106_combout\ <= NOT \datapath|riscv_regfile|data~1106_combout\;
\datapath|riscv_regfile|ALT_INV_data~1102_combout\ <= NOT \datapath|riscv_regfile|data~1102_combout\;
\datapath|riscv_regfile|ALT_INV_data~1098_combout\ <= NOT \datapath|riscv_regfile|data~1098_combout\;
\datapath|riscv_regfile|ALT_INV_data~1094_combout\ <= NOT \datapath|riscv_regfile|data~1094_combout\;
\datapath|riscv_regfile|ALT_INV_data~1090_combout\ <= NOT \datapath|riscv_regfile|data~1090_combout\;
\datapath|pc|ALT_INV_data\(29) <= NOT \datapath|pc|data\(29);
\datapath|riscv_regfile|ALT_INV_data~1085_combout\ <= NOT \datapath|riscv_regfile|data~1085_combout\;
\datapath|riscv_regfile|ALT_INV_data~1081_combout\ <= NOT \datapath|riscv_regfile|data~1081_combout\;
\datapath|riscv_regfile|ALT_INV_data~1077_combout\ <= NOT \datapath|riscv_regfile|data~1077_combout\;
\datapath|riscv_regfile|ALT_INV_data~1073_combout\ <= NOT \datapath|riscv_regfile|data~1073_combout\;
\datapath|riscv_regfile|ALT_INV_data~1069_combout\ <= NOT \datapath|riscv_regfile|data~1069_combout\;
\datapath|riscv_regfile|ALT_INV_data~1065_combout\ <= NOT \datapath|riscv_regfile|data~1065_combout\;
\datapath|riscv_regfile|ALT_INV_data~1061_combout\ <= NOT \datapath|riscv_regfile|data~1061_combout\;
\datapath|riscv_regfile|ALT_INV_data~1057_combout\ <= NOT \datapath|riscv_regfile|data~1057_combout\;
\datapath|pc|ALT_INV_data\(30) <= NOT \datapath|pc|data\(30);
\datapath|riscv_regfile|ALT_INV_data~1052_combout\ <= NOT \datapath|riscv_regfile|data~1052_combout\;
\datapath|riscv_regfile|ALT_INV_data~1048_combout\ <= NOT \datapath|riscv_regfile|data~1048_combout\;
\datapath|riscv_regfile|ALT_INV_data~1044_combout\ <= NOT \datapath|riscv_regfile|data~1044_combout\;
\datapath|riscv_regfile|ALT_INV_data~1040_combout\ <= NOT \datapath|riscv_regfile|data~1040_combout\;
\datapath|riscv_regfile|ALT_INV_data~1036_combout\ <= NOT \datapath|riscv_regfile|data~1036_combout\;
\datapath|riscv_regfile|ALT_INV_data~1032_combout\ <= NOT \datapath|riscv_regfile|data~1032_combout\;
\datapath|riscv_regfile|ALT_INV_data~1028_combout\ <= NOT \datapath|riscv_regfile|data~1028_combout\;
\datapath|riscv_regfile|ALT_INV_data~1024_combout\ <= NOT \datapath|riscv_regfile|data~1024_combout\;
\datapath|pc|ALT_INV_data\(28) <= NOT \datapath|pc|data\(28);
\datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[6]~44DUPLICATE_combout\;
\datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\ <= NOT \datapath|regfilemux|f[12]~41DUPLICATE_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~6DUPLICATE_combout\ <= NOT \datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~51DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_Selector17~4DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~33DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~25DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_Selector25~3DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~15DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~37DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_Selector26~3DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|Selector26~3DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~35DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~32DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_Selector29~3DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|Selector29~3DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|Selector30~7DUPLICATE_combout\;
\datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\ <= NOT \datapath|alumux1|f[16]~16DUPLICATE_combout\;
\datapath|alumux1|ALT_INV_f[6]~12DUPLICATE_combout\ <= NOT \datapath|alumux1|f[6]~12DUPLICATE_combout\;
\datapath|riscv_regfile|ALT_INV_data~1980DUPLICATE_combout\ <= NOT \datapath|riscv_regfile|data~1980DUPLICATE_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~8DUPLICATE_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\;
\datapath|riscv_regfile|ALT_INV_data~1782DUPLICATE_combout\ <= NOT \datapath|riscv_regfile|data~1782DUPLICATE_combout\;
\datapath|alumux1|ALT_INV_f[1]~5DUPLICATE_combout\ <= NOT \datapath|alumux1|f[1]~5DUPLICATE_combout\;
\datapath|riscv_regfile|ALT_INV_data~1650DUPLICATE_combout\ <= NOT \datapath|riscv_regfile|data~1650DUPLICATE_combout\;
\datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\ <= NOT \datapath|alumux1|f[8]~1DUPLICATE_combout\;
\ALT_INV_mem_rdata[5]~input_o\ <= NOT \mem_rdata[5]~input_o\;
\ALT_INV_mem_rdata[6]~input_o\ <= NOT \mem_rdata[6]~input_o\;
\ALT_INV_mem_rdata[1]~input_o\ <= NOT \mem_rdata[1]~input_o\;
\ALT_INV_mem_rdata[3]~input_o\ <= NOT \mem_rdata[3]~input_o\;
\ALT_INV_mem_rdata[9]~input_o\ <= NOT \mem_rdata[9]~input_o\;
\ALT_INV_mem_rdata[31]~input_o\ <= NOT \mem_rdata[31]~input_o\;
\ALT_INV_mem_rdata[29]~input_o\ <= NOT \mem_rdata[29]~input_o\;
\ALT_INV_mem_rdata[15]~input_o\ <= NOT \mem_rdata[15]~input_o\;
\ALT_INV_mem_rdata[16]~input_o\ <= NOT \mem_rdata[16]~input_o\;
\ALT_INV_mem_rdata[17]~input_o\ <= NOT \mem_rdata[17]~input_o\;
\ALT_INV_mem_rdata[28]~input_o\ <= NOT \mem_rdata[28]~input_o\;
\ALT_INV_mem_resp~input_o\ <= NOT \mem_resp~input_o\;
\datapath|riscv_ALU|ALT_INV_Selector0~4_combout\ <= NOT \datapath|riscv_ALU|Selector0~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector12~5_combout\ <= NOT \datapath|riscv_ALU|Selector12~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector13~4_combout\ <= NOT \datapath|riscv_ALU|Selector13~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector14~4_combout\ <= NOT \datapath|riscv_ALU|Selector14~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~7_combout\ <= NOT \datapath|riscv_ALU|Selector1~7_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~6_combout\ <= NOT \datapath|riscv_ALU|Selector2~6_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~6_combout\ <= NOT \datapath|riscv_ALU|Selector3~6_combout\;
\datapath|riscv_ALU|ALT_INV_Selector4~5_combout\ <= NOT \datapath|riscv_ALU|Selector4~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector5~5_combout\ <= NOT \datapath|riscv_ALU|Selector5~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector6~5_combout\ <= NOT \datapath|riscv_ALU|Selector6~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~9_combout\ <= NOT \datapath|riscv_ALU|Selector7~9_combout\;
\datapath|riscv_ALU|ALT_INV_Selector8~5_combout\ <= NOT \datapath|riscv_ALU|Selector8~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector9~5_combout\ <= NOT \datapath|riscv_ALU|Selector9~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector10~5_combout\ <= NOT \datapath|riscv_ALU|Selector10~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~6_combout\ <= NOT \datapath|riscv_ALU|Selector11~6_combout\;
\control|ALT_INV_Equal5~0_combout\ <= NOT \control|Equal5~0_combout\;
\control|ALT_INV_Equal4~0_combout\ <= NOT \control|Equal4~0_combout\;
\control|ALT_INV_Selector13~0_combout\ <= NOT \control|Selector13~0_combout\;
\datapath|regfilemux|ALT_INV_f[5]~47_combout\ <= NOT \datapath|regfilemux|f[5]~47_combout\;
\datapath|riscv_MDR|ALT_INV_data\(5) <= NOT \datapath|riscv_MDR|data\(5);
\datapath|regfilemux|ALT_INV_f[7]~46_combout\ <= NOT \datapath|regfilemux|f[7]~46_combout\;
\datapath|regfilemux|ALT_INV_f[4]~45_combout\ <= NOT \datapath|regfilemux|f[4]~45_combout\;
\datapath|riscv_MDR|ALT_INV_data\(4) <= NOT \datapath|riscv_MDR|data\(4);
\datapath|regfilemux|ALT_INV_f[6]~44_combout\ <= NOT \datapath|regfilemux|f[6]~44_combout\;
\datapath|riscv_MDR|ALT_INV_data\(6) <= NOT \datapath|riscv_MDR|data\(6);
\datapath|regfilemux|ALT_INV_f[13]~43_combout\ <= NOT \datapath|regfilemux|f[13]~43_combout\;
\datapath|riscv_MDR|ALT_INV_data\(13) <= NOT \datapath|riscv_MDR|data\(13);
\datapath|regfilemux|ALT_INV_f[15]~42_combout\ <= NOT \datapath|regfilemux|f[15]~42_combout\;
\datapath|regfilemux|ALT_INV_f[12]~41_combout\ <= NOT \datapath|regfilemux|f[12]~41_combout\;
\datapath|regfilemux|ALT_INV_f[14]~40_combout\ <= NOT \datapath|regfilemux|f[14]~40_combout\;
\datapath|riscv_MDR|ALT_INV_data\(14) <= NOT \datapath|riscv_MDR|data\(14);
\datapath|regfilemux|ALT_INV_f[0]~39_combout\ <= NOT \datapath|regfilemux|f[0]~39_combout\;
\datapath|regfilemux|ALT_INV_f[0]~38_combout\ <= NOT \datapath|regfilemux|f[0]~38_combout\;
\datapath|riscv_MDR|ALT_INV_data\(0) <= NOT \datapath|riscv_MDR|data\(0);
\datapath|regfilemux|ALT_INV_f[2]~37_combout\ <= NOT \datapath|regfilemux|f[2]~37_combout\;
\datapath|riscv_MDR|ALT_INV_data\(2) <= NOT \datapath|riscv_MDR|data\(2);
\datapath|regfilemux|ALT_INV_f[1]~36_combout\ <= NOT \datapath|regfilemux|f[1]~36_combout\;
\datapath|riscv_MDR|ALT_INV_data\(1) <= NOT \datapath|riscv_MDR|data\(1);
\datapath|regfilemux|ALT_INV_f[3]~35_combout\ <= NOT \datapath|regfilemux|f[3]~35_combout\;
\datapath|riscv_MDR|ALT_INV_data\(3) <= NOT \datapath|riscv_MDR|data\(3);
\datapath|regfilemux|ALT_INV_f[9]~34_combout\ <= NOT \datapath|regfilemux|f[9]~34_combout\;
\datapath|regfilemux|ALT_INV_f[11]~33_combout\ <= NOT \datapath|regfilemux|f[11]~33_combout\;
\datapath|regfilemux|ALT_INV_f[8]~32_combout\ <= NOT \datapath|regfilemux|f[8]~32_combout\;
\datapath|regfilemux|ALT_INV_f[10]~31_combout\ <= NOT \datapath|regfilemux|f[10]~31_combout\;
\datapath|regfilemux|ALT_INV_f[19]~30_combout\ <= NOT \datapath|regfilemux|f[19]~30_combout\;
\datapath|regfilemux|ALT_INV_f[19]~29_combout\ <= NOT \datapath|regfilemux|f[19]~29_combout\;
\datapath|regfilemux|ALT_INV_f[17]~28_combout\ <= NOT \datapath|regfilemux|f[17]~28_combout\;
\datapath|regfilemux|ALT_INV_f[17]~27_combout\ <= NOT \datapath|regfilemux|f[17]~27_combout\;
\datapath|regfilemux|ALT_INV_f[18]~26_combout\ <= NOT \datapath|regfilemux|f[18]~26_combout\;
\datapath|regfilemux|ALT_INV_f[18]~25_combout\ <= NOT \datapath|regfilemux|f[18]~25_combout\;
\datapath|regfilemux|ALT_INV_f[16]~24_combout\ <= NOT \datapath|regfilemux|f[16]~24_combout\;
\datapath|regfilemux|ALT_INV_f[21]~23_combout\ <= NOT \datapath|regfilemux|f[21]~23_combout\;
\datapath|regfilemux|ALT_INV_f[21]~22_combout\ <= NOT \datapath|regfilemux|f[21]~22_combout\;
\datapath|regfilemux|ALT_INV_f[23]~21_combout\ <= NOT \datapath|regfilemux|f[23]~21_combout\;
\datapath|regfilemux|ALT_INV_f[23]~20_combout\ <= NOT \datapath|regfilemux|f[23]~20_combout\;
\datapath|regfilemux|ALT_INV_f[20]~19_combout\ <= NOT \datapath|regfilemux|f[20]~19_combout\;
\datapath|regfilemux|ALT_INV_f[20]~18_combout\ <= NOT \datapath|regfilemux|f[20]~18_combout\;
\datapath|regfilemux|ALT_INV_f[22]~17_combout\ <= NOT \datapath|regfilemux|f[22]~17_combout\;
\datapath|regfilemux|ALT_INV_f[22]~16_combout\ <= NOT \datapath|regfilemux|f[22]~16_combout\;
\datapath|regfilemux|ALT_INV_f[25]~15_combout\ <= NOT \datapath|regfilemux|f[25]~15_combout\;
\datapath|regfilemux|ALT_INV_f[25]~14_combout\ <= NOT \datapath|regfilemux|f[25]~14_combout\;
\datapath|riscv_MDR|ALT_INV_data\(25) <= NOT \datapath|riscv_MDR|data\(25);
\datapath|regfilemux|ALT_INV_f[27]~13_combout\ <= NOT \datapath|regfilemux|f[27]~13_combout\;
\datapath|regfilemux|ALT_INV_f[27]~12_combout\ <= NOT \datapath|regfilemux|f[27]~12_combout\;
\datapath|riscv_MDR|ALT_INV_data\(27) <= NOT \datapath|riscv_MDR|data\(27);
\datapath|regfilemux|ALT_INV_f[24]~11_combout\ <= NOT \datapath|regfilemux|f[24]~11_combout\;
\datapath|regfilemux|ALT_INV_f[24]~10_combout\ <= NOT \datapath|regfilemux|f[24]~10_combout\;
\datapath|regfilemux|ALT_INV_f[26]~9_combout\ <= NOT \datapath|regfilemux|f[26]~9_combout\;
\datapath|regfilemux|ALT_INV_f[26]~8_combout\ <= NOT \datapath|regfilemux|f[26]~8_combout\;
\datapath|riscv_MDR|ALT_INV_data\(26) <= NOT \datapath|riscv_MDR|data\(26);
\datapath|riscv_MDR|ALT_INV_data\(22) <= NOT \datapath|riscv_MDR|data\(22);
\datapath|riscv_MDR|ALT_INV_data\(9) <= NOT \datapath|riscv_MDR|data\(9);
\datapath|regfilemux|ALT_INV_f[31]~7_combout\ <= NOT \datapath|regfilemux|f[31]~7_combout\;
\datapath|riscv_MDR|ALT_INV_data\(31) <= NOT \datapath|riscv_MDR|data\(31);
\datapath|regfilemux|ALT_INV_f[29]~6_combout\ <= NOT \datapath|regfilemux|f[29]~6_combout\;
\datapath|regfilemux|ALT_INV_f[29]~5_combout\ <= NOT \datapath|regfilemux|f[29]~5_combout\;
\datapath|riscv_MDR|ALT_INV_data\(29) <= NOT \datapath|riscv_MDR|data\(29);
\datapath|regfilemux|ALT_INV_f[30]~4_combout\ <= NOT \datapath|regfilemux|f[30]~4_combout\;
\datapath|regfilemux|ALT_INV_f[30]~3_combout\ <= NOT \datapath|regfilemux|f[30]~3_combout\;
\datapath|riscv_MDR|ALT_INV_data\(30) <= NOT \datapath|riscv_MDR|data\(30);
\datapath|riscv_MDR|ALT_INV_data\(19) <= NOT \datapath|riscv_MDR|data\(19);
\datapath|riscv_MDR|ALT_INV_data\(18) <= NOT \datapath|riscv_MDR|data\(18);
\datapath|riscv_regfile|ALT_INV_data~2103_combout\ <= NOT \datapath|riscv_regfile|data~2103_combout\;
\datapath|riscv_regfile|ALT_INV_data~2099_combout\ <= NOT \datapath|riscv_regfile|data~2099_combout\;
\datapath|riscv_regfile|ALT_INV_data~2094_combout\ <= NOT \datapath|riscv_regfile|data~2094_combout\;
\datapath|riscv_MDR|ALT_INV_data\(15) <= NOT \datapath|riscv_MDR|data\(15);
\datapath|riscv_MDR|ALT_INV_data\(16) <= NOT \datapath|riscv_MDR|data\(16);
\datapath|riscv_MDR|ALT_INV_data\(17) <= NOT \datapath|riscv_MDR|data\(17);
\datapath|riscv_regfile|ALT_INV_data~2084_combout\ <= NOT \datapath|riscv_regfile|data~2084_combout\;
\datapath|riscv_regfile|ALT_INV_data~2082_combout\ <= NOT \datapath|riscv_regfile|data~2082_combout\;
\datapath|riscv_regfile|ALT_INV_data~2081_combout\ <= NOT \datapath|riscv_regfile|data~2081_combout\;
\control|ALT_INV_state.s_imm~q\ <= NOT \control|state.s_imm~q\;
\datapath|riscv_regfile|ALT_INV_data~2080_combout\ <= NOT \datapath|riscv_regfile|data~2080_combout\;
\datapath|regfilemux|ALT_INV_f[28]~2_combout\ <= NOT \datapath|regfilemux|f[28]~2_combout\;
\datapath|regfilemux|ALT_INV_f[28]~1_combout\ <= NOT \datapath|regfilemux|f[28]~1_combout\;
\datapath|riscv_MDR|ALT_INV_data\(28) <= NOT \datapath|riscv_MDR|data\(28);
\datapath|regfilemux|ALT_INV_f[31]~0_combout\ <= NOT \datapath|regfilemux|f[31]~0_combout\;
\control|ALT_INV_state.s_LUI~q\ <= NOT \control|state.s_LUI~q\;
\control|ALT_INV_state.s_ldr2~q\ <= NOT \control|state.s_ldr2~q\;
\datapath|riscv_MDR|ALT_INV_data\(21) <= NOT \datapath|riscv_MDR|data\(21);
\datapath|riscv_MDR|ALT_INV_data\(8) <= NOT \datapath|riscv_MDR|data\(8);
\datapath|riscv_MDR|ALT_INV_data\(7) <= NOT \datapath|riscv_MDR|data\(7);
\datapath|riscv_MDR|ALT_INV_data\(20) <= NOT \datapath|riscv_MDR|data\(20);
\datapath|riscv_MDR|ALT_INV_data\(23) <= NOT \datapath|riscv_MDR|data\(23);
\datapath|riscv_MDR|ALT_INV_data\(10) <= NOT \datapath|riscv_MDR|data\(10);
\datapath|riscv_MDR|ALT_INV_data\(24) <= NOT \datapath|riscv_MDR|data\(24);
\datapath|riscv_MDR|ALT_INV_data\(11) <= NOT \datapath|riscv_MDR|data\(11);
\control|ALT_INV_Equal2~2_combout\ <= NOT \control|Equal2~2_combout\;
\datapath|riscv_MDR|ALT_INV_data\(12) <= NOT \datapath|riscv_MDR|data\(12);
\datapath|riscv_CMP|ALT_INV_LessThan1~28_combout\ <= NOT \datapath|riscv_CMP|LessThan1~28_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~10_combout\ <= NOT \datapath|riscv_CMP|br_en~10_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~9_combout\ <= NOT \datapath|riscv_CMP|br_en~9_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~8_combout\ <= NOT \datapath|riscv_CMP|br_en~8_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~7_combout\ <= NOT \datapath|riscv_CMP|br_en~7_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~27_combout\ <= NOT \datapath|riscv_CMP|LessThan1~27_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~26_combout\ <= NOT \datapath|riscv_CMP|LessThan1~26_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~25_combout\ <= NOT \datapath|riscv_CMP|LessThan1~25_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~24_combout\ <= NOT \datapath|riscv_CMP|LessThan1~24_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~23_combout\ <= NOT \datapath|riscv_CMP|LessThan1~23_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~6_combout\ <= NOT \datapath|riscv_CMP|br_en~6_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~22_combout\ <= NOT \datapath|riscv_CMP|LessThan1~22_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~21_combout\ <= NOT \datapath|riscv_CMP|LessThan1~21_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~20_combout\ <= NOT \datapath|riscv_CMP|LessThan1~20_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~19_combout\ <= NOT \datapath|riscv_CMP|LessThan1~19_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~18_combout\ <= NOT \datapath|riscv_CMP|LessThan1~18_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~17_combout\ <= NOT \datapath|riscv_CMP|LessThan1~17_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~16_combout\ <= NOT \datapath|riscv_CMP|LessThan1~16_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~15_combout\ <= NOT \datapath|riscv_CMP|LessThan1~15_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~5_combout\ <= NOT \datapath|riscv_CMP|br_en~5_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~14_combout\ <= NOT \datapath|riscv_CMP|LessThan1~14_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~13_combout\ <= NOT \datapath|riscv_CMP|LessThan1~13_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~12_combout\ <= NOT \datapath|riscv_CMP|LessThan1~12_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~11_combout\ <= NOT \datapath|riscv_CMP|LessThan1~11_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~10_combout\ <= NOT \datapath|riscv_CMP|LessThan1~10_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~9_combout\ <= NOT \datapath|riscv_CMP|LessThan1~9_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~8_combout\ <= NOT \datapath|riscv_CMP|LessThan1~8_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~7_combout\ <= NOT \datapath|riscv_CMP|LessThan1~7_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~4_combout\ <= NOT \datapath|riscv_CMP|br_en~4_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~6_combout\ <= NOT \datapath|riscv_CMP|LessThan1~6_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~5_combout\ <= NOT \datapath|riscv_CMP|Equal0~5_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~3_combout\ <= NOT \datapath|riscv_CMP|br_en~3_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~5_combout\ <= NOT \datapath|riscv_CMP|LessThan1~5_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~4_combout\ <= NOT \datapath|riscv_CMP|LessThan1~4_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~3_combout\ <= NOT \datapath|riscv_CMP|LessThan1~3_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~2_combout\ <= NOT \datapath|riscv_CMP|br_en~2_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~2_combout\ <= NOT \datapath|riscv_CMP|LessThan1~2_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~1_combout\ <= NOT \datapath|riscv_CMP|LessThan1~1_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~4_combout\ <= NOT \datapath|riscv_CMP|Equal0~4_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~1_combout\ <= NOT \datapath|riscv_CMP|br_en~1_combout\;
\datapath|riscv_CMP|ALT_INV_LessThan1~0_combout\ <= NOT \datapath|riscv_CMP|LessThan1~0_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~3_combout\ <= NOT \datapath|riscv_CMP|Equal0~3_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~2_combout\ <= NOT \datapath|riscv_CMP|Equal0~2_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~1_combout\ <= NOT \datapath|riscv_CMP|Equal0~1_combout\;
\datapath|riscv_CMP|ALT_INV_Equal0~0_combout\ <= NOT \datapath|riscv_CMP|Equal0~0_combout\;
\datapath|riscv_CMP|ALT_INV_br_en~0_combout\ <= NOT \datapath|riscv_CMP|br_en~0_combout\;
\control|ALT_INV_cmpmux_sel~0_combout\ <= NOT \control|cmpmux_sel~0_combout\;
\control|ALT_INV_state.s_SLTIU~q\ <= NOT \control|state.s_SLTIU~q\;
\control|ALT_INV_state.s_SLTI~q\ <= NOT \control|state.s_SLTI~q\;
\control|ALT_INV_Equal3~0_combout\ <= NOT \control|Equal3~0_combout\;
\control|ALT_INV_Equal6~0_combout\ <= NOT \control|Equal6~0_combout\;
\datapath|riscv_ir|ALT_INV_data\(2) <= NOT \datapath|riscv_ir|data\(2);
\datapath|riscv_ir|ALT_INV_data\(4) <= NOT \datapath|riscv_ir|data\(4);
\control|ALT_INV_Equal2~1_combout\ <= NOT \control|Equal2~1_combout\;
\control|ALT_INV_Equal2~0_combout\ <= NOT \control|Equal2~0_combout\;
\datapath|riscv_ir|ALT_INV_data\(0) <= NOT \datapath|riscv_ir|data\(0);
\datapath|riscv_ir|ALT_INV_data\(1) <= NOT \datapath|riscv_ir|data\(1);
\datapath|riscv_ir|ALT_INV_data\(3) <= NOT \datapath|riscv_ir|data\(3);
\datapath|riscv_ir|ALT_INV_data\(6) <= NOT \datapath|riscv_ir|data\(6);
\datapath|riscv_ir|ALT_INV_data\(5) <= NOT \datapath|riscv_ir|data\(5);
\control|ALT_INV_WideOr15~0_combout\ <= NOT \control|WideOr15~0_combout\;
\control|ALT_INV_Selector16~0_combout\ <= NOT \control|Selector16~0_combout\;
\control|ALT_INV_state.decode~q\ <= NOT \control|state.decode~q\;
\control|ALT_INV_state.fetch3~q\ <= NOT \control|state.fetch3~q\;
\datapath|riscv_regfile|ALT_INV_reg_a[31]~31_combout\ <= NOT \datapath|riscv_regfile|reg_a[31]~31_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[30]~30_combout\ <= NOT \datapath|riscv_regfile|reg_a[30]~30_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[29]~29_combout\ <= NOT \datapath|riscv_regfile|reg_a[29]~29_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[25]~25_combout\ <= NOT \datapath|riscv_regfile|reg_a[25]~25_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[24]~24_combout\ <= NOT \datapath|riscv_regfile|reg_a[24]~24_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[23]~23_combout\ <= NOT \datapath|riscv_regfile|reg_a[23]~23_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[22]~22_combout\ <= NOT \datapath|riscv_regfile|reg_a[22]~22_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[21]~21_combout\ <= NOT \datapath|riscv_regfile|reg_a[21]~21_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[20]~20_combout\ <= NOT \datapath|riscv_regfile|reg_a[20]~20_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[19]~19_combout\ <= NOT \datapath|riscv_regfile|reg_a[19]~19_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[18]~18_combout\ <= NOT \datapath|riscv_regfile|reg_a[18]~18_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[17]~17_combout\ <= NOT \datapath|riscv_regfile|reg_a[17]~17_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[16]~16_combout\ <= NOT \datapath|riscv_regfile|reg_a[16]~16_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[7]~7_combout\ <= NOT \datapath|riscv_regfile|reg_a[7]~7_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[6]~6_combout\ <= NOT \datapath|riscv_regfile|reg_a[6]~6_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[5]~5_combout\ <= NOT \datapath|riscv_regfile|reg_a[5]~5_combout\;
\datapath|riscv_regfile|ALT_INV_reg_a[4]~4_combout\ <= NOT \datapath|riscv_regfile|reg_a[4]~4_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~59_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~59_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~58_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~58_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~57_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~57_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~43_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~43_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~5_combout\ <= NOT \datapath|riscv_ALU|Selector1~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~4_combout\ <= NOT \datapath|riscv_ALU|Selector1~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~3_combout\ <= NOT \datapath|riscv_ALU|Selector1~3_combout\;
\datapath|alumux2|ALT_INV_f[30]~34_combout\ <= NOT \datapath|alumux2|f[30]~34_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~2_combout\ <= NOT \datapath|riscv_ALU|Selector1~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~1_combout\ <= NOT \datapath|riscv_ALU|Selector1~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~61_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~61_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~4_combout\ <= NOT \datapath|riscv_ALU|Selector2~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~3_combout\ <= NOT \datapath|riscv_ALU|Selector2~3_combout\;
\datapath|alumux2|ALT_INV_f[29]~33_combout\ <= NOT \datapath|alumux2|f[29]~33_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~2_combout\ <= NOT \datapath|riscv_ALU|Selector2~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~1_combout\ <= NOT \datapath|riscv_ALU|Selector2~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector2~0_combout\ <= NOT \datapath|riscv_ALU|Selector2~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~60_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~60_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~4_combout\ <= NOT \datapath|riscv_ALU|Selector3~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~3_combout\ <= NOT \datapath|riscv_ALU|Selector3~3_combout\;
\datapath|alumux2|ALT_INV_f[28]~32_combout\ <= NOT \datapath|alumux2|f[28]~32_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~2_combout\ <= NOT \datapath|riscv_ALU|Selector3~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~1_combout\ <= NOT \datapath|riscv_ALU|Selector3~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector3~0_combout\ <= NOT \datapath|riscv_ALU|Selector3~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector1~0_combout\ <= NOT \datapath|riscv_ALU|Selector1~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~59_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~59_combout\;
\datapath|riscv_ALU|ALT_INV_Selector4~3_combout\ <= NOT \datapath|riscv_ALU|Selector4~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector4~2_combout\ <= NOT \datapath|riscv_ALU|Selector4~2_combout\;
\datapath|alumux2|ALT_INV_f[27]~31_combout\ <= NOT \datapath|alumux2|f[27]~31_combout\;
\datapath|riscv_ALU|ALT_INV_Selector4~1_combout\ <= NOT \datapath|riscv_ALU|Selector4~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector4~0_combout\ <= NOT \datapath|riscv_ALU|Selector4~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~56_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~56_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~58_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~58_combout\;
\datapath|riscv_ALU|ALT_INV_Selector5~3_combout\ <= NOT \datapath|riscv_ALU|Selector5~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector5~2_combout\ <= NOT \datapath|riscv_ALU|Selector5~2_combout\;
\datapath|alumux2|ALT_INV_f[26]~30_combout\ <= NOT \datapath|alumux2|f[26]~30_combout\;
\datapath|riscv_ALU|ALT_INV_Selector5~1_combout\ <= NOT \datapath|riscv_ALU|Selector5~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector5~0_combout\ <= NOT \datapath|riscv_ALU|Selector5~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~55_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~55_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~57_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~57_combout\;
\datapath|riscv_ALU|ALT_INV_Selector6~3_combout\ <= NOT \datapath|riscv_ALU|Selector6~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector6~2_combout\ <= NOT \datapath|riscv_ALU|Selector6~2_combout\;
\datapath|alumux2|ALT_INV_f[25]~29_combout\ <= NOT \datapath|alumux2|f[25]~29_combout\;
\datapath|riscv_ALU|ALT_INV_Selector6~1_combout\ <= NOT \datapath|riscv_ALU|Selector6~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector6~0_combout\ <= NOT \datapath|riscv_ALU|Selector6~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~54_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~54_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~56_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~56_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~7_combout\ <= NOT \datapath|riscv_ALU|Selector7~7_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~6_combout\ <= NOT \datapath|riscv_ALU|Selector7~6_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~5_combout\ <= NOT \datapath|riscv_ALU|Selector7~5_combout\;
\datapath|alumux2|ALT_INV_f[24]~28_combout\ <= NOT \datapath|alumux2|f[24]~28_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~4_combout\ <= NOT \datapath|riscv_ALU|Selector7~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~3_combout\ <= NOT \datapath|riscv_ALU|Selector7~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~53_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~53_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~55_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~55_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~54_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~54_combout\;
\datapath|riscv_ALU|ALT_INV_Selector8~3_combout\ <= NOT \datapath|riscv_ALU|Selector8~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector8~2_combout\ <= NOT \datapath|riscv_ALU|Selector8~2_combout\;
\datapath|alumux2|ALT_INV_f[23]~27_combout\ <= NOT \datapath|alumux2|f[23]~27_combout\;
\datapath|riscv_ALU|ALT_INV_Selector8~1_combout\ <= NOT \datapath|riscv_ALU|Selector8~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector8~0_combout\ <= NOT \datapath|riscv_ALU|Selector8~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~52_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~52_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~51_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~51_combout\;
\datapath|riscv_ALU|ALT_INV_Selector9~3_combout\ <= NOT \datapath|riscv_ALU|Selector9~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector9~2_combout\ <= NOT \datapath|riscv_ALU|Selector9~2_combout\;
\datapath|alumux2|ALT_INV_f[22]~26_combout\ <= NOT \datapath|alumux2|f[22]~26_combout\;
\datapath|riscv_ALU|ALT_INV_Selector9~1_combout\ <= NOT \datapath|riscv_ALU|Selector9~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector9~0_combout\ <= NOT \datapath|riscv_ALU|Selector9~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~50_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~50_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~49_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~49_combout\;
\datapath|riscv_ALU|ALT_INV_Selector10~3_combout\ <= NOT \datapath|riscv_ALU|Selector10~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector10~2_combout\ <= NOT \datapath|riscv_ALU|Selector10~2_combout\;
\datapath|alumux2|ALT_INV_f[21]~25_combout\ <= NOT \datapath|alumux2|f[21]~25_combout\;
\datapath|riscv_ALU|ALT_INV_Selector10~1_combout\ <= NOT \datapath|riscv_ALU|Selector10~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector10~0_combout\ <= NOT \datapath|riscv_ALU|Selector10~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~48_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~48_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~47_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~47_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~4_combout\ <= NOT \datapath|riscv_ALU|Selector11~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~3_combout\ <= NOT \datapath|riscv_ALU|Selector11~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~2_combout\ <= NOT \datapath|riscv_ALU|Selector11~2_combout\;
\datapath|alumux2|ALT_INV_f[20]~24_combout\ <= NOT \datapath|alumux2|f[20]~24_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~1_combout\ <= NOT \datapath|riscv_ALU|Selector11~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector11~0_combout\ <= NOT \datapath|riscv_ALU|Selector11~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~46_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~46_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~45_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~45_combout\;
\datapath|riscv_ALU|ALT_INV_Selector12~3_combout\ <= NOT \datapath|riscv_ALU|Selector12~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector12~2_combout\ <= NOT \datapath|riscv_ALU|Selector12~2_combout\;
\datapath|alumux2|ALT_INV_f[19]~23_combout\ <= NOT \datapath|alumux2|f[19]~23_combout\;
\datapath|riscv_ALU|ALT_INV_Selector12~1_combout\ <= NOT \datapath|riscv_ALU|Selector12~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector12~0_combout\ <= NOT \datapath|riscv_ALU|Selector12~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~44_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~44_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~43_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~43_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~53_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~53_combout\;
\datapath|riscv_ALU|ALT_INV_Selector13~2_combout\ <= NOT \datapath|riscv_ALU|Selector13~2_combout\;
\datapath|alumux2|ALT_INV_f[18]~22_combout\ <= NOT \datapath|alumux2|f[18]~22_combout\;
\datapath|riscv_ALU|ALT_INV_Selector13~1_combout\ <= NOT \datapath|riscv_ALU|Selector13~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector13~0_combout\ <= NOT \datapath|riscv_ALU|Selector13~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~42_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~42_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~41_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~41_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~52_combout\;
\datapath|riscv_ALU|ALT_INV_Selector14~2_combout\ <= NOT \datapath|riscv_ALU|Selector14~2_combout\;
\datapath|alumux2|ALT_INV_f[17]~21_combout\ <= NOT \datapath|alumux2|f[17]~21_combout\;
\datapath|riscv_ALU|ALT_INV_Selector14~1_combout\ <= NOT \datapath|riscv_ALU|Selector14~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~2_combout\ <= NOT \datapath|riscv_ALU|Selector7~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~1_combout\ <= NOT \datapath|riscv_ALU|Selector7~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector14~0_combout\ <= NOT \datapath|riscv_ALU|Selector14~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector7~0_combout\ <= NOT \datapath|riscv_ALU|Selector7~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~40_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~40_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~39_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~39_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~51_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~51_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~38_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~38_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~37_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~37_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~36_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~36_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~50_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~49_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~49_combout\;
\datapath|riscv_ALU|ALT_INV_f~3_combout\ <= NOT \datapath|riscv_ALU|f~3_combout\;
\datapath|riscv_ALU|ALT_INV_f~2_combout\ <= NOT \datapath|riscv_ALU|f~2_combout\;
\datapath|riscv_ALU|ALT_INV_f~1_combout\ <= NOT \datapath|riscv_ALU|f~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~48_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~48_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~42_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~42_combout\;
\datapath|riscv_ALU|ALT_INV_Selector16~4_combout\ <= NOT \datapath|riscv_ALU|Selector16~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector16~3_combout\ <= NOT \datapath|riscv_ALU|Selector16~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~35_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~35_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~34_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~34_combout\;
\datapath|riscv_ALU|ALT_INV_Selector16~2_combout\ <= NOT \datapath|riscv_ALU|Selector16~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector16~1_combout\ <= NOT \datapath|riscv_ALU|Selector16~1_combout\;
\datapath|alumux2|ALT_INV_f[15]~20_combout\ <= NOT \datapath|alumux2|f[15]~20_combout\;
\datapath|riscv_ALU|ALT_INV_Selector16~0_combout\ <= NOT \datapath|riscv_ALU|Selector16~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector17~3_combout\ <= NOT \datapath|riscv_ALU|Selector17~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~33_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~33_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~32_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~47_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~47_combout\;
\datapath|riscv_ALU|ALT_INV_Selector17~2_combout\ <= NOT \datapath|riscv_ALU|Selector17~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector17~1_combout\ <= NOT \datapath|riscv_ALU|Selector17~1_combout\;
\datapath|alumux2|ALT_INV_f[14]~19_combout\ <= NOT \datapath|alumux2|f[14]~19_combout\;
\datapath|riscv_ALU|ALT_INV_Selector17~0_combout\ <= NOT \datapath|riscv_ALU|Selector17~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector18~4_combout\ <= NOT \datapath|riscv_ALU|Selector18~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector18~3_combout\ <= NOT \datapath|riscv_ALU|Selector18~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~31_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~31_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~30_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~30_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~46_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~46_combout\;
\datapath|riscv_ALU|ALT_INV_Selector18~2_combout\ <= NOT \datapath|riscv_ALU|Selector18~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector18~1_combout\ <= NOT \datapath|riscv_ALU|Selector18~1_combout\;
\datapath|alumux2|ALT_INV_f[13]~18_combout\ <= NOT \datapath|alumux2|f[13]~18_combout\;
\datapath|riscv_ALU|ALT_INV_Selector18~0_combout\ <= NOT \datapath|riscv_ALU|Selector18~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector19~4_combout\ <= NOT \datapath|riscv_ALU|Selector19~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector19~3_combout\ <= NOT \datapath|riscv_ALU|Selector19~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~29_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~29_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~28_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~28_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~45_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~45_combout\;
\datapath|riscv_ALU|ALT_INV_Selector19~2_combout\ <= NOT \datapath|riscv_ALU|Selector19~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector19~1_combout\ <= NOT \datapath|riscv_ALU|Selector19~1_combout\;
\datapath|alumux2|ALT_INV_f[12]~17_combout\ <= NOT \datapath|alumux2|f[12]~17_combout\;
\datapath|riscv_ALU|ALT_INV_Selector19~0_combout\ <= NOT \datapath|riscv_ALU|Selector19~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector20~4_combout\ <= NOT \datapath|riscv_ALU|Selector20~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector20~3_combout\ <= NOT \datapath|riscv_ALU|Selector20~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector20~2_combout\ <= NOT \datapath|riscv_ALU|Selector20~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~27_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~27_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~26_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~26_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~44_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~44_combout\;
\datapath|riscv_ALU|ALT_INV_Selector20~1_combout\ <= NOT \datapath|riscv_ALU|Selector20~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector20~0_combout\ <= NOT \datapath|riscv_ALU|Selector20~0_combout\;
\datapath|alumux2|ALT_INV_f[11]~16_combout\ <= NOT \datapath|alumux2|f[11]~16_combout\;
\datapath|riscv_ir|ALT_INV_data\(31) <= NOT \datapath|riscv_ir|data\(31);
\datapath|riscv_ALU|ALT_INV_Selector21~4_combout\ <= NOT \datapath|riscv_ALU|Selector21~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector21~3_combout\ <= NOT \datapath|riscv_ALU|Selector21~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~43_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~43_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~25_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~25_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~24_combout\;
\datapath|riscv_ALU|ALT_INV_Selector21~2_combout\ <= NOT \datapath|riscv_ALU|Selector21~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector21~1_combout\ <= NOT \datapath|riscv_ALU|Selector21~1_combout\;
\datapath|alumux2|ALT_INV_f[10]~15_combout\ <= NOT \datapath|alumux2|f[10]~15_combout\;
\datapath|riscv_ir|ALT_INV_data\(30) <= NOT \datapath|riscv_ir|data\(30);
\datapath|riscv_ALU|ALT_INV_ShiftRight0~42_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~42_combout\;
\datapath|riscv_ALU|ALT_INV_Selector21~0_combout\ <= NOT \datapath|riscv_ALU|Selector21~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector22~4_combout\ <= NOT \datapath|riscv_ALU|Selector22~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector22~3_combout\ <= NOT \datapath|riscv_ALU|Selector22~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~41_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~41_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~23_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~23_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~22_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~22_combout\;
\datapath|riscv_ALU|ALT_INV_Selector22~2_combout\ <= NOT \datapath|riscv_ALU|Selector22~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector22~1_combout\ <= NOT \datapath|riscv_ALU|Selector22~1_combout\;
\datapath|alumux2|ALT_INV_f[9]~14_combout\ <= NOT \datapath|alumux2|f[9]~14_combout\;
\datapath|riscv_ir|ALT_INV_data\(29) <= NOT \datapath|riscv_ir|data\(29);
\datapath|riscv_ALU|ALT_INV_ShiftRight0~40_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~40_combout\;
\datapath|riscv_ALU|ALT_INV_Selector22~0_combout\ <= NOT \datapath|riscv_ALU|Selector22~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector23~6_combout\ <= NOT \datapath|riscv_ALU|Selector23~6_combout\;
\datapath|riscv_ALU|ALT_INV_Selector23~5_combout\ <= NOT \datapath|riscv_ALU|Selector23~5_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~39_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~39_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~21_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~21_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~20_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~20_combout\;
\datapath|riscv_ALU|ALT_INV_Selector23~4_combout\ <= NOT \datapath|riscv_ALU|Selector23~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector23~3_combout\ <= NOT \datapath|riscv_ALU|Selector23~3_combout\;
\datapath|alumux2|ALT_INV_f[8]~13_combout\ <= NOT \datapath|alumux2|f[8]~13_combout\;
\datapath|riscv_ir|ALT_INV_data\(28) <= NOT \datapath|riscv_ir|data\(28);
\datapath|riscv_ALU|ALT_INV_Selector23~2_combout\ <= NOT \datapath|riscv_ALU|Selector23~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector24~3_combout\ <= NOT \datapath|riscv_ALU|Selector24~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector24~2_combout\ <= NOT \datapath|riscv_ALU|Selector24~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~19_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~19_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~18_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~17_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~17_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~38_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~38_combout\;
\datapath|riscv_ALU|ALT_INV_Selector24~1_combout\ <= NOT \datapath|riscv_ALU|Selector24~1_combout\;
\datapath|alumux2|ALT_INV_f[7]~12_combout\ <= NOT \datapath|alumux2|f[7]~12_combout\;
\datapath|riscv_ir|ALT_INV_data\(27) <= NOT \datapath|riscv_ir|data\(27);
\datapath|riscv_ALU|ALT_INV_ShiftRight1~41_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~41_combout\;
\datapath|riscv_ALU|ALT_INV_Selector24~0_combout\ <= NOT \datapath|riscv_ALU|Selector24~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector25~3_combout\ <= NOT \datapath|riscv_ALU|Selector25~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector25~2_combout\ <= NOT \datapath|riscv_ALU|Selector25~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~16_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~16_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~15_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~14_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~37_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~37_combout\;
\datapath|riscv_ALU|ALT_INV_Selector25~1_combout\ <= NOT \datapath|riscv_ALU|Selector25~1_combout\;
\datapath|alumux2|ALT_INV_f[6]~11_combout\ <= NOT \datapath|alumux2|f[6]~11_combout\;
\datapath|riscv_ir|ALT_INV_data\(26) <= NOT \datapath|riscv_ir|data\(26);
\datapath|riscv_ALU|ALT_INV_ShiftRight1~40_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~40_combout\;
\datapath|riscv_ALU|ALT_INV_Selector25~0_combout\ <= NOT \datapath|riscv_ALU|Selector25~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector26~3_combout\ <= NOT \datapath|riscv_ALU|Selector26~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector26~2_combout\ <= NOT \datapath|riscv_ALU|Selector26~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~13_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~13_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~12_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~11_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~11_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~36_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~36_combout\;
\datapath|riscv_ALU|ALT_INV_Selector26~1_combout\ <= NOT \datapath|riscv_ALU|Selector26~1_combout\;
\datapath|alumux2|ALT_INV_f[5]~10_combout\ <= NOT \datapath|alumux2|f[5]~10_combout\;
\datapath|riscv_ir|ALT_INV_data\(25) <= NOT \datapath|riscv_ir|data\(25);
\datapath|riscv_ALU|ALT_INV_ShiftRight1~39_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~39_combout\;
\datapath|riscv_ALU|ALT_INV_Selector26~0_combout\ <= NOT \datapath|riscv_ALU|Selector26~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector27~3_combout\ <= NOT \datapath|riscv_ALU|Selector27~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector27~2_combout\ <= NOT \datapath|riscv_ALU|Selector27~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~10_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~10_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~9_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~8_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~8_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~35_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~35_combout\;
\datapath|riscv_ALU|ALT_INV_Selector27~1_combout\ <= NOT \datapath|riscv_ALU|Selector27~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~38_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~38_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~37_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~36_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~35_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~34_combout\;
\datapath|riscv_ALU|ALT_INV_Selector27~0_combout\ <= NOT \datapath|riscv_ALU|Selector27~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~33_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~33_combout\;
\datapath|riscv_ALU|ALT_INV_Selector28~3_combout\ <= NOT \datapath|riscv_ALU|Selector28~3_combout\;
\datapath|riscv_ALU|ALT_INV_Selector28~2_combout\ <= NOT \datapath|riscv_ALU|Selector28~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~7_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~7_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~6_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~6_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~5_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~5_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~34_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~34_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~33_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~33_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~32_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~32_combout\;
\datapath|riscv_ALU|ALT_INV_Selector28~1_combout\ <= NOT \datapath|riscv_ALU|Selector28~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~31_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~31_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~30_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~32_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~29_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~29_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~31_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~30_combout\;
\datapath|riscv_ALU|ALT_INV_Selector28~0_combout\ <= NOT \datapath|riscv_ALU|Selector28~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~29_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~29_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~28_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~28_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~28_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~28_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~27_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~27_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~27_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~27_combout\;
\datapath|riscv_ALU|ALT_INV_Selector29~2_combout\ <= NOT \datapath|riscv_ALU|Selector29~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~4_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~4_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~26_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~26_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~25_combout\;
\datapath|riscv_ALU|ALT_INV_Selector29~1_combout\ <= NOT \datapath|riscv_ALU|Selector29~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~26_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~26_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~25_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~24_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~23_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~22_combout\;
\datapath|riscv_ALU|ALT_INV_Selector29~0_combout\ <= NOT \datapath|riscv_ALU|Selector29~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~21_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~21_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~20_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~20_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~24_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~24_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~19_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~19_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~18_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~18_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~23_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~23_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~10_combout\ <= NOT \datapath|riscv_ALU|Selector30~10_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~9_combout\ <= NOT \datapath|riscv_ALU|Selector30~9_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~8_combout\ <= NOT \datapath|riscv_ALU|Selector30~8_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~7_combout\ <= NOT \datapath|riscv_ALU|Selector30~7_combout\;
\datapath|riscv_ALU|ALT_INV_Selector23~1_combout\ <= NOT \datapath|riscv_ALU|Selector23~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~6_combout\ <= NOT \datapath|riscv_ALU|Selector30~6_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~3_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~3_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~22_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~22_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~21_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~5_combout\ <= NOT \datapath|riscv_ALU|Selector30~5_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~4_combout\ <= NOT \datapath|riscv_ALU|Selector30~4_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~3_combout\ <= NOT \datapath|riscv_ALU|Selector30~3_combout\;
\datapath|alumux2|ALT_INV_f[1]~9_combout\ <= NOT \datapath|alumux2|f[1]~9_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~2_combout\ <= NOT \datapath|riscv_ALU|Selector30~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~17_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~17_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~16_combout\;
\datapath|alumux1|ALT_INV_f[19]~31_combout\ <= NOT \datapath|alumux1|f[19]~31_combout\;
\datapath|alumux1|ALT_INV_f[17]~30_combout\ <= NOT \datapath|alumux1|f[17]~30_combout\;
\datapath|alumux1|ALT_INV_f[18]~29_combout\ <= NOT \datapath|alumux1|f[18]~29_combout\;
\datapath|alumux1|ALT_INV_f[20]~28_combout\ <= NOT \datapath|alumux1|f[20]~28_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~15_combout\;
\datapath|alumux1|ALT_INV_f[21]~27_combout\ <= NOT \datapath|alumux1|f[21]~27_combout\;
\datapath|alumux1|ALT_INV_f[23]~26_combout\ <= NOT \datapath|alumux1|f[23]~26_combout\;
\datapath|alumux1|ALT_INV_f[22]~25_combout\ <= NOT \datapath|alumux1|f[22]~25_combout\;
\datapath|alumux1|ALT_INV_f[24]~24_combout\ <= NOT \datapath|alumux1|f[24]~24_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~14_combout\;
\datapath|alumux1|ALT_INV_f[25]~23_combout\ <= NOT \datapath|alumux1|f[25]~23_combout\;
\datapath|alumux1|ALT_INV_f[27]~22_combout\ <= NOT \datapath|alumux1|f[27]~22_combout\;
\datapath|alumux1|ALT_INV_f[26]~21_combout\ <= NOT \datapath|alumux1|f[26]~21_combout\;
\datapath|alumux1|ALT_INV_f[28]~20_combout\ <= NOT \datapath|alumux1|f[28]~20_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~13_combout\;
\datapath|alumux1|ALT_INV_f[31]~19_combout\ <= NOT \datapath|alumux1|f[31]~19_combout\;
\datapath|alumux1|ALT_INV_f[29]~18_combout\ <= NOT \datapath|alumux1|f[29]~18_combout\;
\datapath|alumux1|ALT_INV_f[30]~17_combout\ <= NOT \datapath|alumux1|f[30]~17_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~1_combout\ <= NOT \datapath|riscv_ALU|Selector30~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector30~0_combout\ <= NOT \datapath|riscv_ALU|Selector30~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~12_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~12_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~20_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~20_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~11_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~11_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~10_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~10_combout\;
\datapath|alumux1|ALT_INV_f[16]~16_combout\ <= NOT \datapath|alumux1|f[16]~16_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~19_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~19_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~18_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~18_combout\;
\control|ALT_INV_WideOr0~0_combout\ <= NOT \control|WideOr0~0_combout\;
\datapath|riscv_ALU|ALT_INV_Selector31~2_combout\ <= NOT \datapath|riscv_ALU|Selector31~2_combout\;
\datapath|riscv_ALU|ALT_INV_Selector31~1_combout\ <= NOT \datapath|riscv_ALU|Selector31~1_combout\;
\datapath|riscv_ALU|ALT_INV_Selector31~0_combout\ <= NOT \datapath|riscv_ALU|Selector31~0_combout\;
\control|ALT_INV_aluop[2]~1_combout\ <= NOT \control|aluop[2]~1_combout\;
\datapath|riscv_ir|ALT_INV_data\(14) <= NOT \datapath|riscv_ir|data\(14);
\control|ALT_INV_Selector0~3_combout\ <= NOT \control|Selector0~3_combout\;
\datapath|riscv_ir|ALT_INV_data\(13) <= NOT \datapath|riscv_ir|data\(13);
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~2_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~2_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~1_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~17_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\ <= NOT \datapath|riscv_ALU|ShiftLeft0~0_combout\;
\datapath|riscv_ALU|ALT_INV_f~0_combout\ <= NOT \datapath|riscv_ALU|f~0_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~16_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~16_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight0~15_combout\ <= NOT \datapath|riscv_ALU|ShiftRight0~15_combout\;
\datapath|riscv_ALU|ALT_INV_ShiftRight1~9_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~9_combout\;
\datapath|alumux1|ALT_INV_f[5]~15_combout\ <= NOT \datapath|alumux1|f[5]~15_combout\;
\datapath|riscv_regfile|ALT_INV_data~2079_combout\ <= NOT \datapath|riscv_regfile|data~2079_combout\;
\datapath|riscv_regfile|ALT_INV_data~965_q\ <= NOT \datapath|riscv_regfile|data~965_q\;
\datapath|riscv_regfile|ALT_INV_data~837_q\ <= NOT \datapath|riscv_regfile|data~837_q\;
\datapath|riscv_regfile|ALT_INV_data~773_q\ <= NOT \datapath|riscv_regfile|data~773_q\;
\datapath|riscv_regfile|ALT_INV_data~869_q\ <= NOT \datapath|riscv_regfile|data~869_q\;
\datapath|riscv_regfile|ALT_INV_data~805_q\ <= NOT \datapath|riscv_regfile|data~805_q\;
\datapath|riscv_regfile|ALT_INV_data~901_q\ <= NOT \datapath|riscv_regfile|data~901_q\;
\datapath|riscv_regfile|ALT_INV_data~997_q\ <= NOT \datapath|riscv_regfile|data~997_q\;
\datapath|riscv_regfile|ALT_INV_data~933_q\ <= NOT \datapath|riscv_regfile|data~933_q\;
\datapath|riscv_regfile|ALT_INV_data~709_q\ <= NOT \datapath|riscv_regfile|data~709_q\;
\datapath|riscv_regfile|ALT_INV_data~581_q\ <= NOT \datapath|riscv_regfile|data~581_q\;
\datapath|riscv_regfile|ALT_INV_data~517_q\ <= NOT \datapath|riscv_regfile|data~517_q\;
\datapath|riscv_regfile|ALT_INV_data~613_q\ <= NOT \datapath|riscv_regfile|data~613_q\;
\datapath|riscv_regfile|ALT_INV_data~549_q\ <= NOT \datapath|riscv_regfile|data~549_q\;
\datapath|riscv_regfile|ALT_INV_data~645_q\ <= NOT \datapath|riscv_regfile|data~645_q\;
\datapath|riscv_regfile|ALT_INV_data~741_q\ <= NOT \datapath|riscv_regfile|data~741_q\;
\datapath|riscv_regfile|ALT_INV_data~677_q\ <= NOT \datapath|riscv_regfile|data~677_q\;
\datapath|riscv_regfile|ALT_INV_data~453_q\ <= NOT \datapath|riscv_regfile|data~453_q\;
\datapath|riscv_regfile|ALT_INV_data~325_q\ <= NOT \datapath|riscv_regfile|data~325_q\;
\datapath|riscv_regfile|ALT_INV_data~261_q\ <= NOT \datapath|riscv_regfile|data~261_q\;
\datapath|riscv_regfile|ALT_INV_data~357_q\ <= NOT \datapath|riscv_regfile|data~357_q\;
\datapath|riscv_regfile|ALT_INV_data~293_q\ <= NOT \datapath|riscv_regfile|data~293_q\;
\datapath|riscv_regfile|ALT_INV_data~389_q\ <= NOT \datapath|riscv_regfile|data~389_q\;
\datapath|riscv_regfile|ALT_INV_data~485_q\ <= NOT \datapath|riscv_regfile|data~485_q\;
\datapath|riscv_regfile|ALT_INV_data~421_q\ <= NOT \datapath|riscv_regfile|data~421_q\;
\datapath|riscv_regfile|ALT_INV_data~197_q\ <= NOT \datapath|riscv_regfile|data~197_q\;
\datapath|riscv_regfile|ALT_INV_data~69_q\ <= NOT \datapath|riscv_regfile|data~69_q\;
\datapath|riscv_regfile|ALT_INV_data~5_q\ <= NOT \datapath|riscv_regfile|data~5_q\;
\datapath|riscv_regfile|ALT_INV_data~101_q\ <= NOT \datapath|riscv_regfile|data~101_q\;
\datapath|riscv_regfile|ALT_INV_data~37_q\ <= NOT \datapath|riscv_regfile|data~37_q\;
\datapath|riscv_regfile|ALT_INV_data~133_q\ <= NOT \datapath|riscv_regfile|data~133_q\;
\datapath|riscv_regfile|ALT_INV_data~229_q\ <= NOT \datapath|riscv_regfile|data~229_q\;
\datapath|riscv_regfile|ALT_INV_data~165_q\ <= NOT \datapath|riscv_regfile|data~165_q\;
\datapath|pc|ALT_INV_data\(5) <= NOT \datapath|pc|data\(5);
\datapath|alumux1|ALT_INV_f[7]~14_combout\ <= NOT \datapath|alumux1|f[7]~14_combout\;
\datapath|riscv_regfile|ALT_INV_data~2046_combout\ <= NOT \datapath|riscv_regfile|data~2046_combout\;
\datapath|riscv_regfile|ALT_INV_data~967_q\ <= NOT \datapath|riscv_regfile|data~967_q\;
\datapath|riscv_regfile|ALT_INV_data~839_q\ <= NOT \datapath|riscv_regfile|data~839_q\;
\datapath|riscv_regfile|ALT_INV_data~775_q\ <= NOT \datapath|riscv_regfile|data~775_q\;
\datapath|riscv_regfile|ALT_INV_data~871_q\ <= NOT \datapath|riscv_regfile|data~871_q\;
\datapath|riscv_regfile|ALT_INV_data~807_q\ <= NOT \datapath|riscv_regfile|data~807_q\;
\datapath|riscv_regfile|ALT_INV_data~903_q\ <= NOT \datapath|riscv_regfile|data~903_q\;
\datapath|riscv_regfile|ALT_INV_data~999_q\ <= NOT \datapath|riscv_regfile|data~999_q\;
\datapath|riscv_regfile|ALT_INV_data~935_q\ <= NOT \datapath|riscv_regfile|data~935_q\;
\datapath|riscv_regfile|ALT_INV_data~711_q\ <= NOT \datapath|riscv_regfile|data~711_q\;
\datapath|riscv_regfile|ALT_INV_data~583_q\ <= NOT \datapath|riscv_regfile|data~583_q\;
\datapath|riscv_regfile|ALT_INV_data~519_q\ <= NOT \datapath|riscv_regfile|data~519_q\;
\datapath|riscv_regfile|ALT_INV_data~615_q\ <= NOT \datapath|riscv_regfile|data~615_q\;
\datapath|riscv_regfile|ALT_INV_data~551_q\ <= NOT \datapath|riscv_regfile|data~551_q\;
\datapath|riscv_regfile|ALT_INV_data~647_q\ <= NOT \datapath|riscv_regfile|data~647_q\;
\datapath|riscv_regfile|ALT_INV_data~743_q\ <= NOT \datapath|riscv_regfile|data~743_q\;
\datapath|riscv_regfile|ALT_INV_data~679_q\ <= NOT \datapath|riscv_regfile|data~679_q\;
\datapath|riscv_regfile|ALT_INV_data~455_q\ <= NOT \datapath|riscv_regfile|data~455_q\;
\datapath|riscv_regfile|ALT_INV_data~327_q\ <= NOT \datapath|riscv_regfile|data~327_q\;
\datapath|riscv_regfile|ALT_INV_data~263_q\ <= NOT \datapath|riscv_regfile|data~263_q\;
\datapath|riscv_regfile|ALT_INV_data~359_q\ <= NOT \datapath|riscv_regfile|data~359_q\;
\datapath|riscv_regfile|ALT_INV_data~295_q\ <= NOT \datapath|riscv_regfile|data~295_q\;
\datapath|riscv_regfile|ALT_INV_data~391_q\ <= NOT \datapath|riscv_regfile|data~391_q\;
\datapath|riscv_regfile|ALT_INV_data~487_q\ <= NOT \datapath|riscv_regfile|data~487_q\;
\datapath|riscv_regfile|ALT_INV_data~423_q\ <= NOT \datapath|riscv_regfile|data~423_q\;
\datapath|riscv_regfile|ALT_INV_data~199_q\ <= NOT \datapath|riscv_regfile|data~199_q\;
\datapath|riscv_regfile|ALT_INV_data~71_q\ <= NOT \datapath|riscv_regfile|data~71_q\;
\datapath|riscv_regfile|ALT_INV_data~7_q\ <= NOT \datapath|riscv_regfile|data~7_q\;
\datapath|riscv_regfile|ALT_INV_data~103_q\ <= NOT \datapath|riscv_regfile|data~103_q\;
\datapath|riscv_regfile|ALT_INV_data~39_q\ <= NOT \datapath|riscv_regfile|data~39_q\;
\datapath|riscv_regfile|ALT_INV_data~135_q\ <= NOT \datapath|riscv_regfile|data~135_q\;
\datapath|riscv_regfile|ALT_INV_data~231_q\ <= NOT \datapath|riscv_regfile|data~231_q\;
\datapath|riscv_regfile|ALT_INV_data~167_q\ <= NOT \datapath|riscv_regfile|data~167_q\;
\datapath|alumux1|ALT_INV_f[4]~13_combout\ <= NOT \datapath|alumux1|f[4]~13_combout\;
\datapath|riscv_regfile|ALT_INV_data~2013_combout\ <= NOT \datapath|riscv_regfile|data~2013_combout\;
\datapath|riscv_regfile|ALT_INV_data~964_q\ <= NOT \datapath|riscv_regfile|data~964_q\;
\datapath|riscv_regfile|ALT_INV_data~836_q\ <= NOT \datapath|riscv_regfile|data~836_q\;
\datapath|riscv_regfile|ALT_INV_data~772_q\ <= NOT \datapath|riscv_regfile|data~772_q\;
\datapath|riscv_regfile|ALT_INV_data~868_q\ <= NOT \datapath|riscv_regfile|data~868_q\;
\datapath|riscv_regfile|ALT_INV_data~804_q\ <= NOT \datapath|riscv_regfile|data~804_q\;
\datapath|riscv_regfile|ALT_INV_data~900_q\ <= NOT \datapath|riscv_regfile|data~900_q\;
\datapath|riscv_regfile|ALT_INV_data~996_q\ <= NOT \datapath|riscv_regfile|data~996_q\;
\datapath|riscv_regfile|ALT_INV_data~932_q\ <= NOT \datapath|riscv_regfile|data~932_q\;
\datapath|riscv_regfile|ALT_INV_data~708_q\ <= NOT \datapath|riscv_regfile|data~708_q\;
\datapath|riscv_regfile|ALT_INV_data~580_q\ <= NOT \datapath|riscv_regfile|data~580_q\;
\datapath|riscv_regfile|ALT_INV_data~516_q\ <= NOT \datapath|riscv_regfile|data~516_q\;
\datapath|riscv_regfile|ALT_INV_data~612_q\ <= NOT \datapath|riscv_regfile|data~612_q\;
\datapath|riscv_regfile|ALT_INV_data~548_q\ <= NOT \datapath|riscv_regfile|data~548_q\;
\datapath|riscv_regfile|ALT_INV_data~644_q\ <= NOT \datapath|riscv_regfile|data~644_q\;
\datapath|riscv_regfile|ALT_INV_data~740_q\ <= NOT \datapath|riscv_regfile|data~740_q\;
\datapath|riscv_regfile|ALT_INV_data~676_q\ <= NOT \datapath|riscv_regfile|data~676_q\;
\datapath|riscv_regfile|ALT_INV_data~452_q\ <= NOT \datapath|riscv_regfile|data~452_q\;
\datapath|riscv_regfile|ALT_INV_data~324_q\ <= NOT \datapath|riscv_regfile|data~324_q\;
\datapath|riscv_regfile|ALT_INV_data~260_q\ <= NOT \datapath|riscv_regfile|data~260_q\;
\datapath|riscv_regfile|ALT_INV_data~356_q\ <= NOT \datapath|riscv_regfile|data~356_q\;
\datapath|riscv_regfile|ALT_INV_data~292_q\ <= NOT \datapath|riscv_regfile|data~292_q\;
\datapath|riscv_regfile|ALT_INV_data~388_q\ <= NOT \datapath|riscv_regfile|data~388_q\;
\datapath|riscv_regfile|ALT_INV_data~484_q\ <= NOT \datapath|riscv_regfile|data~484_q\;
\datapath|riscv_regfile|ALT_INV_data~420_q\ <= NOT \datapath|riscv_regfile|data~420_q\;
\datapath|riscv_regfile|ALT_INV_data~196_q\ <= NOT \datapath|riscv_regfile|data~196_q\;
\datapath|riscv_regfile|ALT_INV_data~68_q\ <= NOT \datapath|riscv_regfile|data~68_q\;
\datapath|riscv_regfile|ALT_INV_data~4_q\ <= NOT \datapath|riscv_regfile|data~4_q\;
\datapath|riscv_regfile|ALT_INV_data~100_q\ <= NOT \datapath|riscv_regfile|data~100_q\;
\datapath|riscv_regfile|ALT_INV_data~36_q\ <= NOT \datapath|riscv_regfile|data~36_q\;
\datapath|riscv_regfile|ALT_INV_data~132_q\ <= NOT \datapath|riscv_regfile|data~132_q\;
\datapath|riscv_regfile|ALT_INV_data~228_q\ <= NOT \datapath|riscv_regfile|data~228_q\;
\datapath|riscv_regfile|ALT_INV_data~164_q\ <= NOT \datapath|riscv_regfile|data~164_q\;
\datapath|alumux1|ALT_INV_f[6]~12_combout\ <= NOT \datapath|alumux1|f[6]~12_combout\;
\datapath|riscv_regfile|ALT_INV_data~1980_combout\ <= NOT \datapath|riscv_regfile|data~1980_combout\;
\datapath|riscv_regfile|ALT_INV_data~966_q\ <= NOT \datapath|riscv_regfile|data~966_q\;
\datapath|riscv_regfile|ALT_INV_data~838_q\ <= NOT \datapath|riscv_regfile|data~838_q\;
\datapath|riscv_regfile|ALT_INV_data~774_q\ <= NOT \datapath|riscv_regfile|data~774_q\;
\datapath|riscv_regfile|ALT_INV_data~870_q\ <= NOT \datapath|riscv_regfile|data~870_q\;
\datapath|riscv_regfile|ALT_INV_data~806_q\ <= NOT \datapath|riscv_regfile|data~806_q\;
\datapath|riscv_regfile|ALT_INV_data~902_q\ <= NOT \datapath|riscv_regfile|data~902_q\;
\datapath|riscv_regfile|ALT_INV_data~998_q\ <= NOT \datapath|riscv_regfile|data~998_q\;
\datapath|riscv_regfile|ALT_INV_data~934_q\ <= NOT \datapath|riscv_regfile|data~934_q\;
\datapath|riscv_regfile|ALT_INV_data~710_q\ <= NOT \datapath|riscv_regfile|data~710_q\;
\datapath|riscv_regfile|ALT_INV_data~582_q\ <= NOT \datapath|riscv_regfile|data~582_q\;
\datapath|riscv_regfile|ALT_INV_data~518_q\ <= NOT \datapath|riscv_regfile|data~518_q\;
\datapath|riscv_regfile|ALT_INV_data~614_q\ <= NOT \datapath|riscv_regfile|data~614_q\;
\datapath|riscv_regfile|ALT_INV_data~550_q\ <= NOT \datapath|riscv_regfile|data~550_q\;
\datapath|riscv_regfile|ALT_INV_data~646_q\ <= NOT \datapath|riscv_regfile|data~646_q\;
\datapath|riscv_regfile|ALT_INV_data~742_q\ <= NOT \datapath|riscv_regfile|data~742_q\;
\datapath|riscv_regfile|ALT_INV_data~678_q\ <= NOT \datapath|riscv_regfile|data~678_q\;
\datapath|riscv_regfile|ALT_INV_data~454_q\ <= NOT \datapath|riscv_regfile|data~454_q\;
\datapath|riscv_regfile|ALT_INV_data~326_q\ <= NOT \datapath|riscv_regfile|data~326_q\;
\datapath|riscv_regfile|ALT_INV_data~262_q\ <= NOT \datapath|riscv_regfile|data~262_q\;
\datapath|riscv_regfile|ALT_INV_data~358_q\ <= NOT \datapath|riscv_regfile|data~358_q\;
\datapath|riscv_regfile|ALT_INV_data~294_q\ <= NOT \datapath|riscv_regfile|data~294_q\;
\datapath|riscv_regfile|ALT_INV_data~390_q\ <= NOT \datapath|riscv_regfile|data~390_q\;
\datapath|riscv_regfile|ALT_INV_data~486_q\ <= NOT \datapath|riscv_regfile|data~486_q\;
\datapath|riscv_regfile|ALT_INV_data~422_q\ <= NOT \datapath|riscv_regfile|data~422_q\;
\datapath|riscv_regfile|ALT_INV_data~198_q\ <= NOT \datapath|riscv_regfile|data~198_q\;
\datapath|riscv_regfile|ALT_INV_data~70_q\ <= NOT \datapath|riscv_regfile|data~70_q\;
\datapath|riscv_regfile|ALT_INV_data~6_q\ <= NOT \datapath|riscv_regfile|data~6_q\;
\datapath|riscv_regfile|ALT_INV_data~102_q\ <= NOT \datapath|riscv_regfile|data~102_q\;
\datapath|riscv_regfile|ALT_INV_data~38_q\ <= NOT \datapath|riscv_regfile|data~38_q\;
\datapath|riscv_regfile|ALT_INV_data~134_q\ <= NOT \datapath|riscv_regfile|data~134_q\;
\datapath|riscv_regfile|ALT_INV_data~230_q\ <= NOT \datapath|riscv_regfile|data~230_q\;
\datapath|riscv_regfile|ALT_INV_data~166_q\ <= NOT \datapath|riscv_regfile|data~166_q\;
\datapath|pc|ALT_INV_data\(6) <= NOT \datapath|pc|data\(6);
\datapath|riscv_ALU|ALT_INV_ShiftRight1~8_combout\ <= NOT \datapath|riscv_ALU|ShiftRight1~8_combout\;
\datapath|alumux1|ALT_INV_f[13]~11_combout\ <= NOT \datapath|alumux1|f[13]~11_combout\;
\datapath|riscv_regfile|ALT_INV_data~1947_combout\ <= NOT \datapath|riscv_regfile|data~1947_combout\;
\datapath|riscv_regfile|ALT_INV_data~973_q\ <= NOT \datapath|riscv_regfile|data~973_q\;
\datapath|riscv_regfile|ALT_INV_data~845_q\ <= NOT \datapath|riscv_regfile|data~845_q\;
\datapath|riscv_regfile|ALT_INV_data~781_q\ <= NOT \datapath|riscv_regfile|data~781_q\;
\datapath|riscv_regfile|ALT_INV_data~877_q\ <= NOT \datapath|riscv_regfile|data~877_q\;
\datapath|riscv_regfile|ALT_INV_data~813_q\ <= NOT \datapath|riscv_regfile|data~813_q\;
\datapath|riscv_regfile|ALT_INV_data~909_q\ <= NOT \datapath|riscv_regfile|data~909_q\;
\datapath|riscv_regfile|ALT_INV_data~1005_q\ <= NOT \datapath|riscv_regfile|data~1005_q\;
\datapath|riscv_regfile|ALT_INV_data~941_q\ <= NOT \datapath|riscv_regfile|data~941_q\;
\datapath|riscv_regfile|ALT_INV_data~717_q\ <= NOT \datapath|riscv_regfile|data~717_q\;
\datapath|riscv_regfile|ALT_INV_data~589_q\ <= NOT \datapath|riscv_regfile|data~589_q\;
\datapath|riscv_regfile|ALT_INV_data~525_q\ <= NOT \datapath|riscv_regfile|data~525_q\;
\datapath|riscv_regfile|ALT_INV_data~621_q\ <= NOT \datapath|riscv_regfile|data~621_q\;
\datapath|riscv_regfile|ALT_INV_data~557_q\ <= NOT \datapath|riscv_regfile|data~557_q\;
\datapath|riscv_regfile|ALT_INV_data~653_q\ <= NOT \datapath|riscv_regfile|data~653_q\;
\datapath|riscv_regfile|ALT_INV_data~749_q\ <= NOT \datapath|riscv_regfile|data~749_q\;
\datapath|riscv_regfile|ALT_INV_data~685_q\ <= NOT \datapath|riscv_regfile|data~685_q\;
\datapath|riscv_regfile|ALT_INV_data~461_q\ <= NOT \datapath|riscv_regfile|data~461_q\;
\datapath|riscv_regfile|ALT_INV_data~333_q\ <= NOT \datapath|riscv_regfile|data~333_q\;
\datapath|riscv_regfile|ALT_INV_data~269_q\ <= NOT \datapath|riscv_regfile|data~269_q\;
\datapath|riscv_regfile|ALT_INV_data~365_q\ <= NOT \datapath|riscv_regfile|data~365_q\;
\datapath|riscv_regfile|ALT_INV_data~301_q\ <= NOT \datapath|riscv_regfile|data~301_q\;
\datapath|riscv_regfile|ALT_INV_data~397_q\ <= NOT \datapath|riscv_regfile|data~397_q\;
\datapath|riscv_regfile|ALT_INV_data~493_q\ <= NOT \datapath|riscv_regfile|data~493_q\;
\datapath|riscv_regfile|ALT_INV_data~429_q\ <= NOT \datapath|riscv_regfile|data~429_q\;
\datapath|riscv_regfile|ALT_INV_data~205_q\ <= NOT \datapath|riscv_regfile|data~205_q\;
\datapath|riscv_regfile|ALT_INV_data~77_q\ <= NOT \datapath|riscv_regfile|data~77_q\;
\datapath|riscv_regfile|ALT_INV_data~13_q\ <= NOT \datapath|riscv_regfile|data~13_q\;
\datapath|riscv_regfile|ALT_INV_data~109_q\ <= NOT \datapath|riscv_regfile|data~109_q\;
\datapath|riscv_regfile|ALT_INV_data~45_q\ <= NOT \datapath|riscv_regfile|data~45_q\;
\datapath|riscv_regfile|ALT_INV_data~141_q\ <= NOT \datapath|riscv_regfile|data~141_q\;
\datapath|riscv_regfile|ALT_INV_data~237_q\ <= NOT \datapath|riscv_regfile|data~237_q\;
\datapath|riscv_regfile|ALT_INV_data~173_q\ <= NOT \datapath|riscv_regfile|data~173_q\;
\datapath|alumux1|ALT_INV_f[15]~10_combout\ <= NOT \datapath|alumux1|f[15]~10_combout\;
\datapath|riscv_regfile|ALT_INV_data~1914_combout\ <= NOT \datapath|riscv_regfile|data~1914_combout\;
\datapath|riscv_regfile|ALT_INV_data~975_q\ <= NOT \datapath|riscv_regfile|data~975_q\;
\datapath|riscv_regfile|ALT_INV_data~847_q\ <= NOT \datapath|riscv_regfile|data~847_q\;
\datapath|riscv_regfile|ALT_INV_data~783_q\ <= NOT \datapath|riscv_regfile|data~783_q\;
\datapath|riscv_regfile|ALT_INV_data~879_q\ <= NOT \datapath|riscv_regfile|data~879_q\;
\datapath|riscv_regfile|ALT_INV_data~815_q\ <= NOT \datapath|riscv_regfile|data~815_q\;

-- Location: IOOBUF_X0_Y29_N33
\mem_read~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|ALT_INV_load_MDR~2_combout\,
	devoe => ww_devoe,
	o => \mem_read~output_o\);

-- Location: IOOBUF_X53_Y35_N33
\mem_write~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \control|state.s_str1~q\,
	devoe => ww_devoe,
	o => \mem_write~output_o\);

-- Location: IOOBUF_X6_Y0_N113
\mem_byte_enable[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[0]~output_o\);

-- Location: IOOBUF_X32_Y0_N51
\mem_byte_enable[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[1]~output_o\);

-- Location: IOOBUF_X0_Y8_N82
\mem_byte_enable[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[2]~output_o\);

-- Location: IOOBUF_X35_Y0_N113
\mem_byte_enable[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \mem_byte_enable[3]~output_o\);

-- Location: IOOBUF_X53_Y34_N20
\mem_address[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(0),
	devoe => ww_devoe,
	o => \mem_address[0]~output_o\);

-- Location: IOOBUF_X0_Y32_N51
\mem_address[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(1),
	devoe => ww_devoe,
	o => \mem_address[1]~output_o\);

-- Location: IOOBUF_X15_Y51_N2
\mem_address[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(2),
	devoe => ww_devoe,
	o => \mem_address[2]~output_o\);

-- Location: IOOBUF_X0_Y20_N82
\mem_address[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(3),
	devoe => ww_devoe,
	o => \mem_address[3]~output_o\);

-- Location: IOOBUF_X0_Y39_N82
\mem_address[4]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(4),
	devoe => ww_devoe,
	o => \mem_address[4]~output_o\);

-- Location: IOOBUF_X22_Y0_N33
\mem_address[5]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(5),
	devoe => ww_devoe,
	o => \mem_address[5]~output_o\);

-- Location: IOOBUF_X0_Y22_N33
\mem_address[6]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(6),
	devoe => ww_devoe,
	o => \mem_address[6]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\mem_address[7]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(7),
	devoe => ww_devoe,
	o => \mem_address[7]~output_o\);

-- Location: IOOBUF_X53_Y31_N20
\mem_address[8]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(8),
	devoe => ww_devoe,
	o => \mem_address[8]~output_o\);

-- Location: IOOBUF_X22_Y51_N33
\mem_address[9]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(9),
	devoe => ww_devoe,
	o => \mem_address[9]~output_o\);

-- Location: IOOBUF_X0_Y30_N51
\mem_address[10]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(10),
	devoe => ww_devoe,
	o => \mem_address[10]~output_o\);

-- Location: IOOBUF_X53_Y34_N113
\mem_address[11]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(11),
	devoe => ww_devoe,
	o => \mem_address[11]~output_o\);

-- Location: IOOBUF_X0_Y20_N113
\mem_address[12]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(12),
	devoe => ww_devoe,
	o => \mem_address[12]~output_o\);

-- Location: IOOBUF_X0_Y31_N113
\mem_address[13]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(13),
	devoe => ww_devoe,
	o => \mem_address[13]~output_o\);

-- Location: IOOBUF_X20_Y51_N64
\mem_address[14]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(14),
	devoe => ww_devoe,
	o => \mem_address[14]~output_o\);

-- Location: IOOBUF_X53_Y31_N82
\mem_address[15]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(15),
	devoe => ww_devoe,
	o => \mem_address[15]~output_o\);

-- Location: IOOBUF_X16_Y51_N82
\mem_address[16]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(16),
	devoe => ww_devoe,
	o => \mem_address[16]~output_o\);

-- Location: IOOBUF_X0_Y31_N20
\mem_address[17]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(17),
	devoe => ww_devoe,
	o => \mem_address[17]~output_o\);

-- Location: IOOBUF_X0_Y36_N95
\mem_address[18]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(18),
	devoe => ww_devoe,
	o => \mem_address[18]~output_o\);

-- Location: IOOBUF_X0_Y21_N113
\mem_address[19]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(19),
	devoe => ww_devoe,
	o => \mem_address[19]~output_o\);

-- Location: IOOBUF_X0_Y34_N20
\mem_address[20]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(20),
	devoe => ww_devoe,
	o => \mem_address[20]~output_o\);

-- Location: IOOBUF_X15_Y51_N95
\mem_address[21]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(21),
	devoe => ww_devoe,
	o => \mem_address[21]~output_o\);

-- Location: IOOBUF_X53_Y34_N51
\mem_address[22]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(22),
	devoe => ww_devoe,
	o => \mem_address[22]~output_o\);

-- Location: IOOBUF_X53_Y22_N95
\mem_address[23]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(23),
	devoe => ww_devoe,
	o => \mem_address[23]~output_o\);

-- Location: IOOBUF_X0_Y22_N95
\mem_address[24]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(24),
	devoe => ww_devoe,
	o => \mem_address[24]~output_o\);

-- Location: IOOBUF_X53_Y32_N82
\mem_address[25]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(25),
	devoe => ww_devoe,
	o => \mem_address[25]~output_o\);

-- Location: IOOBUF_X15_Y51_N33
\mem_address[26]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(26),
	devoe => ww_devoe,
	o => \mem_address[26]~output_o\);

-- Location: IOOBUF_X22_Y51_N95
\mem_address[27]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(27),
	devoe => ww_devoe,
	o => \mem_address[27]~output_o\);

-- Location: IOOBUF_X17_Y51_N113
\mem_address[28]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(28),
	devoe => ww_devoe,
	o => \mem_address[28]~output_o\);

-- Location: IOOBUF_X0_Y36_N64
\mem_address[29]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(29),
	devoe => ww_devoe,
	o => \mem_address[29]~output_o\);

-- Location: IOOBUF_X21_Y51_N2
\mem_address[30]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(30),
	devoe => ww_devoe,
	o => \mem_address[30]~output_o\);

-- Location: IOOBUF_X0_Y35_N33
\mem_address[31]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|riscv_MAR|data\(31),
	devoe => ww_devoe,
	o => \mem_address[31]~output_o\);

-- Location: IOOBUF_X0_Y19_N51
\mem_wdata[0]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(0),
	devoe => ww_devoe,
	o => \mem_wdata[0]~output_o\);

-- Location: IOOBUF_X0_Y38_N113
\mem_wdata[1]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(1),
	devoe => ww_devoe,
	o => \mem_wdata[1]~output_o\);

-- Location: IOOBUF_X0_Y30_N20
\mem_wdata[2]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(2),
	devoe => ww_devoe,
	o => \mem_wdata[2]~output_o\);

-- Location: IOOBUF_X0_Y36_N2
\mem_wdata[3]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(3),
	devoe => ww_devoe,
	o => \mem_wdata[3]~output_o\);

-- Location: IOOBUF_X13_Y51_N82
\mem_wdata[4]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(4),
	devoe => ww_devoe,
	o => \mem_wdata[4]~output_o\);

-- Location: IOOBUF_X0_Y35_N20
\mem_wdata[5]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(5),
	devoe => ww_devoe,
	o => \mem_wdata[5]~output_o\);

-- Location: IOOBUF_X29_Y51_N51
\mem_wdata[6]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(6),
	devoe => ww_devoe,
	o => \mem_wdata[6]~output_o\);

-- Location: IOOBUF_X53_Y29_N33
\mem_wdata[7]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(7),
	devoe => ww_devoe,
	o => \mem_wdata[7]~output_o\);

-- Location: IOOBUF_X0_Y36_N33
\mem_wdata[8]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(8),
	devoe => ww_devoe,
	o => \mem_wdata[8]~output_o\);

-- Location: IOOBUF_X0_Y34_N51
\mem_wdata[9]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(9),
	devoe => ww_devoe,
	o => \mem_wdata[9]~output_o\);

-- Location: IOOBUF_X0_Y30_N82
\mem_wdata[10]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(10),
	devoe => ww_devoe,
	o => \mem_wdata[10]~output_o\);

-- Location: IOOBUF_X13_Y51_N113
\mem_wdata[11]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(11),
	devoe => ww_devoe,
	o => \mem_wdata[11]~output_o\);

-- Location: IOOBUF_X0_Y35_N64
\mem_wdata[12]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(12),
	devoe => ww_devoe,
	o => \mem_wdata[12]~output_o\);

-- Location: IOOBUF_X0_Y39_N51
\mem_wdata[13]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(13),
	devoe => ww_devoe,
	o => \mem_wdata[13]~output_o\);

-- Location: IOOBUF_X17_Y51_N82
\mem_wdata[14]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(14),
	devoe => ww_devoe,
	o => \mem_wdata[14]~output_o\);

-- Location: IOOBUF_X0_Y35_N113
\mem_wdata[15]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(15),
	devoe => ww_devoe,
	o => \mem_wdata[15]~output_o\);

-- Location: IOOBUF_X53_Y32_N51
\mem_wdata[16]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(16),
	devoe => ww_devoe,
	o => \mem_wdata[16]~output_o\);

-- Location: IOOBUF_X21_Y51_N95
\mem_wdata[17]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(17),
	devoe => ww_devoe,
	o => \mem_wdata[17]~output_o\);

-- Location: IOOBUF_X28_Y51_N33
\mem_wdata[18]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(18),
	devoe => ww_devoe,
	o => \mem_wdata[18]~output_o\);

-- Location: IOOBUF_X53_Y32_N20
\mem_wdata[19]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(19),
	devoe => ww_devoe,
	o => \mem_wdata[19]~output_o\);

-- Location: IOOBUF_X53_Y32_N113
\mem_wdata[20]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(20),
	devoe => ww_devoe,
	o => \mem_wdata[20]~output_o\);

-- Location: IOOBUF_X28_Y51_N95
\mem_wdata[21]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(21),
	devoe => ww_devoe,
	o => \mem_wdata[21]~output_o\);

-- Location: IOOBUF_X28_Y51_N2
\mem_wdata[22]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(22),
	devoe => ww_devoe,
	o => \mem_wdata[22]~output_o\);

-- Location: IOOBUF_X0_Y39_N20
\mem_wdata[23]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(23),
	devoe => ww_devoe,
	o => \mem_wdata[23]~output_o\);

-- Location: IOOBUF_X0_Y38_N82
\mem_wdata[24]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(24),
	devoe => ww_devoe,
	o => \mem_wdata[24]~output_o\);

-- Location: IOOBUF_X0_Y34_N113
\mem_wdata[25]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(25),
	devoe => ww_devoe,
	o => \mem_wdata[25]~output_o\);

-- Location: IOOBUF_X13_Y51_N20
\mem_wdata[26]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(26),
	devoe => ww_devoe,
	o => \mem_wdata[26]~output_o\);

-- Location: IOOBUF_X0_Y38_N51
\mem_wdata[27]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(27),
	devoe => ww_devoe,
	o => \mem_wdata[27]~output_o\);

-- Location: IOOBUF_X11_Y51_N82
\mem_wdata[28]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(28),
	devoe => ww_devoe,
	o => \mem_wdata[28]~output_o\);

-- Location: IOOBUF_X0_Y32_N20
\mem_wdata[29]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(29),
	devoe => ww_devoe,
	o => \mem_wdata[29]~output_o\);

-- Location: IOOBUF_X0_Y31_N82
\mem_wdata[30]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(30),
	devoe => ww_devoe,
	o => \mem_wdata[30]~output_o\);

-- Location: IOOBUF_X0_Y22_N2
\mem_wdata[31]~output\ : stratixiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|mem_data_out|data\(31),
	devoe => ww_devoe,
	o => \mem_wdata[31]~output_o\);

-- Location: IOIBUF_X0_Y28_N1
\clk~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : stratixiii_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X28_Y51_N63
\mem_resp~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_resp,
	o => \mem_resp~input_o\);

-- Location: IOIBUF_X53_Y29_N63
\mem_rdata[6]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(6),
	o => \mem_rdata[6]~input_o\);

-- Location: LABCELL_X30_Y29_N22
\datapath|riscv_MDR|data[6]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[6]~feeder_combout\ = ( \mem_rdata[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[6]~input_o\,
	combout => \datapath|riscv_MDR|data[6]~feeder_combout\);

-- Location: FF_X30_Y29_N23
\datapath|riscv_MDR|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[6]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(6));

-- Location: LABCELL_X27_Y34_N34
\control|Selector12~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector12~0_combout\ = (\control|state.fetch2~q\ & \mem_resp~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.fetch2~q\,
	datac => \ALT_INV_mem_resp~input_o\,
	combout => \control|Selector12~0_combout\);

-- Location: FF_X27_Y34_N33
\control|state.fetch3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \control|Selector12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch3~q\);

-- Location: FF_X30_Y29_N25
\datapath|riscv_ir|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(6),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(6));

-- Location: IOIBUF_X53_Y35_N63
\mem_rdata[3]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(3),
	o => \mem_rdata[3]~input_o\);

-- Location: MLABCELL_X32_Y29_N14
\datapath|riscv_MDR|data[3]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[3]~feeder_combout\ = ( \mem_rdata[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[3]~input_o\,
	combout => \datapath|riscv_MDR|data[3]~feeder_combout\);

-- Location: FF_X32_Y29_N15
\datapath|riscv_MDR|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[3]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(3));

-- Location: FF_X29_Y34_N13
\datapath|riscv_ir|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(3),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(3));

-- Location: IOIBUF_X0_Y21_N63
\mem_rdata[1]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(1),
	o => \mem_rdata[1]~input_o\);

-- Location: LABCELL_X8_Y29_N8
\datapath|riscv_MDR|data[1]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[1]~feeder_combout\ = ( \mem_rdata[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[1]~input_o\,
	combout => \datapath|riscv_MDR|data[1]~feeder_combout\);

-- Location: FF_X8_Y29_N9
\datapath|riscv_MDR|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[1]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(1));

-- Location: FF_X29_Y34_N15
\datapath|riscv_ir|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(1),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(1));

-- Location: IOIBUF_X0_Y30_N94
\mem_rdata[0]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(0),
	o => \mem_rdata[0]~input_o\);

-- Location: FF_X27_Y34_N5
\datapath|riscv_MDR|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[0]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(0));

-- Location: FF_X27_Y34_N3
\datapath|riscv_ir|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(0),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(0));

-- Location: MLABCELL_X29_Y34_N14
\control|Equal2~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal2~0_combout\ = ( \datapath|riscv_ir|data\(1) & ( \datapath|riscv_ir|data\(0) & ( !\datapath|riscv_ir|data\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(3),
	datae => \datapath|riscv_ir|ALT_INV_data\(1),
	dataf => \datapath|riscv_ir|ALT_INV_data\(0),
	combout => \control|Equal2~0_combout\);

-- Location: LABCELL_X30_Y29_N30
\control|Equal2~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal2~1_combout\ = ( \control|Equal2~0_combout\ & ( !\datapath|riscv_ir|data\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ir|ALT_INV_data\(6),
	dataf => \control|ALT_INV_Equal2~0_combout\,
	combout => \control|Equal2~1_combout\);

-- Location: IOIBUF_X0_Y29_N63
\mem_rdata[4]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(4),
	o => \mem_rdata[4]~input_o\);

-- Location: FF_X30_Y29_N19
\datapath|riscv_MDR|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[4]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(4));

-- Location: FF_X30_Y29_N3
\datapath|riscv_ir|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(4),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(4));

-- Location: IOIBUF_X53_Y29_N94
\mem_rdata[5]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(5),
	o => \mem_rdata[5]~input_o\);

-- Location: LABCELL_X30_Y29_N36
\datapath|riscv_MDR|data[5]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[5]~feeder_combout\ = ( \mem_rdata[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[5]~input_o\,
	combout => \datapath|riscv_MDR|data[5]~feeder_combout\);

-- Location: FF_X30_Y29_N37
\datapath|riscv_MDR|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[5]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(5));

-- Location: FF_X30_Y29_N13
\datapath|riscv_ir|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(5),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(5));

-- Location: IOIBUF_X0_Y32_N94
\mem_rdata[2]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(2),
	o => \mem_rdata[2]~input_o\);

-- Location: FF_X12_Y29_N1
\datapath|riscv_MDR|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[2]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(2));

-- Location: FF_X30_Y29_N7
\datapath|riscv_ir|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(2),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(2));

-- Location: LABCELL_X30_Y29_N10
\control|Selector13~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector13~0_combout\ = ( \datapath|riscv_ir|data\(2) & ( (!\datapath|riscv_ir|data\(6) & (\control|Equal2~0_combout\ & \datapath|riscv_ir|data\(4))) ) ) # ( !\datapath|riscv_ir|data\(2) & ( (\control|Equal2~0_combout\ & 
-- ((!\datapath|riscv_ir|data\(5) & (!\datapath|riscv_ir|data\(6))) # (\datapath|riscv_ir|data\(5) & ((!\datapath|riscv_ir|data\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110000001000100011000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(6),
	datab => \control|ALT_INV_Equal2~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(4),
	datad => \datapath|riscv_ir|ALT_INV_data\(5),
	dataf => \datapath|riscv_ir|ALT_INV_data\(2),
	combout => \control|Selector13~0_combout\);

-- Location: LABCELL_X30_Y29_N8
\control|Selector13~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector13~1_combout\ = ( \control|Selector13~0_combout\ & ( \control|state.fetch3~q\ ) ) # ( !\control|Selector13~0_combout\ & ( (\control|state.decode~q\) # (\control|state.fetch3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.fetch3~q\,
	datad => \control|ALT_INV_state.decode~q\,
	dataf => \control|ALT_INV_Selector13~0_combout\,
	combout => \control|Selector13~1_combout\);

-- Location: FF_X30_Y29_N9
\control|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.decode~q\);

-- Location: LABCELL_X30_Y29_N32
\control|Equal3~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal3~0_combout\ = ( !\datapath|riscv_ir|data\(4) & ( (\datapath|riscv_ir|data\(5) & !\datapath|riscv_ir|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(5),
	datab => \datapath|riscv_ir|ALT_INV_data\(2),
	dataf => \datapath|riscv_ir|ALT_INV_data\(4),
	combout => \control|Equal3~0_combout\);

-- Location: MLABCELL_X24_Y34_N22
\control|Selector23~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector23~0_combout\ = ( \control|state.s_SW_calc_addr~q\ & ( \control|Equal3~0_combout\ & ( (!\control|state.decode~q\ & (!\mem_resp~input_o\ & ((!\control|Selector16~0_combout\)))) # (\control|state.decode~q\ & 
-- (((\control|Equal2~1_combout\)))) ) ) ) # ( !\control|state.s_SW_calc_addr~q\ & ( \control|Equal3~0_combout\ & ( (\control|Equal2~1_combout\ & \control|state.decode~q\) ) ) ) # ( \control|state.s_SW_calc_addr~q\ & ( !\control|Equal3~0_combout\ & ( 
-- (!\mem_resp~input_o\ & (!\control|Selector16~0_combout\ & !\control|state.decode~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000001100111010000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mem_resp~input_o\,
	datab => \control|ALT_INV_Equal2~1_combout\,
	datac => \control|ALT_INV_Selector16~0_combout\,
	datad => \control|ALT_INV_state.decode~q\,
	datae => \control|ALT_INV_state.s_SW_calc_addr~q\,
	dataf => \control|ALT_INV_Equal3~0_combout\,
	combout => \control|Selector23~0_combout\);

-- Location: FF_X24_Y34_N23
\control|state.s_SW_calc_addr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_SW_calc_addr~q\);

-- Location: LABCELL_X27_Y34_N30
\control|Selector24~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector24~0_combout\ = ( \control|state.s_SW_calc_addr~q\ ) # ( !\control|state.s_SW_calc_addr~q\ & ( (!\mem_resp~input_o\ & \control|state.s_str1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.s_str1~q\,
	dataf => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \control|Selector24~0_combout\);

-- Location: FF_X27_Y34_N31
\control|state.s_str1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_str1~q\);

-- Location: LABCELL_X27_Y34_N18
\control|Selector16~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector16~0_combout\ = (!\control|state.s_str1~q\ & \control|load_MDR~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_str1~q\,
	datad => \control|ALT_INV_load_MDR~2_combout\,
	combout => \control|Selector16~0_combout\);

-- Location: LABCELL_X30_Y29_N4
\control|Equal6~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal6~0_combout\ = ( \control|Equal2~1_combout\ & ( !\datapath|riscv_ir|data\(2) & ( (!\datapath|riscv_ir|data\(4) & !\datapath|riscv_ir|data\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(4),
	datac => \datapath|riscv_ir|ALT_INV_data\(5),
	datae => \control|ALT_INV_Equal2~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(2),
	combout => \control|Equal6~0_combout\);

-- Location: LABCELL_X27_Y34_N12
\control|Selector20~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector20~0_combout\ = ( \control|state.s_LW_calc_addr~q\ & ( (!\control|state.decode~q\ & (!\control|Selector16~0_combout\ & (!\mem_resp~input_o\))) # (\control|state.decode~q\ & (((\control|Equal6~0_combout\)))) ) ) # ( 
-- !\control|state.s_LW_calc_addr~q\ & ( (\control|state.decode~q\ & \control|Equal6~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011100000001011001100000000001100111000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector16~0_combout\,
	datab => \control|ALT_INV_state.decode~q\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_Equal6~0_combout\,
	datae => \control|ALT_INV_state.s_LW_calc_addr~q\,
	combout => \control|Selector20~0_combout\);

-- Location: FF_X27_Y34_N13
\control|state.s_LW_calc_addr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_LW_calc_addr~q\);

-- Location: LABCELL_X27_Y34_N2
\control|Selector0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector0~0_combout\ = (!\control|state.s_LW_calc_addr~q\ & !\control|state.s_SW_calc_addr~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \control|Selector0~0_combout\);

-- Location: LABCELL_X27_Y34_N6
\control|WideOr0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideOr0~0_combout\ = (\control|Selector0~0_combout\ & \control|state.fetch1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~0_combout\,
	datac => \control|ALT_INV_state.fetch1~q\,
	combout => \control|WideOr0~0_combout\);

-- Location: LABCELL_X27_Y34_N26
\control|WideOr15~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|WideOr15~0_combout\ = ( \control|state.decode~q\ ) # ( !\control|state.decode~q\ & ( (!\control|Selector16~0_combout\) # ((!\control|WideOr0~0_combout\) # (\control|state.fetch3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector16~0_combout\,
	datac => \control|ALT_INV_state.fetch3~q\,
	datad => \control|ALT_INV_WideOr0~0_combout\,
	dataf => \control|ALT_INV_state.decode~q\,
	combout => \control|WideOr15~0_combout\);

-- Location: FF_X27_Y34_N27
\control|state.fetch1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch1~q\);

-- Location: LABCELL_X27_Y34_N0
\control|Selector11~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector11~0_combout\ = (!\control|state.fetch1~q\) # ((!\mem_resp~input_o\ & \control|state.fetch2~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111100110011001111110011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.fetch1~q\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.fetch2~q\,
	combout => \control|Selector11~0_combout\);

-- Location: FF_X27_Y34_N1
\control|state.fetch2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.fetch2~q\);

-- Location: LABCELL_X27_Y34_N16
\control|Selector21~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector21~0_combout\ = ((\control|state.s_ldr1~q\ & !\mem_resp~input_o\)) # (\control|state.s_LW_calc_addr~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011011100110111001101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr1~q\,
	datab => \control|ALT_INV_state.s_LW_calc_addr~q\,
	datac => \ALT_INV_mem_resp~input_o\,
	combout => \control|Selector21~0_combout\);

-- Location: FF_X27_Y34_N21
\control|state.s_ldr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \control|Selector21~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_ldr1~q\);

-- Location: LABCELL_X27_Y34_N8
\control|load_MDR~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|load_MDR~2_combout\ = ( !\control|state.s_ldr1~q\ & ( !\control|state.fetch2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.fetch2~q\,
	dataf => \control|ALT_INV_state.s_ldr1~q\,
	combout => \control|load_MDR~2_combout\);

-- Location: IOIBUF_X53_Y34_N63
\mem_rdata[12]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(12),
	o => \mem_rdata[12]~input_o\);

-- Location: FF_X27_Y34_N37
\datapath|riscv_MDR|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[12]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(12));

-- Location: FF_X24_Y34_N11
\datapath|riscv_ir|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(12),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(12));

-- Location: MLABCELL_X24_Y34_N0
\control|Selector19~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector19~0_combout\ = ( !\control|state.decode~q\ & ( (!\mem_resp~input_o\ & (((\control|state.s_BR~q\ & ((!\control|Selector16~0_combout\)))))) ) ) # ( \control|state.decode~q\ & ( ((\control|Equal2~0_combout\ & (\control|Equal3~0_combout\ & 
-- (\datapath|riscv_ir|data\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000000000000001100000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mem_resp~input_o\,
	datab => \control|ALT_INV_Equal2~0_combout\,
	datac => \control|ALT_INV_Equal3~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(6),
	datae => \control|ALT_INV_state.decode~q\,
	dataf => \control|ALT_INV_Selector16~0_combout\,
	datag => \control|ALT_INV_state.s_BR~q\,
	combout => \control|Selector19~0_combout\);

-- Location: FF_X24_Y34_N1
\control|state.s_BR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_BR~q\);

-- Location: LABCELL_X30_Y29_N26
\control|Equal2~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal2~2_combout\ = ( \control|Equal2~1_combout\ & ( \datapath|riscv_ir|data\(2) & ( (\datapath|riscv_ir|data\(4) & !\datapath|riscv_ir|data\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(4),
	datad => \datapath|riscv_ir|ALT_INV_data\(5),
	datae => \control|ALT_INV_Equal2~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(2),
	combout => \control|Equal2~2_combout\);

-- Location: MLABCELL_X24_Y34_N4
\control|Selector14~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector14~0_combout\ = ( \control|Equal2~2_combout\ & ( ((!\control|Selector16~0_combout\ & (!\mem_resp~input_o\ & \control|state.s_auipc~q\))) # (\control|state.decode~q\) ) ) # ( !\control|Equal2~2_combout\ & ( (!\control|state.decode~q\ & 
-- (!\control|Selector16~0_combout\ & (!\mem_resp~input_o\ & \control|state.s_auipc~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.decode~q\,
	datab => \control|ALT_INV_Selector16~0_combout\,
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.s_auipc~q\,
	dataf => \control|ALT_INV_Equal2~2_combout\,
	combout => \control|Selector14~0_combout\);

-- Location: FF_X24_Y34_N5
\control|state.s_auipc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_auipc~q\);

-- Location: LABCELL_X19_Y34_N18
\control|Selector0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector0~1_combout\ = ( !\control|state.s_auipc~q\ & ( !\control|state.s_BR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_BR~q\,
	dataf => \control|ALT_INV_state.s_auipc~q\,
	combout => \control|Selector0~1_combout\);

-- Location: LABCELL_X27_Y34_N4
\control|Selector0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector0~2_combout\ = ( \control|Selector0~1_combout\ & ( \control|Selector0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_Selector0~0_combout\,
	dataf => \control|ALT_INV_Selector0~1_combout\,
	combout => \control|Selector0~2_combout\);

-- Location: MLABCELL_X26_Y30_N4
\control|aluop[0]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|aluop[0]~0_combout\ = ( \datapath|riscv_ir|data\(12) & ( \control|Selector0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_ir|ALT_INV_data\(12),
	dataf => \control|ALT_INV_Selector0~2_combout\,
	combout => \control|aluop[0]~0_combout\);

-- Location: IOIBUF_X0_Y22_N63
\mem_rdata[14]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(14),
	o => \mem_rdata[14]~input_o\);

-- Location: FF_X5_Y29_N9
\datapath|riscv_MDR|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[14]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(14));

-- Location: FF_X18_Y33_N39
\datapath|riscv_ir|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(14),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(14));

-- Location: LABCELL_X27_Y34_N28
\control|aluop[2]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|aluop[2]~1_combout\ = (!\control|Selector0~2_combout\) # (!\datapath|riscv_ir|data\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~2_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(14),
	combout => \control|aluop[2]~1_combout\);

-- Location: IOIBUF_X22_Y0_N94
\mem_rdata[7]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(7),
	o => \mem_rdata[7]~input_o\);

-- Location: FF_X24_Y35_N1
\datapath|riscv_MDR|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[7]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(7));

-- Location: FF_X24_Y35_N29
\datapath|riscv_ir|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(7),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(7));

-- Location: IOIBUF_X53_Y35_N94
\mem_rdata[20]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(20),
	o => \mem_rdata[20]~input_o\);

-- Location: FF_X24_Y35_N23
\datapath|riscv_MDR|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[20]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(20));

-- Location: FF_X24_Y35_N25
\datapath|riscv_ir|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(20),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(20));

-- Location: MLABCELL_X24_Y35_N10
\datapath|alumux2|f[0]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[0]~4_combout\ = ( \control|state.s_BR~q\ & ( \datapath|riscv_ir|data\(20) & ( \datapath|riscv_ir|data\(7) ) ) ) # ( !\control|state.s_BR~q\ & ( \datapath|riscv_ir|data\(20) & ( (!\control|state.s_SW_calc_addr~q\) # 
-- (\datapath|riscv_ir|data\(7)) ) ) ) # ( \control|state.s_BR~q\ & ( !\datapath|riscv_ir|data\(20) & ( \datapath|riscv_ir|data\(7) ) ) ) # ( !\control|state.s_BR~q\ & ( !\datapath|riscv_ir|data\(20) & ( (\control|state.s_SW_calc_addr~q\ & 
-- \datapath|riscv_ir|data\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111111111110000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	datae => \control|ALT_INV_state.s_BR~q\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(20),
	combout => \datapath|alumux2|f[0]~4_combout\);

-- Location: MLABCELL_X24_Y34_N16
\control|alumux2_sel[0]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|alumux2_sel[0]~0_combout\ = (\control|state.s_SW_calc_addr~q\) # (\control|state.s_auipc~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \control|alumux2_sel[0]~0_combout\);

-- Location: IOIBUF_X0_Y23_N32
\mem_rdata[17]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(17),
	o => \mem_rdata[17]~input_o\);

-- Location: LABCELL_X25_Y31_N28
\datapath|riscv_MDR|data[17]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[17]~feeder_combout\ = ( \mem_rdata[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[17]~input_o\,
	combout => \datapath|riscv_MDR|data[17]~feeder_combout\);

-- Location: FF_X25_Y31_N29
\datapath|riscv_MDR|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[17]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(17));

-- Location: FF_X21_Y33_N15
\datapath|riscv_ir|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(17),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(17));

-- Location: IOIBUF_X53_Y28_N32
\mem_rdata[15]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(15),
	o => \mem_rdata[15]~input_o\);

-- Location: MLABCELL_X32_Y32_N10
\datapath|riscv_MDR|data[15]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[15]~feeder_combout\ = ( \mem_rdata[15]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[15]~input_o\,
	combout => \datapath|riscv_MDR|data[15]~feeder_combout\);

-- Location: FF_X32_Y32_N11
\datapath|riscv_MDR|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[15]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(15));

-- Location: FF_X21_Y33_N33
\datapath|riscv_ir|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(15),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(15));

-- Location: IOIBUF_X0_Y31_N32
\mem_rdata[16]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(16),
	o => \mem_rdata[16]~input_o\);

-- Location: MLABCELL_X1_Y31_N2
\datapath|riscv_MDR|data[16]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[16]~feeder_combout\ = ( \mem_rdata[16]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[16]~input_o\,
	combout => \datapath|riscv_MDR|data[16]~feeder_combout\);

-- Location: FF_X1_Y31_N3
\datapath|riscv_MDR|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[16]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(16));

-- Location: FF_X21_Y33_N27
\datapath|riscv_ir|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(16),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(16));

-- Location: IOIBUF_X22_Y0_N63
\mem_rdata[18]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(18),
	o => \mem_rdata[18]~input_o\);

-- Location: FF_X24_Y35_N33
\datapath|riscv_MDR|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[18]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(18));

-- Location: FF_X21_Y33_N37
\datapath|riscv_ir|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(18),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(18));

-- Location: IOIBUF_X22_Y51_N1
\mem_rdata[19]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(19),
	o => \mem_rdata[19]~input_o\);

-- Location: FF_X24_Y35_N11
\datapath|riscv_MDR|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[19]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(19));

-- Location: FF_X19_Y34_N5
\datapath|riscv_ir|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(19),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(19));

-- Location: MLABCELL_X21_Y33_N10
\datapath|riscv_regfile|WideOr1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|WideOr1~combout\ = ( \datapath|riscv_ir|data\(18) & ( \datapath|riscv_ir|data\(19) ) ) # ( !\datapath|riscv_ir|data\(18) & ( \datapath|riscv_ir|data\(19) ) ) # ( \datapath|riscv_ir|data\(18) & ( !\datapath|riscv_ir|data\(19) ) ) # 
-- ( !\datapath|riscv_ir|data\(18) & ( !\datapath|riscv_ir|data\(19) & ( ((\datapath|riscv_ir|data\(16)) # (\datapath|riscv_ir|data\(15))) # (\datapath|riscv_ir|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_ir|ALT_INV_data\(15),
	datad => \datapath|riscv_ir|ALT_INV_data\(16),
	datae => \datapath|riscv_ir|ALT_INV_data\(18),
	dataf => \datapath|riscv_ir|ALT_INV_data\(19),
	combout => \datapath|riscv_regfile|WideOr1~combout\);

-- Location: IOIBUF_X53_Y30_N32
\mem_rdata[13]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(13),
	o => \mem_rdata[13]~input_o\);

-- Location: FF_X27_Y34_N11
\datapath|riscv_MDR|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[13]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(13));

-- Location: FF_X27_Y34_N17
\datapath|riscv_ir|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(13),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(13));

-- Location: LABCELL_X30_Y29_N34
\control|Equal4~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal4~0_combout\ = ( \datapath|riscv_ir|data\(4) & ( (!\datapath|riscv_ir|data\(5) & (!\datapath|riscv_ir|data\(2) & \control|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(5),
	datab => \datapath|riscv_ir|ALT_INV_data\(2),
	datac => \control|ALT_INV_Equal2~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(4),
	combout => \control|Equal4~0_combout\);

-- Location: LABCELL_X27_Y29_N16
\control|Selector16~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector16~1_combout\ = ( !\control|state.decode~q\ & ( (!\control|Selector16~0_combout\ & (((!\mem_resp~input_o\ & ((\control|state.s_SLTIU~q\)))))) ) ) # ( \control|state.decode~q\ & ( ((\datapath|riscv_ir|data\(13) & 
-- (\control|Equal4~0_combout\ & (\datapath|riscv_ir|data\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000001110100000101000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector16~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(13),
	datac => \control|ALT_INV_Equal4~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(14),
	datae => \control|ALT_INV_state.decode~q\,
	dataf => \control|ALT_INV_state.s_SLTIU~q\,
	datag => \ALT_INV_mem_resp~input_o\,
	combout => \control|Selector16~1_combout\);

-- Location: FF_X27_Y29_N17
\control|state.s_SLTIU\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_SLTIU~q\);

-- Location: LABCELL_X27_Y29_N20
\control|Selector15~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector15~0_combout\ = ( !\control|state.decode~q\ & ( (!\control|Selector16~0_combout\ & (((!\mem_resp~input_o\ & ((\control|state.s_SLTI~q\)))))) ) ) # ( \control|state.decode~q\ & ( ((!\datapath|riscv_ir|data\(13) & 
-- (\control|Equal4~0_combout\ & (\datapath|riscv_ir|data\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000110010100000101000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector16~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(13),
	datac => \control|ALT_INV_Equal4~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(14),
	datae => \control|ALT_INV_state.decode~q\,
	dataf => \control|ALT_INV_state.s_SLTI~q\,
	datag => \ALT_INV_mem_resp~input_o\,
	combout => \control|Selector15~0_combout\);

-- Location: FF_X27_Y29_N21
\control|state.s_SLTI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_SLTI~q\);

-- Location: LABCELL_X27_Y29_N10
\control|cmpmux_sel~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|cmpmux_sel~0_combout\ = ( !\control|state.s_SLTI~q\ & ( !\control|state.s_SLTIU~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_SLTIU~q\,
	dataf => \control|ALT_INV_state.s_SLTI~q\,
	combout => \control|cmpmux_sel~0_combout\);

-- Location: LABCELL_X27_Y29_N12
\control|Selector22~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector22~0_combout\ = (\mem_resp~input_o\ & \control|state.s_ldr1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_mem_resp~input_o\,
	datad => \control|ALT_INV_state.s_ldr1~q\,
	combout => \control|Selector22~0_combout\);

-- Location: FF_X27_Y29_N13
\control|state.s_ldr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_ldr2~q\);

-- Location: LABCELL_X30_Y29_N14
\control|Equal5~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Equal5~0_combout\ = ( \datapath|riscv_ir|data\(5) & ( \datapath|riscv_ir|data\(2) & ( \datapath|riscv_ir|data\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(4),
	datae => \datapath|riscv_ir|ALT_INV_data\(5),
	dataf => \datapath|riscv_ir|ALT_INV_data\(2),
	combout => \control|Equal5~0_combout\);

-- Location: LABCELL_X27_Y29_N32
\control|Selector26~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector26~0_combout\ = ( \control|state.s_LUI~q\ & ( \control|Equal5~0_combout\ & ( (!\control|state.decode~q\ & (!\mem_resp~input_o\ & ((!\control|Selector16~0_combout\)))) # (\control|state.decode~q\ & (((\control|Equal2~1_combout\)))) ) ) ) # 
-- ( !\control|state.s_LUI~q\ & ( \control|Equal5~0_combout\ & ( (\control|Equal2~1_combout\ & \control|state.decode~q\) ) ) ) # ( \control|state.s_LUI~q\ & ( !\control|Equal5~0_combout\ & ( (!\mem_resp~input_o\ & (!\control|Selector16~0_combout\ & 
-- !\control|state.decode~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000001100111010000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mem_resp~input_o\,
	datab => \control|ALT_INV_Equal2~1_combout\,
	datac => \control|ALT_INV_Selector16~0_combout\,
	datad => \control|ALT_INV_state.decode~q\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \control|ALT_INV_Equal5~0_combout\,
	combout => \control|Selector26~0_combout\);

-- Location: FF_X27_Y29_N33
\control|state.s_LUI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_LUI~q\);

-- Location: LABCELL_X13_Y30_N18
\datapath|regfilemux|f[31]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[31]~0_combout\ = ( !\control|state.s_ldr2~q\ & ( !\control|state.s_LUI~q\ & ( \control|cmpmux_sel~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \control|ALT_INV_state.s_LUI~q\,
	combout => \datapath|regfilemux|f[31]~0_combout\);

-- Location: IOIBUF_X53_Y35_N1
\mem_rdata[31]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(31),
	o => \mem_rdata[31]~input_o\);

-- Location: LABCELL_X30_Y35_N24
\datapath|riscv_MDR|data[31]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[31]~feeder_combout\ = ( \mem_rdata[31]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[31]~input_o\,
	combout => \datapath|riscv_MDR|data[31]~feeder_combout\);

-- Location: FF_X30_Y35_N25
\datapath|riscv_MDR|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[31]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(31));

-- Location: FF_X24_Y34_N15
\datapath|riscv_ir|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(31),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(31));

-- Location: IOIBUF_X0_Y28_N32
\mem_rdata[30]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(30),
	o => \mem_rdata[30]~input_o\);

-- Location: FF_X24_Y35_N7
\datapath|riscv_MDR|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[30]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(30));

-- Location: FF_X24_Y35_N5
\datapath|riscv_ir|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(30),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(30));

-- Location: MLABCELL_X24_Y35_N30
\datapath|regfilemux|f[30]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[30]~3_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_MDR|data\(30) & ( ((\datapath|riscv_ir|data\(30) & \control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_MDR|data\(30) & ( \control|state.s_ldr2~q\ ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_MDR|data\(30) & ( (\datapath|riscv_ir|data\(30) & (\control|cmpmux_sel~0_combout\ & !\control|state.s_ldr2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(30),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_MDR|ALT_INV_data\(30),
	combout => \datapath|regfilemux|f[30]~3_combout\);

-- Location: MLABCELL_X24_Y34_N12
\control|alumux2_sel[1]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|alumux2_sel[1]~1_combout\ = (!\control|state.s_BR~q\ & !\control|state.s_SW_calc_addr~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \control|alumux2_sel[1]~1_combout\);

-- Location: LABCELL_X19_Y32_N26
\datapath|alumux2|f[30]~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[30]~34_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(31)))) # (\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(30))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(30),
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[30]~34_combout\);

-- Location: LABCELL_X27_Y34_N20
\control|Selector0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector0~3_combout\ = ( \datapath|riscv_ir|data\(13) & ( \control|Selector0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~2_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(13),
	combout => \control|Selector0~3_combout\);

-- Location: MLABCELL_X26_Y32_N0
\datapath|Add0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~1_sumout\ = SUM(( \datapath|pc|data\(2) ) + ( VCC ) + ( !VCC ))
-- \datapath|Add0~2\ = CARRY(( \datapath|pc|data\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(2),
	cin => GND,
	sumout => \datapath|Add0~1_sumout\,
	cout => \datapath|Add0~2\);

-- Location: IOIBUF_X53_Y36_N94
\mem_rdata[11]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(11),
	o => \mem_rdata[11]~input_o\);

-- Location: FF_X27_Y34_N15
\datapath|riscv_MDR|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[11]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(11));

-- Location: FF_X27_Y34_N35
\datapath|riscv_ir|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(11),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(11));

-- Location: IOIBUF_X28_Y0_N1
\mem_rdata[24]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(24),
	o => \mem_rdata[24]~input_o\);

-- Location: FF_X27_Y34_N23
\datapath|riscv_MDR|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[24]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(24));

-- Location: FF_X27_Y34_N9
\datapath|riscv_ir|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(24),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(24));

-- Location: LABCELL_X27_Y34_N24
\datapath|alumux2|f[4]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[4]~0_combout\ = ( \control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(11) ) ) # ( !\control|state.s_SW_calc_addr~q\ & ( (!\control|Selector0~1_combout\ & (\datapath|riscv_ir|data\(11))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_ir|data\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(11),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(24),
	dataf => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \datapath|alumux2|f[4]~0_combout\);

-- Location: LABCELL_X27_Y34_N10
\datapath|alumux2|f[4]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[4]~1_combout\ = ( \datapath|alumux2|f[4]~0_combout\ & ( (!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[4]~0_combout\,
	combout => \datapath|alumux2|f[4]~1_combout\);

-- Location: MLABCELL_X26_Y36_N32
\datapath|riscv_ALU|Selector30~7DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ = ( !\control|aluop[2]~1_combout\ & ( \control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & !\control|Selector0~3_combout\) ) ) ) # ( \control|aluop[2]~1_combout\ & ( 
-- !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & \control|Selector0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	datae => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector30~7DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y36_N6
\datapath|riscv_ALU|Selector23~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~1_combout\ = ( !\control|Selector0~3_combout\ & ( !\control|aluop[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datae => \control|ALT_INV_Selector0~3_combout\,
	combout => \datapath|riscv_ALU|Selector23~1_combout\);

-- Location: MLABCELL_X26_Y36_N12
\datapath|riscv_ALU|Selector30~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~8_combout\ = ( \control|aluop[2]~1_combout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ & ( !\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ ) ) ) # ( !\control|aluop[2]~1_combout\ & ( 
-- \datapath|riscv_ALU|Selector23~1_combout\ & ( !\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ ) ) ) # ( !\control|aluop[2]~1_combout\ & ( !\datapath|riscv_ALU|Selector23~1_combout\ & ( !\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datae => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	combout => \datapath|riscv_ALU|Selector30~8_combout\);

-- Location: MLABCELL_X24_Y34_N24
\datapath|alumux2|f[0]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[0]~5_combout\ = ( \datapath|alumux2|f[0]~4_combout\ & ( !\control|alumux2_sel[1]~1_combout\ $ (!\control|alumux2_sel[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~4_combout\,
	combout => \datapath|alumux2|f[0]~5_combout\);

-- Location: MLABCELL_X26_Y36_N34
\datapath|riscv_ALU|Selector30~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~7_combout\ = ( !\control|aluop[2]~1_combout\ & ( \control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & !\datapath|alumux2|f[4]~1_combout\) ) ) ) # ( \control|aluop[2]~1_combout\ & ( !\control|aluop[0]~0_combout\ 
-- & ( (\control|Selector0~3_combout\ & !\datapath|alumux2|f[4]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector30~7_combout\);

-- Location: LABCELL_X22_Y28_N14
\datapath|riscv_ALU|Selector30~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~9_combout\ = ( \control|aluop[2]~1_combout\ & ( !\datapath|riscv_ALU|Selector30~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	combout => \datapath|riscv_ALU|Selector30~9_combout\);

-- Location: IOIBUF_X53_Y23_N1
\mem_rdata[10]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(10),
	o => \mem_rdata[10]~input_o\);

-- Location: FF_X32_Y29_N11
\datapath|riscv_MDR|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[10]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(10));

-- Location: FF_X24_Y34_N35
\datapath|riscv_ir|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(10),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(10));

-- Location: IOIBUF_X53_Y31_N32
\mem_rdata[23]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(23),
	o => \mem_rdata[23]~input_o\);

-- Location: FF_X25_Y31_N1
\datapath|riscv_MDR|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[23]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(23));

-- Location: FF_X24_Y34_N21
\datapath|riscv_ir|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(23),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(23));

-- Location: MLABCELL_X24_Y34_N28
\datapath|alumux2|f[3]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[3]~2_combout\ = ( \control|Selector0~1_combout\ & ( (!\control|state.s_SW_calc_addr~q\ & ((\datapath|riscv_ir|data\(23)))) # (\control|state.s_SW_calc_addr~q\ & (\datapath|riscv_ir|data\(10))) ) ) # ( !\control|Selector0~1_combout\ & ( 
-- \datapath|riscv_ir|data\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(23),
	datad => \control|ALT_INV_state.s_SW_calc_addr~q\,
	dataf => \control|ALT_INV_Selector0~1_combout\,
	combout => \datapath|alumux2|f[3]~2_combout\);

-- Location: MLABCELL_X24_Y34_N6
\datapath|alumux2|f[3]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[3]~3_combout\ = ( \datapath|alumux2|f[3]~2_combout\ & ( (!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~2_combout\,
	combout => \datapath|alumux2|f[3]~3_combout\);

-- Location: IOIBUF_X0_Y29_N94
\mem_rdata[22]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(22),
	o => \mem_rdata[22]~input_o\);

-- Location: FF_X8_Y29_N13
\datapath|riscv_MDR|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[22]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(22));

-- Location: FF_X16_Y36_N19
\datapath|riscv_ir|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(22),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(22));

-- Location: IOIBUF_X0_Y29_N1
\mem_rdata[9]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(9),
	o => \mem_rdata[9]~input_o\);

-- Location: MLABCELL_X12_Y29_N30
\datapath|riscv_MDR|data[9]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[9]~feeder_combout\ = ( \mem_rdata[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[9]~input_o\,
	combout => \datapath|riscv_MDR|data[9]~feeder_combout\);

-- Location: FF_X12_Y29_N31
\datapath|riscv_MDR|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[9]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(9));

-- Location: FF_X12_Y34_N21
\datapath|riscv_ir|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(9),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(9));

-- Location: LABCELL_X16_Y36_N16
\datapath|alumux2|f[2]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[2]~7_combout\ = ( \control|Selector0~1_combout\ & ( \control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(9) ) ) ) # ( !\control|Selector0~1_combout\ & ( \control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(9) ) ) ) # 
-- ( \control|Selector0~1_combout\ & ( !\control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(22) ) ) ) # ( !\control|Selector0~1_combout\ & ( !\control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(22),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	datae => \control|ALT_INV_Selector0~1_combout\,
	dataf => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \datapath|alumux2|f[2]~7_combout\);

-- Location: LABCELL_X16_Y35_N2
\datapath|alumux2|f[2]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[2]~8_combout\ = ( \datapath|alumux2|f[2]~7_combout\ & ( (!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~7_combout\,
	combout => \datapath|alumux2|f[2]~8_combout\);

-- Location: IOIBUF_X0_Y23_N1
\mem_rdata[8]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(8),
	o => \mem_rdata[8]~input_o\);

-- Location: FF_X8_Y29_N19
\datapath|riscv_MDR|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[8]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(8));

-- Location: FF_X16_Y35_N35
\datapath|riscv_ir|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(8),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(8));

-- Location: IOIBUF_X0_Y38_N1
\mem_rdata[21]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(21),
	o => \mem_rdata[21]~input_o\);

-- Location: FF_X24_Y35_N35
\datapath|riscv_MDR|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[21]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(21));

-- Location: FF_X16_Y35_N5
\datapath|riscv_ir|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(21),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(21));

-- Location: LABCELL_X16_Y35_N26
\datapath|alumux2|f[1]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[1]~6_combout\ = ( \datapath|riscv_ir|data\(21) & ( \control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(8) ) ) ) # ( !\datapath|riscv_ir|data\(21) & ( \control|state.s_SW_calc_addr~q\ & ( \datapath|riscv_ir|data\(8) ) ) ) # ( 
-- \datapath|riscv_ir|data\(21) & ( !\control|state.s_SW_calc_addr~q\ & ( (!\control|state.s_BR~q\ & ((!\control|state.s_auipc~q\))) # (\control|state.s_BR~q\ & (\datapath|riscv_ir|data\(8))) ) ) ) # ( !\datapath|riscv_ir|data\(21) & ( 
-- !\control|state.s_SW_calc_addr~q\ & ( (\datapath|riscv_ir|data\(8) & \control|state.s_BR~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(8),
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \control|ALT_INV_state.s_auipc~q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(21),
	dataf => \control|ALT_INV_state.s_SW_calc_addr~q\,
	combout => \datapath|alumux2|f[1]~6_combout\);

-- Location: IOIBUF_X53_Y19_N1
\mem_rdata[27]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(27),
	o => \mem_rdata[27]~input_o\);

-- Location: FF_X24_Y35_N37
\datapath|riscv_MDR|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[27]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(27));

-- Location: FF_X18_Y33_N25
\datapath|riscv_ir|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(27),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(27));

-- Location: MLABCELL_X24_Y35_N36
\datapath|regfilemux|f[27]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[27]~12_combout\ = ( \datapath|riscv_ir|data\(27) & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(27))))) ) ) # ( 
-- !\datapath|riscv_ir|data\(27) & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(27),
	dataf => \datapath|riscv_ir|ALT_INV_data\(27),
	combout => \datapath|regfilemux|f[27]~12_combout\);

-- Location: LABCELL_X25_Y27_N28
\datapath|alumux2|f[27]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[27]~31_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( \control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(27) ) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( \control|alumux2_sel[1]~1_combout\ & ( 
-- \datapath|riscv_ir|data\(31) ) ) ) # ( \control|alumux2_sel[0]~0_combout\ & ( !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( !\control|alumux2_sel[1]~1_combout\ & ( 
-- \datapath|riscv_ir|data\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|riscv_ir|ALT_INV_data\(27),
	datae => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[27]~31_combout\);

-- Location: LABCELL_X22_Y31_N32
\datapath|riscv_ALU|Selector7~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~5_combout\ = ( \control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\control|Selector0~3_combout\ & !\datapath|alumux2|f[4]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector7~5_combout\);

-- Location: MLABCELL_X26_Y31_N16
\datapath|Add0~113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~113_sumout\ = SUM(( \datapath|pc|data\(30) ) + ( GND ) + ( \datapath|Add0~110\ ))
-- \datapath|Add0~114\ = CARRY(( \datapath|pc|data\(30) ) + ( GND ) + ( \datapath|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(30),
	cin => \datapath|Add0~110\,
	sumout => \datapath|Add0~113_sumout\,
	cout => \datapath|Add0~114\);

-- Location: MLABCELL_X26_Y31_N18
\datapath|Add0~117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~117_sumout\ = SUM(( \datapath|pc|data\(31) ) + ( GND ) + ( \datapath|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(31),
	cin => \datapath|Add0~114\,
	sumout => \datapath|Add0~117_sumout\);

-- Location: IOIBUF_X0_Y34_N63
\mem_rdata[26]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(26),
	o => \mem_rdata[26]~input_o\);

-- Location: FF_X27_Y34_N19
\datapath|riscv_MDR|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[26]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(26));

-- Location: FF_X27_Y29_N7
\datapath|riscv_ir|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(26),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(26));

-- Location: LABCELL_X27_Y29_N38
\datapath|regfilemux|f[26]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[26]~8_combout\ = ( \control|state.s_ldr2~q\ & ( \control|cmpmux_sel~0_combout\ & ( \datapath|riscv_MDR|data\(26) ) ) ) # ( !\control|state.s_ldr2~q\ & ( \control|cmpmux_sel~0_combout\ & ( (\control|state.s_LUI~q\ & 
-- \datapath|riscv_ir|data\(26)) ) ) ) # ( \control|state.s_ldr2~q\ & ( !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_MDR|data\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100010001000100010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(26),
	datad => \datapath|riscv_MDR|ALT_INV_data\(26),
	datae => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[26]~8_combout\);

-- Location: LABCELL_X16_Y35_N8
\datapath|alumux2|f[26]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[26]~30_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(26)))) ) ) # ( 
-- !\control|alumux2_sel[0]~0_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|riscv_ir|ALT_INV_data\(26),
	dataf => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	combout => \datapath|alumux2|f[26]~30_combout\);

-- Location: MLABCELL_X15_Y31_N0
\datapath|riscv_ALU|ShiftRight1~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~22_combout\ = ( \datapath|alumux1|f[30]~17_combout\ & ( \datapath|alumux1|f[31]~19_combout\ & ( !\datapath|alumux2|f[1]~6_combout\ ) ) ) # ( !\datapath|alumux1|f[30]~17_combout\ & ( \datapath|alumux1|f[31]~19_combout\ & ( 
-- (\datapath|alumux2|f[0]~5_combout\ & !\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( \datapath|alumux1|f[30]~17_combout\ & ( !\datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & !\datapath|alumux2|f[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000110011000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~22_combout\);

-- Location: IOIBUF_X11_Y51_N32
\mem_rdata[29]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(29),
	o => \mem_rdata[29]~input_o\);

-- Location: MLABCELL_X12_Y29_N26
\datapath|riscv_MDR|data[29]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[29]~feeder_combout\ = ( \mem_rdata[29]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[29]~input_o\,
	combout => \datapath|riscv_MDR|data[29]~feeder_combout\);

-- Location: FF_X12_Y29_N27
\datapath|riscv_MDR|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[29]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(29));

-- Location: FF_X27_Y29_N31
\datapath|riscv_ir|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(29),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(29));

-- Location: LABCELL_X27_Y29_N8
\datapath|regfilemux|f[29]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[29]~5_combout\ = ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & (\datapath|riscv_ir|data\(29)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(29))))) ) ) # ( 
-- !\control|cmpmux_sel~0_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100010000000111110001000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(29),
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(29),
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[29]~5_combout\);

-- Location: LABCELL_X16_Y33_N10
\datapath|alumux2|f[29]~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[29]~33_combout\ = ( \datapath|riscv_ir|data\(29) & ( ((\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) # (\datapath|riscv_ir|data\(31)) ) ) # ( !\datapath|riscv_ir|data\(29) & ( (\datapath|riscv_ir|data\(31) & 
-- ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	combout => \datapath|alumux2|f[29]~33_combout\);

-- Location: LABCELL_X27_Y34_N38
\datapath|riscv_ALU|Selector30~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~3_combout\ = (!\control|Selector0~3_combout\ & !\datapath|alumux2|f[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	combout => \datapath|riscv_ALU|Selector30~3_combout\);

-- Location: LABCELL_X22_Y33_N12
\datapath|riscv_ALU|Selector30~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~4_combout\ = ( !\datapath|riscv_ALU|Selector30~3_combout\ & ( \control|aluop[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	combout => \datapath|riscv_ALU|Selector30~4_combout\);

-- Location: LABCELL_X22_Y35_N4
\datapath|riscv_ALU|ShiftLeft0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~0_combout\ = ( \datapath|alumux2|f[3]~2_combout\ & ( \datapath|alumux2|f[2]~7_combout\ & ( (\control|alumux2_sel[0]~0_combout\ & \control|alumux2_sel[1]~1_combout\) ) ) ) # ( !\datapath|alumux2|f[3]~2_combout\ & ( 
-- \datapath|alumux2|f[2]~7_combout\ & ( (\control|alumux2_sel[0]~0_combout\ & \control|alumux2_sel[1]~1_combout\) ) ) ) # ( \datapath|alumux2|f[3]~2_combout\ & ( !\datapath|alumux2|f[2]~7_combout\ & ( (\control|alumux2_sel[0]~0_combout\ & 
-- \control|alumux2_sel[1]~1_combout\) ) ) ) # ( !\datapath|alumux2|f[3]~2_combout\ & ( !\datapath|alumux2|f[2]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datae => \datapath|alumux2|ALT_INV_f[3]~2_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~7_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~0_combout\);

-- Location: LABCELL_X19_Y29_N28
\datapath|riscv_ALU|Selector30~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~5_combout\ = ( \control|aluop[0]~0_combout\ & ( !\control|Selector0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_Selector0~3_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector30~5_combout\);

-- Location: LABCELL_X22_Y32_N24
\datapath|riscv_ALU|ShiftRight1~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~13_combout\ = ( \datapath|alumux1|f[30]~17_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[29]~18_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\)) ) ) # ( !\datapath|alumux1|f[30]~17_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[29]~18_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~13_combout\);

-- Location: MLABCELL_X18_Y37_N32
\datapath|riscv_ALU|Selector2~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~3_combout\ = ( \datapath|alumux1|f[29]~18_combout\ & ( \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & (((!\datapath|riscv_ALU|Selector30~5_combout\) # 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\datapath|riscv_ALU|Selector30~4_combout\ & (\datapath|alumux2|f[29]~33_combout\ & ((!\datapath|riscv_ALU|Selector30~5_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & ((!\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|alumux2|f[29]~33_combout\)) # (\datapath|riscv_ALU|Selector30~5_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~0_combout\))))) ) ) ) # ( \datapath|alumux1|f[29]~18_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # 
-- (\datapath|alumux2|f[29]~33_combout\))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (\datapath|alumux2|f[29]~33_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & 
-- !\datapath|riscv_ALU|Selector30~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000110111010000000001000100000011001101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[29]~33_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datae => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	combout => \datapath|riscv_ALU|Selector2~3_combout\);

-- Location: MLABCELL_X18_Y37_N22
\datapath|riscv_ALU|Selector2~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~4_combout\ = ( \datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Selector2~3_combout\ & ( (!\control|aluop[2]~1_combout\ & (!\datapath|alumux1|f[29]~18_combout\ $ (!\datapath|alumux2|f[29]~33_combout\))) ) ) ) 
-- # ( !\datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Selector2~3_combout\ & ( !\control|aluop[2]~1_combout\ ) ) ) # ( \datapath|riscv_ALU|Selector23~1_combout\ & ( !\datapath|riscv_ALU|Selector2~3_combout\ & ( 
-- (!\control|aluop[2]~1_combout\ & (!\datapath|alumux1|f[29]~18_combout\ $ (!\datapath|alumux2|f[29]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100001010000011110000111100000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|alumux2|ALT_INV_f[29]~33_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector2~3_combout\,
	combout => \datapath|riscv_ALU|Selector2~4_combout\);

-- Location: MLABCELL_X26_Y34_N6
\datapath|riscv_ALU|Selector7~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~1_combout\ = ( !\control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\) # (\datapath|alumux2|f[4]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000000000000000011001111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector7~1_combout\);

-- Location: LABCELL_X22_Y32_N26
\datapath|riscv_ALU|ShiftRight0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~21_combout\ = ( \datapath|alumux1|f[30]~17_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[29]~18_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[31]~19_combout\)))) ) ) # ( !\datapath|alumux1|f[30]~17_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[29]~18_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[31]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~21_combout\);

-- Location: MLABCELL_X18_Y36_N36
\datapath|riscv_ALU|ShiftRight0~46\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~46_combout\ = ( \datapath|riscv_ALU|ShiftRight0~21_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\) # (\datapath|alumux1|f[31]~19_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~21_combout\ & ( 
-- (\datapath|alumux1|f[31]~19_combout\ & !\datapath|riscv_ALU|ShiftLeft0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~46_combout\);

-- Location: LABCELL_X19_Y29_N22
\datapath|riscv_ALU|Selector7~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~2_combout\ = ( \control|Selector0~3_combout\ & ( !\control|aluop[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \control|ALT_INV_Selector0~3_combout\,
	combout => \datapath|riscv_ALU|Selector7~2_combout\);

-- Location: IOIBUF_X22_Y51_N63
\mem_rdata[28]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(28),
	o => \mem_rdata[28]~input_o\);

-- Location: LABCELL_X25_Y31_N30
\datapath|riscv_MDR|data[28]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MDR|data[28]~feeder_combout\ = ( \mem_rdata[28]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_mem_rdata[28]~input_o\,
	combout => \datapath|riscv_MDR|data[28]~feeder_combout\);

-- Location: FF_X25_Y31_N31
\datapath|riscv_MDR|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MDR|data[28]~feeder_combout\,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(28));

-- Location: LABCELL_X27_Y29_N2
\datapath|riscv_ir|data[28]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ir|data[28]~feeder_combout\ = ( \datapath|riscv_MDR|data\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|riscv_MDR|ALT_INV_data\(28),
	combout => \datapath|riscv_ir|data[28]~feeder_combout\);

-- Location: FF_X27_Y29_N3
\datapath|riscv_ir|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_ir|data[28]~feeder_combout\,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(28));

-- Location: LABCELL_X25_Y31_N14
\datapath|regfilemux|f[28]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[28]~1_combout\ = ( \control|state.s_LUI~q\ & ( (!\control|state.s_ldr2~q\ & (\datapath|riscv_ir|data\(28) & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(28))))) ) ) # ( 
-- !\control|state.s_LUI~q\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(28),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(28),
	dataf => \control|ALT_INV_state.s_LUI~q\,
	combout => \datapath|regfilemux|f[28]~1_combout\);

-- Location: LABCELL_X25_Y31_N10
\datapath|alumux2|f[28]~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[28]~32_combout\ = ( \datapath|riscv_ir|data\(31) & ( \datapath|riscv_ir|data\(28) ) ) # ( !\datapath|riscv_ir|data\(31) & ( \datapath|riscv_ir|data\(28) & ( (\control|alumux2_sel[0]~0_combout\ & \control|alumux2_sel[1]~1_combout\) ) ) 
-- ) # ( \datapath|riscv_ir|data\(31) & ( !\datapath|riscv_ir|data\(28) & ( (!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|riscv_ir|ALT_INV_data\(28),
	combout => \datapath|alumux2|f[28]~32_combout\);

-- Location: LABCELL_X22_Y37_N28
\datapath|riscv_ALU|ShiftRight0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~1_combout\ = ( \datapath|pc|data\(29) & ( \datapath|riscv_regfile|data~1122_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( 
-- !\datapath|pc|data\(29) & ( \datapath|riscv_regfile|data~1122_combout\ & ( (\datapath|riscv_regfile|WideOr1~combout\ & (!\datapath|alumux2|f[1]~6_combout\ & \control|Selector0~1_combout\)) ) ) ) # ( \datapath|pc|data\(29) & ( 
-- !\datapath|riscv_regfile|data~1122_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & !\control|Selector0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|pc|ALT_INV_data\(29),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1122_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~1_combout\);

-- Location: MLABCELL_X21_Y36_N26
\datapath|riscv_ALU|ShiftRight1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~0_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1089_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|pc|data\(30)) # (\control|Selector0~1_combout\))) ) ) ) # ( 
-- !\datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1089_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(30) & \datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( 
-- !\datapath|riscv_regfile|data~1089_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(30) & \datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1089_combout\ & ( 
-- (!\control|Selector0~1_combout\ & (\datapath|pc|data\(30) & \datapath|alumux2|f[1]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(30),
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1089_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~0_combout\);

-- Location: LABCELL_X19_Y35_N34
\datapath|regfilemux|f[31]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[31]~7_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector0~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31))))) # (\control|state.s_ldr2~q\ & 
-- (\datapath|riscv_MDR|data\(31))) ) ) ) # ( !\control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector0~0_combout\ & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(31))) ) ) ) # ( 
-- \control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector0~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31))))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(31))) ) ) ) # ( 
-- !\control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector0~0_combout\ & ( (\datapath|riscv_MDR|data\(31) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001110100011101000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(31),
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector0~0_combout\,
	combout => \datapath|regfilemux|f[31]~7_combout\);

-- Location: LABCELL_X27_Y29_N26
\control|Selector18~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|Selector18~0_combout\ = ( \control|state.s_imm~q\ & ( \control|Equal4~0_combout\ & ( (!\control|state.decode~q\ & (!\mem_resp~input_o\ & ((!\control|Selector16~0_combout\)))) # (\control|state.decode~q\ & (((!\datapath|riscv_ir|data\(14))))) ) ) 
-- ) # ( !\control|state.s_imm~q\ & ( \control|Equal4~0_combout\ & ( (!\datapath|riscv_ir|data\(14) & \control|state.decode~q\) ) ) ) # ( \control|state.s_imm~q\ & ( !\control|Equal4~0_combout\ & ( (!\mem_resp~input_o\ & (!\control|state.decode~q\ & 
-- !\control|Selector16~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000001100000011001010110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_mem_resp~input_o\,
	datab => \datapath|riscv_ir|ALT_INV_data\(14),
	datac => \control|ALT_INV_state.decode~q\,
	datad => \control|ALT_INV_Selector16~0_combout\,
	datae => \control|ALT_INV_state.s_imm~q\,
	dataf => \control|ALT_INV_Equal4~0_combout\,
	combout => \control|Selector18~0_combout\);

-- Location: FF_X27_Y29_N27
\control|state.s_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \control|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|state.s_imm~q\);

-- Location: LABCELL_X27_Y34_N32
\datapath|riscv_regfile|data~2080\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2080_combout\ = ( !\datapath|riscv_ir|data\(7) & ( (!\datapath|riscv_ir|data\(11) & (!\datapath|riscv_ir|data\(10) & !\datapath|riscv_ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(11),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_ir|ALT_INV_data\(7),
	combout => \datapath|riscv_regfile|data~2080_combout\);

-- Location: LABCELL_X13_Y30_N20
\datapath|riscv_regfile|data~2081\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2081_combout\ = ( \datapath|regfilemux|f[31]~0_combout\ & ( !\datapath|riscv_regfile|data~2080_combout\ & ( (!\datapath|riscv_ir|data\(8) & ((\control|state.s_imm~q\) # (\control|state.s_auipc~q\))) ) ) ) # ( 
-- !\datapath|regfilemux|f[31]~0_combout\ & ( !\datapath|riscv_regfile|data~2080_combout\ & ( !\datapath|riscv_ir|data\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \datapath|riscv_ir|ALT_INV_data\(8),
	datad => \control|ALT_INV_state.s_imm~q\,
	datae => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2080_combout\,
	combout => \datapath|riscv_regfile|data~2081_combout\);

-- Location: MLABCELL_X12_Y30_N6
\datapath|riscv_regfile|data~2111\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2111_combout\ = ( \datapath|riscv_regfile|data~2081_combout\ & ( (\datapath|riscv_ir|data\(11) & (\datapath|riscv_ir|data\(9) & (\datapath|riscv_ir|data\(10) & \datapath|riscv_ir|data\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2111_combout\);

-- Location: FF_X19_Y35_N37
\datapath|riscv_regfile|data~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~959_q\);

-- Location: LABCELL_X13_Y30_N6
\datapath|riscv_regfile|data~2084\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2084_combout\ = ( \datapath|riscv_ir|data\(8) & ( ((!\datapath|regfilemux|f[31]~0_combout\) # (\control|state.s_imm~q\)) # (\control|state.s_auipc~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_imm~q\,
	datad => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(8),
	combout => \datapath|riscv_regfile|data~2084_combout\);

-- Location: MLABCELL_X12_Y30_N16
\datapath|riscv_regfile|data~2099\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2099_combout\ = (!\datapath|riscv_ir|data\(7) & (\datapath|riscv_regfile|data~2084_combout\ & \datapath|riscv_ir|data\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(10),
	combout => \datapath|riscv_regfile|data~2099_combout\);

-- Location: MLABCELL_X12_Y30_N0
\datapath|riscv_regfile|data~2118\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2118_combout\ = ( \datapath|riscv_regfile|data~2099_combout\ & ( (\datapath|riscv_ir|data\(9) & \datapath|riscv_ir|data\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2099_combout\,
	combout => \datapath|riscv_regfile|data~2118_combout\);

-- Location: FF_X19_Y35_N3
\datapath|riscv_regfile|data~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~991_q\);

-- Location: MLABCELL_X18_Y37_N38
\datapath|riscv_regfile|data~1023feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1023feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~1023feeder_combout\);

-- Location: MLABCELL_X29_Y35_N10
\datapath|riscv_regfile|data~2103\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2103_combout\ = ( \datapath|riscv_regfile|data~2084_combout\ & ( \datapath|riscv_ir|data\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	combout => \datapath|riscv_regfile|data~2103_combout\);

-- Location: MLABCELL_X29_Y35_N8
\datapath|riscv_regfile|data~2112\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2112_combout\ = ( \datapath|riscv_regfile|data~2103_combout\ & ( (\datapath|riscv_ir|data\(7) & (\datapath|riscv_ir|data\(10) & \datapath|riscv_ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2103_combout\,
	combout => \datapath|riscv_regfile|data~2112_combout\);

-- Location: FF_X18_Y37_N39
\datapath|riscv_regfile|data~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1023feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1023_q\);

-- Location: MLABCELL_X29_Y35_N30
\datapath|riscv_regfile|data~2115\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2115_combout\ = ( \datapath|riscv_ir|data\(10) & ( (\datapath|riscv_ir|data\(7) & (!\datapath|riscv_ir|data\(9) & \datapath|riscv_regfile|data~2103_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_data~2103_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(10),
	combout => \datapath|riscv_regfile|data~2115_combout\);

-- Location: FF_X16_Y35_N31
\datapath|riscv_regfile|data~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~895_q\);

-- Location: LABCELL_X13_Y35_N32
\datapath|riscv_regfile|data~831feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~831feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~831feeder_combout\);

-- Location: MLABCELL_X29_Y32_N16
\datapath|riscv_regfile|data~2114\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2114_combout\ = ( \datapath|riscv_ir|data\(11) & ( \datapath|riscv_regfile|data~2081_combout\ & ( (\datapath|riscv_ir|data\(7) & (!\datapath|riscv_ir|data\(9) & \datapath|riscv_ir|data\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_ir|ALT_INV_data\(10),
	datae => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2114_combout\);

-- Location: FF_X13_Y35_N33
\datapath|riscv_regfile|data~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~831feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~831_q\);

-- Location: MLABCELL_X12_Y30_N28
\datapath|riscv_regfile|data~2117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2117_combout\ = ( \datapath|riscv_regfile|data~2099_combout\ & ( (\datapath|riscv_ir|data\(11) & !\datapath|riscv_ir|data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2099_combout\,
	combout => \datapath|riscv_regfile|data~2117_combout\);

-- Location: FF_X18_Y34_N9
\datapath|riscv_regfile|data~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~863_q\);

-- Location: MLABCELL_X29_Y35_N16
\datapath|riscv_regfile|data~2094\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2094_combout\ = ( \datapath|riscv_regfile|data~2081_combout\ & ( (\datapath|riscv_ir|data\(10) & !\datapath|riscv_ir|data\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2094_combout\);

-- Location: MLABCELL_X29_Y35_N14
\datapath|riscv_regfile|data~2116\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2116_combout\ = ( \datapath|riscv_ir|data\(11) & ( \datapath|riscv_regfile|data~2094_combout\ & ( !\datapath|riscv_ir|data\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(9),
	datae => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2094_combout\,
	combout => \datapath|riscv_regfile|data~2116_combout\);

-- Location: FF_X18_Y34_N35
\datapath|riscv_regfile|data~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~799_q\);

-- Location: MLABCELL_X18_Y34_N10
\datapath|riscv_regfile|data~1147\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1147_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~799_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~831_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~863_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~895_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~895_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~831_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~863_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~799_q\,
	combout => \datapath|riscv_regfile|data~1147_combout\);

-- Location: MLABCELL_X18_Y34_N36
\datapath|riscv_regfile|data~927feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~927feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~927feeder_combout\);

-- Location: MLABCELL_X29_Y35_N4
\datapath|riscv_regfile|data~2113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2113_combout\ = ( \datapath|riscv_regfile|data~2094_combout\ & ( (\datapath|riscv_ir|data\(9) & \datapath|riscv_ir|data\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2094_combout\,
	combout => \datapath|riscv_regfile|data~2113_combout\);

-- Location: FF_X18_Y34_N37
\datapath|riscv_regfile|data~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~927feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~927_q\);

-- Location: MLABCELL_X18_Y34_N28
\datapath|riscv_regfile|data~1151\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1151_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1147_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1147_combout\ & 
-- ((\datapath|riscv_regfile|data~927_q\))) # (\datapath|riscv_regfile|data~1147_combout\ & (\datapath|riscv_regfile|data~959_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1147_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1147_combout\ & (\datapath|riscv_regfile|data~991_q\)) # (\datapath|riscv_regfile|data~1147_combout\ & ((\datapath|riscv_regfile|data~1023_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~959_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~991_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1023_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1147_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~927_q\,
	combout => \datapath|riscv_regfile|data~1151_combout\);

-- Location: MLABCELL_X18_Y37_N24
\datapath|riscv_regfile|data~255feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~255feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~255feeder_combout\);

-- Location: MLABCELL_X24_Y34_N26
\datapath|riscv_regfile|data~2085\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2085_combout\ = ( \datapath|riscv_regfile|data~2084_combout\ & ( (!\datapath|riscv_ir|data\(11) & (\datapath|riscv_ir|data\(9) & (!\datapath|riscv_ir|data\(10) & \datapath|riscv_ir|data\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	combout => \datapath|riscv_regfile|data~2085_combout\);

-- Location: FF_X18_Y37_N25
\datapath|riscv_regfile|data~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~255feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~255_q\);

-- Location: MLABCELL_X12_Y30_N14
\datapath|riscv_regfile|data~2082\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2082_combout\ = ( \datapath|riscv_regfile|data~2081_combout\ & ( !\datapath|riscv_ir|data\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2082_combout\);

-- Location: MLABCELL_X12_Y30_N10
\datapath|riscv_regfile|data~2083\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2083_combout\ = ( \datapath|riscv_ir|data\(7) & ( !\datapath|riscv_ir|data\(11) & ( (\datapath|riscv_ir|data\(9) & \datapath|riscv_regfile|data~2082_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2083_combout\);

-- Location: FF_X19_Y35_N33
\datapath|riscv_regfile|data~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~191_q\);

-- Location: LABCELL_X19_Y37_N36
\datapath|riscv_regfile|data~223feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~223feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~223feeder_combout\);

-- Location: MLABCELL_X24_Y34_N30
\datapath|riscv_regfile|data~2091\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2091_combout\ = ( !\datapath|riscv_ir|data\(11) & ( (\datapath|riscv_ir|data\(9) & (!\datapath|riscv_ir|data\(10) & (!\datapath|riscv_ir|data\(7) & \datapath|riscv_regfile|data~2084_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(9),
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	datad => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2091_combout\);

-- Location: FF_X19_Y37_N37
\datapath|riscv_regfile|data~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~223feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~223_q\);

-- Location: LABCELL_X16_Y37_N26
\datapath|riscv_regfile|data~63feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~63feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~63feeder_combout\);

-- Location: MLABCELL_X12_Y30_N32
\datapath|riscv_regfile|data~2087\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2087_combout\ = ( \datapath|riscv_regfile|data~2082_combout\ & ( (!\datapath|riscv_ir|data\(9) & (!\datapath|riscv_ir|data\(11) & \datapath|riscv_ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(11),
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	combout => \datapath|riscv_regfile|data~2087_combout\);

-- Location: FF_X16_Y37_N27
\datapath|riscv_regfile|data~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~63feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~63_q\);

-- Location: MLABCELL_X15_Y36_N38
\datapath|riscv_regfile|data~127feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~127feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~127feeder_combout\);

-- Location: MLABCELL_X24_Y34_N18
\datapath|riscv_regfile|data~2088\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2088_combout\ = ( \datapath|riscv_regfile|data~2084_combout\ & ( (!\datapath|riscv_ir|data\(11) & (\datapath|riscv_ir|data\(7) & (!\datapath|riscv_ir|data\(10) & !\datapath|riscv_ir|data\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	combout => \datapath|riscv_regfile|data~2088_combout\);

-- Location: FF_X15_Y36_N39
\datapath|riscv_regfile|data~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~127feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~127_q\);

-- Location: LABCELL_X13_Y30_N4
\datapath|riscv_regfile|data~2090\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2090_combout\ = ( \datapath|riscv_regfile|data~2080_combout\ & ( \datapath|riscv_regfile|data~2084_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2080_combout\,
	combout => \datapath|riscv_regfile|data~2090_combout\);

-- Location: FF_X19_Y37_N9
\datapath|riscv_regfile|data~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~95_q\);

-- Location: LABCELL_X16_Y37_N38
\datapath|riscv_regfile|data~31feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~31feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~31feeder_combout\);

-- Location: LABCELL_X13_Y30_N30
\datapath|riscv_regfile|data~2089\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2089_combout\ = ( \datapath|riscv_regfile|data~2080_combout\ & ( \datapath|riscv_regfile|data~2081_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2080_combout\,
	combout => \datapath|riscv_regfile|data~2089_combout\);

-- Location: FF_X16_Y37_N39
\datapath|riscv_regfile|data~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~31feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~31_q\);

-- Location: LABCELL_X19_Y37_N10
\datapath|riscv_regfile|data~1123\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1123_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~31_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~63_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~95_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~127_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~63_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~127_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~95_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~31_q\,
	combout => \datapath|riscv_regfile|data~1123_combout\);

-- Location: LABCELL_X19_Y37_N34
\datapath|riscv_regfile|data~159feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~159feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~159feeder_combout\);

-- Location: MLABCELL_X12_Y30_N18
\datapath|riscv_regfile|data~2086\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2086_combout\ = ( \datapath|riscv_regfile|data~2082_combout\ & ( (!\datapath|riscv_ir|data\(7) & (\datapath|riscv_ir|data\(9) & !\datapath|riscv_ir|data\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	combout => \datapath|riscv_regfile|data~2086_combout\);

-- Location: FF_X19_Y37_N35
\datapath|riscv_regfile|data~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~159feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~159_q\);

-- Location: LABCELL_X19_Y37_N14
\datapath|riscv_regfile|data~1127\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1127_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1123_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1123_combout\ & 
-- ((\datapath|riscv_regfile|data~159_q\))) # (\datapath|riscv_regfile|data~1123_combout\ & (\datapath|riscv_regfile|data~191_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1123_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1123_combout\ & ((\datapath|riscv_regfile|data~223_q\))) # (\datapath|riscv_regfile|data~1123_combout\ & (\datapath|riscv_regfile|data~255_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~255_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~191_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~223_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1123_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~159_q\,
	combout => \datapath|riscv_regfile|data~1127_combout\);

-- Location: MLABCELL_X12_Y30_N34
\datapath|riscv_regfile|data~2102\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2102_combout\ = ( \datapath|riscv_ir|data\(11) & ( (\datapath|riscv_ir|data\(9) & (\datapath|riscv_regfile|data~2082_combout\ & \datapath|riscv_ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2102_combout\);

-- Location: FF_X26_Y35_N17
\datapath|riscv_regfile|data~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~703_q\);

-- Location: LABCELL_X25_Y36_N26
\datapath|riscv_regfile|data~767feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~767feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~767feeder_combout\);

-- Location: MLABCELL_X29_Y35_N6
\datapath|riscv_regfile|data~2104\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2104_combout\ = ( \datapath|riscv_regfile|data~2103_combout\ & ( (!\datapath|riscv_ir|data\(10) & (\datapath|riscv_ir|data\(9) & \datapath|riscv_ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(10),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2103_combout\,
	combout => \datapath|riscv_regfile|data~2104_combout\);

-- Location: FF_X25_Y36_N27
\datapath|riscv_regfile|data~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~767feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~767_q\);

-- Location: MLABCELL_X24_Y34_N14
\datapath|riscv_regfile|data~2110\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2110_combout\ = ( \datapath|riscv_regfile|data~2084_combout\ & ( (\datapath|riscv_ir|data\(11) & (!\datapath|riscv_ir|data\(10) & (!\datapath|riscv_ir|data\(7) & \datapath|riscv_ir|data\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	combout => \datapath|riscv_regfile|data~2110_combout\);

-- Location: FF_X22_Y34_N1
\datapath|riscv_regfile|data~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~735_q\);

-- Location: MLABCELL_X29_Y35_N34
\datapath|riscv_regfile|data~2107\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2107_combout\ = ( !\datapath|riscv_ir|data\(9) & ( (\datapath|riscv_ir|data\(7) & (\datapath|riscv_regfile|data~2103_combout\ & !\datapath|riscv_ir|data\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_regfile|ALT_INV_data~2103_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(10),
	datae => \datapath|riscv_ir|ALT_INV_data\(9),
	combout => \datapath|riscv_regfile|data~2107_combout\);

-- Location: FF_X22_Y36_N33
\datapath|riscv_regfile|data~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~639_q\);

-- Location: LABCELL_X25_Y36_N32
\datapath|riscv_regfile|data~575feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~575feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~575feeder_combout\);

-- Location: MLABCELL_X12_Y30_N22
\datapath|riscv_regfile|data~2106\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2106_combout\ = ( \datapath|riscv_ir|data\(11) & ( (!\datapath|riscv_ir|data\(9) & (\datapath|riscv_regfile|data~2082_combout\ & \datapath|riscv_ir|data\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2106_combout\);

-- Location: FF_X25_Y36_N33
\datapath|riscv_regfile|data~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~575feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~575_q\);

-- Location: MLABCELL_X29_Y35_N20
\datapath|riscv_regfile|data~2109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2109_combout\ = ( \datapath|riscv_regfile|data~2103_combout\ & ( (!\datapath|riscv_ir|data\(7) & (!\datapath|riscv_ir|data\(10) & !\datapath|riscv_ir|data\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2103_combout\,
	combout => \datapath|riscv_regfile|data~2109_combout\);

-- Location: FF_X22_Y36_N5
\datapath|riscv_regfile|data~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~607_q\);

-- Location: LABCELL_X22_Y36_N14
\datapath|riscv_regfile|data~543feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~543feeder_combout\ = \datapath|regfilemux|f[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~543feeder_combout\);

-- Location: MLABCELL_X12_Y30_N36
\datapath|riscv_regfile|data~2108\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2108_combout\ = ( \datapath|riscv_regfile|data~2081_combout\ & ( (\datapath|riscv_ir|data\(11) & (!\datapath|riscv_ir|data\(9) & (!\datapath|riscv_ir|data\(7) & !\datapath|riscv_ir|data\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	datad => \datapath|riscv_ir|ALT_INV_data\(10),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2108_combout\);

-- Location: FF_X22_Y36_N15
\datapath|riscv_regfile|data~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~543feeder_combout\,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~543_q\);

-- Location: LABCELL_X22_Y36_N6
\datapath|riscv_regfile|data~1139\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1139_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~543_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~575_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~607_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~639_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~639_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~575_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~607_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~543_q\,
	combout => \datapath|riscv_regfile|data~1139_combout\);

-- Location: LABCELL_X25_Y36_N4
\datapath|riscv_regfile|data~671feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~671feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~671feeder_combout\);

-- Location: MLABCELL_X12_Y30_N24
\datapath|riscv_regfile|data~2105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2105_combout\ = ( !\datapath|riscv_ir|data\(7) & ( \datapath|riscv_regfile|data~2082_combout\ & ( (\datapath|riscv_ir|data\(9) & \datapath|riscv_ir|data\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(11),
	datae => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2082_combout\,
	combout => \datapath|riscv_regfile|data~2105_combout\);

-- Location: FF_X25_Y36_N5
\datapath|riscv_regfile|data~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~671feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~671_q\);

-- Location: LABCELL_X22_Y34_N2
\datapath|riscv_regfile|data~1143\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1143_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1139_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1139_combout\ & 
-- ((\datapath|riscv_regfile|data~671_q\))) # (\datapath|riscv_regfile|data~1139_combout\ & (\datapath|riscv_regfile|data~703_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1139_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1139_combout\ & ((\datapath|riscv_regfile|data~735_q\))) # (\datapath|riscv_regfile|data~1139_combout\ & (\datapath|riscv_regfile|data~767_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~703_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~767_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~735_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1139_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~671_q\,
	combout => \datapath|riscv_regfile|data~1143_combout\);

-- Location: LABCELL_X22_Y34_N38
\datapath|riscv_regfile|data~511feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~511feeder_combout\ = \datapath|regfilemux|f[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~511feeder_combout\);

-- Location: MLABCELL_X24_Y34_N10
\datapath|riscv_regfile|data~2093\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2093_combout\ = ( \datapath|riscv_ir|data\(9) & ( (!\datapath|riscv_ir|data\(11) & (\datapath|riscv_ir|data\(10) & (\datapath|riscv_ir|data\(7) & \datapath|riscv_regfile|data~2084_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	datad => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(9),
	combout => \datapath|riscv_regfile|data~2093_combout\);

-- Location: FF_X22_Y34_N39
\datapath|riscv_regfile|data~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~511feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~511_q\);

-- Location: MLABCELL_X29_Y32_N28
\datapath|riscv_regfile|data~2092\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2092_combout\ = ( !\datapath|riscv_ir|data\(11) & ( \datapath|riscv_regfile|data~2081_combout\ & ( (\datapath|riscv_ir|data\(7) & (\datapath|riscv_ir|data\(10) & \datapath|riscv_ir|data\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(7),
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_ir|ALT_INV_data\(9),
	datae => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2092_combout\);

-- Location: FF_X22_Y35_N11
\datapath|riscv_regfile|data~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~447_q\);

-- Location: MLABCELL_X12_Y30_N12
\datapath|riscv_regfile|data~2101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2101_combout\ = ( \datapath|riscv_regfile|data~2099_combout\ & ( (\datapath|riscv_ir|data\(9) & !\datapath|riscv_ir|data\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2099_combout\,
	combout => \datapath|riscv_regfile|data~2101_combout\);

-- Location: FF_X22_Y35_N29
\datapath|riscv_regfile|data~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~479_q\);

-- Location: LABCELL_X25_Y35_N38
\datapath|riscv_regfile|data~319feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~319feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~319feeder_combout\);

-- Location: MLABCELL_X12_Y30_N30
\datapath|riscv_regfile|data~2096\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2096_combout\ = ( \datapath|riscv_regfile|data~2081_combout\ & ( (!\datapath|riscv_ir|data\(11) & (!\datapath|riscv_ir|data\(9) & (\datapath|riscv_ir|data\(10) & \datapath|riscv_ir|data\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_ir|ALT_INV_data\(10),
	datad => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2081_combout\,
	combout => \datapath|riscv_regfile|data~2096_combout\);

-- Location: FF_X25_Y35_N39
\datapath|riscv_regfile|data~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~319feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~319_q\);

-- Location: MLABCELL_X24_Y34_N38
\datapath|riscv_regfile|data~2097\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2097_combout\ = ( \datapath|riscv_ir|data\(7) & ( (!\datapath|riscv_ir|data\(11) & (\datapath|riscv_ir|data\(10) & (\datapath|riscv_regfile|data~2084_combout\ & !\datapath|riscv_ir|data\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(11),
	datab => \datapath|riscv_ir|ALT_INV_data\(10),
	datac => \datapath|riscv_regfile|ALT_INV_data~2084_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(9),
	datae => \datapath|riscv_ir|ALT_INV_data\(7),
	combout => \datapath|riscv_regfile|data~2097_combout\);

-- Location: FF_X26_Y35_N5
\datapath|riscv_regfile|data~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~383_q\);

-- Location: LABCELL_X25_Y35_N8
\datapath|riscv_regfile|data~351feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~351feeder_combout\ = ( \datapath|regfilemux|f[31]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[31]~7_combout\,
	combout => \datapath|riscv_regfile|data~351feeder_combout\);

-- Location: MLABCELL_X12_Y30_N2
\datapath|riscv_regfile|data~2100\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2100_combout\ = ( !\datapath|riscv_ir|data\(11) & ( (!\datapath|riscv_ir|data\(9) & \datapath|riscv_regfile|data~2099_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_data~2099_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2100_combout\);

-- Location: FF_X25_Y35_N9
\datapath|riscv_regfile|data~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~351feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~351_q\);

-- Location: MLABCELL_X29_Y35_N24
\datapath|riscv_regfile|data~2098\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2098_combout\ = ( !\datapath|riscv_ir|data\(11) & ( (!\datapath|riscv_ir|data\(9) & \datapath|riscv_regfile|data~2094_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000000000000000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_regfile|ALT_INV_data~2094_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(11),
	combout => \datapath|riscv_regfile|data~2098_combout\);

-- Location: FF_X25_Y35_N7
\datapath|riscv_regfile|data~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~287_q\);

-- Location: LABCELL_X25_Y35_N4
\datapath|riscv_regfile|data~1131\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1131_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~287_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~319_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~351_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~383_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~319_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~383_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~351_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~287_q\,
	combout => \datapath|riscv_regfile|data~1131_combout\);

-- Location: MLABCELL_X29_Y35_N28
\datapath|riscv_regfile|data~2095\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2095_combout\ = ( \datapath|riscv_regfile|data~2094_combout\ & ( (\datapath|riscv_ir|data\(9) & !\datapath|riscv_ir|data\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(9),
	datad => \datapath|riscv_ir|ALT_INV_data\(11),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2094_combout\,
	combout => \datapath|riscv_regfile|data~2095_combout\);

-- Location: FF_X22_Y35_N39
\datapath|riscv_regfile|data~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[31]~7_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~415_q\);

-- Location: LABCELL_X22_Y35_N36
\datapath|riscv_regfile|data~1135\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1135_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1131_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1131_combout\ & 
-- ((\datapath|riscv_regfile|data~415_q\))) # (\datapath|riscv_regfile|data~1131_combout\ & (\datapath|riscv_regfile|data~447_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1131_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1131_combout\ & ((\datapath|riscv_regfile|data~479_q\))) # (\datapath|riscv_regfile|data~1131_combout\ & (\datapath|riscv_regfile|data~511_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~511_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~447_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~479_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1131_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~415_q\,
	combout => \datapath|riscv_regfile|data~1135_combout\);

-- Location: MLABCELL_X18_Y34_N32
\datapath|riscv_regfile|data~1155\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1155_combout\ = ( \datapath|riscv_regfile|data~1143_combout\ & ( \datapath|riscv_regfile|data~1135_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_ir|data\(18)) # 
-- (\datapath|riscv_regfile|data~1127_combout\)))) # (\datapath|riscv_ir|data\(19) & (((!\datapath|riscv_ir|data\(18))) # (\datapath|riscv_regfile|data~1151_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1143_combout\ & ( 
-- \datapath|riscv_regfile|data~1135_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_ir|data\(18)) # (\datapath|riscv_regfile|data~1127_combout\)))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1151_combout\ & 
-- ((\datapath|riscv_ir|data\(18))))) ) ) ) # ( \datapath|riscv_regfile|data~1143_combout\ & ( !\datapath|riscv_regfile|data~1135_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1127_combout\ & !\datapath|riscv_ir|data\(18))))) 
-- # (\datapath|riscv_ir|data\(19) & (((!\datapath|riscv_ir|data\(18))) # (\datapath|riscv_regfile|data~1151_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1143_combout\ & ( !\datapath|riscv_regfile|data~1135_combout\ & ( (!\datapath|riscv_ir|data\(19) 
-- & (((\datapath|riscv_regfile|data~1127_combout\ & !\datapath|riscv_ir|data\(18))))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1151_combout\ & ((\datapath|riscv_ir|data\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1151_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1127_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(18),
	datae => \datapath|riscv_regfile|ALT_INV_data~1143_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1135_combout\,
	combout => \datapath|riscv_regfile|data~1155_combout\);

-- Location: MLABCELL_X15_Y34_N22
\datapath|riscv_ALU|ShiftRight0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~2_combout\ = ( \datapath|riscv_regfile|data~1155_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & (\datapath|pc|data\(31))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1155_combout\ & ( (\datapath|pc|data\(31) & (!\control|Selector0~1_combout\ & \datapath|alumux2|f[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001110000000001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(31),
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~2_combout\);

-- Location: MLABCELL_X26_Y35_N36
\datapath|riscv_ALU|ShiftRight0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~0_combout\ = ( \datapath|riscv_regfile|data~1056_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & (\datapath|pc|data\(28))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1056_combout\ & ( (\datapath|pc|data\(28) & (!\datapath|alumux2|f[1]~6_combout\ & !\control|Selector0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000100000011000100010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(28),
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1056_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~0_combout\);

-- Location: MLABCELL_X21_Y36_N22
\datapath|riscv_ALU|ShiftRight1~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~35_combout\ = ( \datapath|riscv_ALU|ShiftRight0~0_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~1_combout\ & !\datapath|riscv_ALU|ShiftRight0~2_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~0_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~1_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftRight0~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010010100000111001001010000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~0_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~35_combout\);

-- Location: LABCELL_X25_Y31_N20
\datapath|riscv_ALU|Selector3~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~3_combout\ = ( !\datapath|riscv_ALU|Selector30~5_combout\ & ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (!\datapath|alumux2|f[28]~32_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & 
-- \datapath|alumux1|f[28]~20_combout\)) # (\datapath|alumux2|f[28]~32_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # (\datapath|alumux1|f[28]~20_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector30~5_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & !\datapath|riscv_ALU|Selector30~4_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector30~5_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- (!\datapath|alumux2|f[28]~32_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & \datapath|alumux1|f[28]~20_combout\)) # (\datapath|alumux2|f[28]~32_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # (\datapath|alumux1|f[28]~20_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110011010100000101000000110000111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[28]~32_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datad => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	combout => \datapath|riscv_ALU|Selector3~3_combout\);

-- Location: LABCELL_X25_Y31_N32
\datapath|riscv_ALU|Selector3~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~4_combout\ = ( \datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Selector3~3_combout\ & ( (!\control|aluop[2]~1_combout\ & (!\datapath|alumux2|f[28]~32_combout\ $ (!\datapath|alumux1|f[28]~20_combout\))) ) ) ) 
-- # ( !\datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Selector3~3_combout\ & ( !\control|aluop[2]~1_combout\ ) ) ) # ( \datapath|riscv_ALU|Selector23~1_combout\ & ( !\datapath|riscv_ALU|Selector3~3_combout\ & ( 
-- (!\control|aluop[2]~1_combout\ & (!\datapath|alumux2|f[28]~32_combout\ $ (!\datapath|alumux1|f[28]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100001100000011110000111100000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[28]~32_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector3~3_combout\,
	combout => \datapath|riscv_ALU|Selector3~4_combout\);

-- Location: MLABCELL_X21_Y35_N14
\datapath|riscv_ALU|ShiftRight0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~45_combout\ = ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (\datapath|alumux1|f[31]~19_combout\ & !\datapath|riscv_ALU|ShiftLeft0~0_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\) # (\datapath|alumux1|f[31]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~45_combout\);

-- Location: IOIBUF_X21_Y51_N32
\mem_rdata[25]~input\ : stratixiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mem_rdata(25),
	o => \mem_rdata[25]~input_o\);

-- Location: FF_X24_Y35_N39
\datapath|riscv_MDR|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem_rdata[25]~input_o\,
	sload => VCC,
	ena => \control|ALT_INV_load_MDR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MDR|data\(25));

-- Location: FF_X18_Y33_N21
\datapath|riscv_ir|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_MDR|data\(25),
	sload => VCC,
	ena => \control|state.fetch3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_ir|data\(25));

-- Location: MLABCELL_X24_Y35_N38
\datapath|regfilemux|f[25]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[25]~14_combout\ = ( \datapath|riscv_ir|data\(25) & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(25))))) ) ) # ( 
-- !\datapath|riscv_ir|data\(25) & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(25),
	dataf => \datapath|riscv_ir|ALT_INV_data\(25),
	combout => \datapath|regfilemux|f[25]~14_combout\);

-- Location: LABCELL_X25_Y29_N16
\datapath|alumux2|f[25]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[25]~29_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(25)))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[25]~29_combout\);

-- Location: LABCELL_X22_Y32_N16
\datapath|riscv_ALU|ShiftRight1~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~14_combout\ = ( \datapath|alumux1|f[26]~21_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[25]~23_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[27]~22_combout\)))) # (\datapath|alumux2|f[0]~5_combout\) ) ) ) # ( !\datapath|alumux1|f[26]~21_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[25]~23_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[27]~22_combout\))))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( \datapath|alumux1|f[26]~21_combout\ & ( 
-- !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[25]~23_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[27]~22_combout\))))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( !\datapath|alumux1|f[26]~21_combout\ & ( !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[25]~23_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[27]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	datad => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	datae => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~14_combout\);

-- Location: LABCELL_X22_Y32_N28
\datapath|riscv_ALU|Selector6~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~2_combout\ = ( \datapath|riscv_ALU|Selector7~5_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~14_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector7~5_combout\,
	combout => \datapath|riscv_ALU|Selector6~2_combout\);

-- Location: LABCELL_X22_Y32_N34
\datapath|riscv_ALU|Selector6~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~3_combout\ = ( \datapath|riscv_ALU|Selector6~2_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux1|f[25]~23_combout\ $ (\datapath|alumux2|f[25]~29_combout\)))) ) ) # ( 
-- !\datapath|riscv_ALU|Selector6~2_combout\ & ( (!\datapath|alumux1|f[25]~23_combout\ & ((!\datapath|alumux2|f[25]~29_combout\) # ((\control|aluop[0]~0_combout\)))) # (\datapath|alumux1|f[25]~23_combout\ & ((!\datapath|alumux2|f[25]~29_combout\ & 
-- (\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[25]~29_combout\ & ((!\control|Selector0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001111110001110100111111000111010010000000000001001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	datab => \datapath|alumux2|ALT_INV_f[25]~29_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector6~2_combout\,
	combout => \datapath|riscv_ALU|Selector6~3_combout\);

-- Location: LABCELL_X27_Y34_N22
\datapath|regfilemux|f[24]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[24]~10_combout\ = ( \control|state.s_ldr2~q\ & ( \datapath|riscv_MDR|data\(24) ) ) # ( !\control|state.s_ldr2~q\ & ( (\control|cmpmux_sel~0_combout\ & (\control|state.s_LUI~q\ & \datapath|riscv_ir|data\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \datapath|riscv_ir|ALT_INV_data\(24),
	datad => \datapath|riscv_MDR|ALT_INV_data\(24),
	dataf => \control|ALT_INV_state.s_ldr2~q\,
	combout => \datapath|regfilemux|f[24]~10_combout\);

-- Location: LABCELL_X16_Y35_N0
\datapath|alumux2|f[24]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[24]~28_combout\ = ( \datapath|riscv_ir|data\(31) & ( (!\control|alumux2_sel[0]~0_combout\) # ((!\control|alumux2_sel[1]~1_combout\) # (\datapath|riscv_ir|data\(24))) ) ) # ( !\datapath|riscv_ir|data\(31) & ( 
-- (\control|alumux2_sel[0]~0_combout\ & (\control|alumux2_sel[1]~1_combout\ & \datapath|riscv_ir|data\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(24),
	dataf => \datapath|riscv_ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[24]~28_combout\);

-- Location: LABCELL_X19_Y36_N34
\datapath|riscv_ALU|ShiftRight0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~5_combout\ = ( \datapath|riscv_regfile|data~1221_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & (\datapath|pc|data\(24))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1221_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\control|Selector0~1_combout\ & \datapath|pc|data\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(24),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1221_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~5_combout\);

-- Location: MLABCELL_X18_Y34_N18
\datapath|riscv_ALU|ShiftRight0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~4_combout\ = ( \datapath|alumux2|f[1]~6_combout\ & ( \datapath|riscv_regfile|data~1188_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(26)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)) ) ) ) # ( \datapath|alumux2|f[1]~6_combout\ & ( !\datapath|riscv_regfile|data~1188_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|pc|ALT_INV_data\(26),
	datae => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1188_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~4_combout\);

-- Location: MLABCELL_X21_Y34_N18
\datapath|riscv_ALU|ShiftRight0~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~7_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1287_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|pc|data\(25)) # (\control|Selector0~1_combout\))) ) ) ) # ( 
-- !\datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1287_combout\ & ( (!\control|Selector0~1_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & \datapath|pc|data\(25))) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( 
-- !\datapath|riscv_regfile|data~1287_combout\ & ( (!\control|Selector0~1_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & \datapath|pc|data\(25))) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1287_combout\ & ( 
-- (!\control|Selector0~1_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & \datapath|pc|data\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|pc|ALT_INV_data\(25),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1287_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~7_combout\);

-- Location: MLABCELL_X21_Y34_N38
\datapath|riscv_ALU|ShiftRight0~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~6_combout\ = ( \datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(27)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & (!\control|Selector0~1_combout\ & \datapath|pc|data\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(27),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1254_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~6_combout\);

-- Location: LABCELL_X16_Y35_N16
\datapath|riscv_ALU|ShiftRight0~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~8_combout\ = ( \datapath|riscv_ALU|ShiftRight0~7_combout\ & ( \datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight0~4_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight0~5_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~7_combout\ & ( \datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- (((\datapath|riscv_ALU|ShiftRight0~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~5_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~6_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight0~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~5_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~7_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000010011001100110001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~4_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~6_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~8_combout\);

-- Location: MLABCELL_X21_Y36_N2
\datapath|riscv_ALU|ShiftRight0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~3_combout\ = ( \datapath|riscv_ALU|ShiftRight1~0_combout\ & ( \datapath|riscv_ALU|ShiftRight0~2_combout\ & ( \datapath|alumux2|f[2]~8_combout\ ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~0_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~2_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~0_combout\) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~0_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~2_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # (\datapath|riscv_ALU|ShiftRight0~1_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~0_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~2_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~0_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101010001010100010100010001010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~2_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~3_combout\);

-- Location: LABCELL_X16_Y35_N6
\datapath|riscv_ALU|Selector7~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~6_combout\ = ( \datapath|riscv_ALU|ShiftRight0~3_combout\ & ( \datapath|riscv_ALU|Selector7~5_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight0~3_combout\ & ( (\datapath|riscv_ALU|ShiftRight0~8_combout\ & 
-- \datapath|riscv_ALU|Selector7~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \datapath|riscv_ALU|Selector7~6_combout\);

-- Location: LABCELL_X16_Y35_N36
\datapath|riscv_ALU|Selector7~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~7_combout\ = ( \datapath|riscv_ALU|Selector7~6_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux1|f[24]~24_combout\ $ (\datapath|alumux2|f[24]~28_combout\)))) ) ) # ( 
-- !\datapath|riscv_ALU|Selector7~6_combout\ & ( (!\datapath|alumux1|f[24]~24_combout\ & (((!\datapath|alumux2|f[24]~28_combout\)) # (\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[24]~24_combout\ & ((!\datapath|alumux2|f[24]~28_combout\ & 
-- (\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[24]~28_combout\ & ((!\control|Selector0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101011100111101010101110010000000000010001000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	datad => \datapath|alumux2|ALT_INV_f[24]~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector7~6_combout\,
	combout => \datapath|riscv_ALU|Selector7~7_combout\);

-- Location: MLABCELL_X21_Y36_N14
\datapath|riscv_ALU|ShiftRight0~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~39_combout\ = ( \datapath|riscv_ALU|ShiftRight0~8_combout\ & ( (!\datapath|alumux1|f[31]~19_combout\ & \datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~8_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~3_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux1|f[31]~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011100010111000101110001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~39_combout\);

-- Location: LABCELL_X13_Y33_N26
\datapath|regfilemux|f[1]~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[1]~36_combout\ = ( \datapath|riscv_ALU|Selector30~10_combout\ & ( (!\control|state.s_ldr2~q\ & ((!\control|cmpmux_sel~0_combout\ & (\control|state.s_LUI~q\ & \datapath|riscv_MDR|data\(1))) # (\control|cmpmux_sel~0_combout\ & 
-- (!\control|state.s_LUI~q\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(1))))) ) ) # ( !\datapath|riscv_ALU|Selector30~10_combout\ & ( (\datapath|riscv_MDR|data\(1) & (((!\control|cmpmux_sel~0_combout\ & \control|state.s_LUI~q\)) # 
-- (\control|state.s_ldr2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101111000000000010111101000000011011110100000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(1),
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~10_combout\,
	combout => \datapath|regfilemux|f[1]~36_combout\);

-- Location: MLABCELL_X26_Y34_N14
\datapath|riscv_regfile|data~33feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~33feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~33feeder_combout\);

-- Location: FF_X26_Y34_N15
\datapath|riscv_regfile|data~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~33feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~33_q\);

-- Location: FF_X21_Y33_N25
\datapath|riscv_regfile|data~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~65_q\);

-- Location: LABCELL_X27_Y28_N14
\datapath|riscv_regfile|data~97feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~97feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~97feeder_combout\);

-- Location: FF_X27_Y28_N15
\datapath|riscv_regfile|data~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~97feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~97_q\);

-- Location: FF_X21_Y29_N33
\datapath|riscv_regfile|data~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1_q\);

-- Location: MLABCELL_X21_Y33_N26
\datapath|riscv_regfile|data~1717\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1717_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~1_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~33_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~65_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) 
-- & (((\datapath|riscv_regfile|data~97_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~33_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~65_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~97_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~1_q\,
	combout => \datapath|riscv_regfile|data~1717_combout\);

-- Location: FF_X21_Y33_N13
\datapath|riscv_regfile|data~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~193_q\);

-- Location: FF_X12_Y30_N27
\datapath|riscv_regfile|data~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~161_q\);

-- Location: FF_X15_Y32_N31
\datapath|riscv_regfile|data~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~225_q\);

-- Location: MLABCELL_X21_Y30_N14
\datapath|riscv_regfile|data~129feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~129feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~129feeder_combout\);

-- Location: FF_X21_Y30_N15
\datapath|riscv_regfile|data~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~129feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~129_q\);

-- Location: MLABCELL_X21_Y33_N14
\datapath|riscv_regfile|data~1721\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1721_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~1717_combout\)) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1717_combout\ & 
-- (\datapath|riscv_regfile|data~129_q\)) # (\datapath|riscv_regfile|data~1717_combout\ & (((\datapath|riscv_regfile|data~161_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~1717_combout\)) # 
-- (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1717_combout\ & (\datapath|riscv_regfile|data~193_q\)) # (\datapath|riscv_regfile|data~1717_combout\ & (((\datapath|riscv_regfile|data~225_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000110111001001100010011000100110001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~1717_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~193_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~161_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~225_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~129_q\,
	combout => \datapath|riscv_regfile|data~1721_combout\);

-- Location: FF_X25_Y28_N25
\datapath|riscv_regfile|data~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~737_q\);

-- Location: FF_X12_Y31_N25
\datapath|riscv_regfile|data~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~673_q\);

-- Location: FF_X18_Y30_N33
\datapath|riscv_regfile|data~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~705_q\);

-- Location: MLABCELL_X18_Y27_N22
\datapath|riscv_regfile|data~545feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~545feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~545feeder_combout\);

-- Location: FF_X18_Y27_N23
\datapath|riscv_regfile|data~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~545feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~545_q\);

-- Location: FF_X15_Y31_N35
\datapath|riscv_regfile|data~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~609_q\);

-- Location: FF_X18_Y30_N19
\datapath|riscv_regfile|data~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~577_q\);

-- Location: FF_X18_Y30_N31
\datapath|riscv_regfile|data~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~513_q\);

-- Location: MLABCELL_X18_Y30_N28
\datapath|riscv_regfile|data~1733\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1733_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~513_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~545_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~577_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~609_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~545_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~609_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~577_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~513_q\,
	combout => \datapath|riscv_regfile|data~1733_combout\);

-- Location: FF_X18_Y31_N39
\datapath|riscv_regfile|data~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~641_q\);

-- Location: MLABCELL_X18_Y30_N34
\datapath|riscv_regfile|data~1737\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1737_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1733_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1733_combout\ & 
-- ((\datapath|riscv_regfile|data~641_q\))) # (\datapath|riscv_regfile|data~1733_combout\ & (\datapath|riscv_regfile|data~673_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1733_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1733_combout\ & ((\datapath|riscv_regfile|data~705_q\))) # (\datapath|riscv_regfile|data~1733_combout\ & (\datapath|riscv_regfile|data~737_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~737_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~673_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~705_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1733_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~641_q\,
	combout => \datapath|riscv_regfile|data~1737_combout\);

-- Location: FF_X22_Y34_N5
\datapath|riscv_regfile|data~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~481_q\);

-- Location: FF_X22_Y35_N7
\datapath|riscv_regfile|data~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~417_q\);

-- Location: FF_X16_Y34_N1
\datapath|riscv_regfile|data~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~449_q\);

-- Location: FF_X18_Y35_N27
\datapath|riscv_regfile|data~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~353_q\);

-- Location: FF_X13_Y34_N11
\datapath|riscv_regfile|data~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~289_q\);

-- Location: LABCELL_X16_Y34_N32
\datapath|riscv_regfile|data~321feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~321feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~321feeder_combout\);

-- Location: FF_X16_Y34_N33
\datapath|riscv_regfile|data~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~321feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~321_q\);

-- Location: FF_X16_Y34_N7
\datapath|riscv_regfile|data~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~257_q\);

-- Location: LABCELL_X16_Y34_N4
\datapath|riscv_regfile|data~1725\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1725_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~257_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~289_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~321_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~353_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~353_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~289_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~321_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~257_q\,
	combout => \datapath|riscv_regfile|data~1725_combout\);

-- Location: FF_X29_Y35_N27
\datapath|riscv_regfile|data~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~385_q\);

-- Location: LABCELL_X16_Y34_N2
\datapath|riscv_regfile|data~1729\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1729_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1725_combout\ & (((\datapath|riscv_regfile|data~385_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1725_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~417_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1725_combout\ & (((\datapath|riscv_regfile|data~449_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1725_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~481_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~481_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~417_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~449_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1725_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~385_q\,
	combout => \datapath|riscv_regfile|data~1729_combout\);

-- Location: MLABCELL_X29_Y35_N36
\datapath|riscv_regfile|data~993feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~993feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~993feeder_combout\);

-- Location: FF_X29_Y35_N37
\datapath|riscv_regfile|data~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~993feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~993_q\);

-- Location: FF_X18_Y35_N15
\datapath|riscv_regfile|data~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~929_q\);

-- Location: FF_X13_Y33_N35
\datapath|riscv_regfile|data~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~961_q\);

-- Location: FF_X15_Y32_N33
\datapath|riscv_regfile|data~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~801_q\);

-- Location: FF_X29_Y35_N33
\datapath|riscv_regfile|data~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~865_q\);

-- Location: FF_X15_Y35_N1
\datapath|riscv_regfile|data~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~833_q\);

-- Location: MLABCELL_X15_Y35_N38
\datapath|riscv_regfile|data~769feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~769feeder_combout\ = ( \datapath|regfilemux|f[1]~36_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[1]~36_combout\,
	combout => \datapath|riscv_regfile|data~769feeder_combout\);

-- Location: FF_X15_Y35_N39
\datapath|riscv_regfile|data~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~769feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~769_q\);

-- Location: MLABCELL_X15_Y35_N2
\datapath|riscv_regfile|data~1741\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1741_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~769_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~801_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~833_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~865_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~801_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~865_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~833_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~769_q\,
	combout => \datapath|riscv_regfile|data~1741_combout\);

-- Location: FF_X15_Y35_N31
\datapath|riscv_regfile|data~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[1]~36_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~897_q\);

-- Location: MLABCELL_X15_Y35_N28
\datapath|riscv_regfile|data~1745\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1745_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1741_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1741_combout\ & 
-- ((\datapath|riscv_regfile|data~897_q\))) # (\datapath|riscv_regfile|data~1741_combout\ & (\datapath|riscv_regfile|data~929_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1741_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1741_combout\ & ((\datapath|riscv_regfile|data~961_q\))) # (\datapath|riscv_regfile|data~1741_combout\ & (\datapath|riscv_regfile|data~993_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~993_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~929_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~961_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1741_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~897_q\,
	combout => \datapath|riscv_regfile|data~1745_combout\);

-- Location: MLABCELL_X21_Y33_N34
\datapath|riscv_regfile|data~1749\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1749_combout\ = ( \datapath|riscv_regfile|data~1729_combout\ & ( \datapath|riscv_regfile|data~1745_combout\ & ( ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1721_combout\)) # (\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1737_combout\)))) # (\datapath|riscv_ir|data\(18)) ) ) ) # ( !\datapath|riscv_regfile|data~1729_combout\ & ( \datapath|riscv_regfile|data~1745_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1721_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1737_combout\))))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) ) ) ) # ( \datapath|riscv_regfile|data~1729_combout\ & ( 
-- !\datapath|riscv_regfile|data~1745_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1721_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1737_combout\))))) # 
-- (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) ) ) ) # ( !\datapath|riscv_regfile|data~1729_combout\ & ( !\datapath|riscv_regfile|data~1745_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1721_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1737_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1721_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1737_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1729_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1745_combout\,
	combout => \datapath|riscv_regfile|data~1749_combout\);

-- Location: MLABCELL_X21_Y33_N30
\datapath|alumux1|f[1]~5DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[1]~5DUPLICATE_combout\ = ( \datapath|riscv_regfile|data~1749_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(1))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1749_combout\ & ( (\datapath|pc|data\(1) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000111101010101000000000101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(1),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	combout => \datapath|alumux1|f[1]~5DUPLICATE_combout\);

-- Location: LABCELL_X16_Y35_N4
\datapath|alumux2|f[1]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[1]~9_combout\ = ( \control|state.s_BR~q\ & ( \datapath|riscv_ir|data\(8) ) ) # ( !\control|state.s_BR~q\ & ( (!\control|state.s_SW_calc_addr~q\ & ((!\control|state.s_auipc~q\ & ((\datapath|riscv_ir|data\(21)))) # 
-- (\control|state.s_auipc~q\ & (\datapath|riscv_ir|data\(8))))) # (\control|state.s_SW_calc_addr~q\ & (\datapath|riscv_ir|data\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110110011000100111011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(8),
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(21),
	dataf => \control|ALT_INV_state.s_BR~q\,
	combout => \datapath|alumux2|f[1]~9_combout\);

-- Location: LABCELL_X19_Y34_N20
\datapath|riscv_ALU|Add0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~1_sumout\ = SUM(( (\datapath|alumux2|f[0]~4_combout\ & (!\control|alumux2_sel[0]~0_combout\ $ (((\control|state.s_SW_calc_addr~q\) # (\control|state.s_BR~q\))))) ) + ( \datapath|alumux1|f[0]~7_combout\ ) + ( !VCC ))
-- \datapath|riscv_ALU|Add0~2\ = CARRY(( (\datapath|alumux2|f[0]~4_combout\ & (!\control|alumux2_sel[0]~0_combout\ $ (((\control|state.s_SW_calc_addr~q\) # (\control|state.s_BR~q\))))) ) + ( \datapath|alumux1|f[0]~7_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000100000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \datapath|alumux2|ALT_INV_f[0]~4_combout\,
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	cin => GND,
	sumout => \datapath|riscv_ALU|Add0~1_sumout\,
	cout => \datapath|riscv_ALU|Add0~2\);

-- Location: LABCELL_X19_Y34_N22
\datapath|riscv_ALU|Add0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~5_sumout\ = SUM(( \datapath|alumux1|f[1]~5DUPLICATE_combout\ ) + ( (\datapath|alumux2|f[1]~9_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( 
-- \datapath|riscv_ALU|Add0~2\ ))
-- \datapath|riscv_ALU|Add0~6\ = CARRY(( \datapath|alumux1|f[1]~5DUPLICATE_combout\ ) + ( (\datapath|alumux2|f[1]~9_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~2\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_auipc~q\,
	datad => \datapath|alumux1|ALT_INV_f[1]~5DUPLICATE_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~9_combout\,
	cin => \datapath|riscv_ALU|Add0~2\,
	sumout => \datapath|riscv_ALU|Add0~5_sumout\,
	cout => \datapath|riscv_ALU|Add0~6\);

-- Location: LABCELL_X19_Y34_N24
\datapath|riscv_ALU|Add0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~9_sumout\ = SUM(( \datapath|alumux1|f[2]~6_combout\ ) + ( (\datapath|alumux2|f[2]~7_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~6\ ))
-- \datapath|riscv_ALU|Add0~10\ = CARRY(( \datapath|alumux1|f[2]~6_combout\ ) + ( (\datapath|alumux2|f[2]~7_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~7_combout\,
	cin => \datapath|riscv_ALU|Add0~6\,
	sumout => \datapath|riscv_ALU|Add0~9_sumout\,
	cout => \datapath|riscv_ALU|Add0~10\);

-- Location: LABCELL_X19_Y34_N26
\datapath|riscv_ALU|Add0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~13_sumout\ = SUM(( \datapath|alumux1|f[3]~4_combout\ ) + ( (\datapath|alumux2|f[3]~2_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~10\ 
-- ))
-- \datapath|riscv_ALU|Add0~14\ = CARRY(( \datapath|alumux1|f[3]~4_combout\ ) + ( (\datapath|alumux2|f[3]~2_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~2_combout\,
	cin => \datapath|riscv_ALU|Add0~10\,
	sumout => \datapath|riscv_ALU|Add0~13_sumout\,
	cout => \datapath|riscv_ALU|Add0~14\);

-- Location: LABCELL_X19_Y34_N28
\datapath|riscv_ALU|Add0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~17_sumout\ = SUM(( (\datapath|alumux2|f[4]~0_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[4]~13_combout\ ) + ( \datapath|riscv_ALU|Add0~14\ 
-- ))
-- \datapath|riscv_ALU|Add0~18\ = CARRY(( (\datapath|alumux2|f[4]~0_combout\ & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[4]~13_combout\ ) + ( \datapath|riscv_ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux2|ALT_INV_f[4]~0_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	cin => \datapath|riscv_ALU|Add0~14\,
	sumout => \datapath|riscv_ALU|Add0~17_sumout\,
	cout => \datapath|riscv_ALU|Add0~18\);

-- Location: LABCELL_X25_Y31_N6
\datapath|regfilemux|f[17]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[17]~27_combout\ = ( \datapath|riscv_ir|data\(17) & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(17))))) ) ) # ( 
-- !\datapath|riscv_ir|data\(17) & ( (\datapath|riscv_MDR|data\(17) & \control|state.s_ldr2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000101001100110000010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_MDR|ALT_INV_data\(17),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	combout => \datapath|regfilemux|f[17]~27_combout\);

-- Location: MLABCELL_X15_Y33_N14
\datapath|alumux1|f[17]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[17]~30_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1518_combout\ & ( (\datapath|pc|data\(17)) # (\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1518_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(17)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1518_combout\ & ( (!\control|Selector0~1_combout\ & 
-- \datapath|pc|data\(17)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1518_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(17),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1518_combout\,
	combout => \datapath|alumux1|f[17]~30_combout\);

-- Location: LABCELL_X22_Y35_N10
\datapath|alumux2|f[17]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[17]~21_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( (!\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(31)))) # (\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(17))) ) ) # ( 
-- !\control|alumux2_sel[0]~0_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	combout => \datapath|alumux2|f[17]~21_combout\);

-- Location: MLABCELL_X24_Y35_N34
\datapath|regfilemux|f[21]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[21]~22_combout\ = ( \datapath|riscv_ir|data\(21) & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(21))))) ) ) # ( 
-- !\datapath|riscv_ir|data\(21) & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(21),
	dataf => \datapath|riscv_ir|ALT_INV_data\(21),
	combout => \datapath|regfilemux|f[21]~22_combout\);

-- Location: LABCELL_X19_Y32_N28
\datapath|alumux2|f[21]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[21]~25_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(21)))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(21),
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[21]~25_combout\);

-- Location: LABCELL_X13_Y32_N6
\datapath|riscv_ALU|Selector10~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~2_combout\ = ( \datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # (\datapath|alumux2|f[21]~25_combout\))) ) ) # ( 
-- !\datapath|alumux1|f[21]~27_combout\ & ( (\datapath|alumux2|f[21]~25_combout\ & (!\datapath|riscv_ALU|Selector30~5_combout\ & !\datapath|riscv_ALU|Selector30~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000011110000010100001111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[21]~25_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	combout => \datapath|riscv_ALU|Selector10~2_combout\);

-- Location: LABCELL_X22_Y32_N8
\datapath|riscv_ALU|ShiftRight1~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~39_combout\ = ( \datapath|riscv_ALU|ShiftRight1~15_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~13_combout\)) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~15_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight1~14_combout\ & 
-- \datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~39_combout\);

-- Location: LABCELL_X22_Y35_N26
\datapath|riscv_ALU|ShiftRight1~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~34_combout\ = ( \datapath|alumux2|f[2]~8_combout\ & ( \datapath|alumux2|f[3]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datae => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~34_combout\);

-- Location: MLABCELL_X21_Y36_N12
\datapath|riscv_ALU|Selector11~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~2_combout\ = ( \datapath|riscv_ALU|Selector30~5_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & !\datapath|riscv_ALU|ShiftRight1~34_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	combout => \datapath|riscv_ALU|Selector11~2_combout\);

-- Location: MLABCELL_X15_Y32_N8
\datapath|riscv_ALU|Selector10~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~3_combout\ = ( \datapath|riscv_ALU|ShiftRight1~39_combout\ & ( \datapath|riscv_ALU|Selector11~2_combout\ & ( (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ 
-- (\datapath|alumux1|f[21]~27_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~39_combout\ & ( \datapath|riscv_ALU|Selector11~2_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector10~2_combout\)))) # 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ ((\datapath|alumux1|f[21]~27_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~39_combout\ & ( !\datapath|riscv_ALU|Selector11~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector10~2_combout\)))) # (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[21]~25_combout\ $ ((\datapath|alumux1|f[21]~27_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~39_combout\ & ( !\datapath|riscv_ALU|Selector11~2_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector10~2_combout\)))) # (\datapath|riscv_ALU|Selector23~1_combout\ & 
-- (!\datapath|alumux2|f[21]~25_combout\ $ ((\datapath|alumux1|f[21]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101101000001111010110100000111101011010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	datab => \datapath|alumux2|ALT_INV_f[21]~25_combout\,
	datac => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector10~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~39_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector11~2_combout\,
	combout => \datapath|riscv_ALU|Selector10~3_combout\);

-- Location: LABCELL_X16_Y32_N24
\datapath|riscv_ALU|ShiftRight0~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~36_combout\ = ( \datapath|riscv_ALU|ShiftRight0~21_combout\ & ( \datapath|riscv_ALU|ShiftRight1~14_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight1~15_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~21_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~14_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight1~15_combout\) # (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~14_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\ & 
-- \datapath|riscv_ALU|ShiftRight1~15_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~21_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~14_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftRight1~15_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- (\datapath|alumux2|f[2]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~36_combout\);

-- Location: LABCELL_X19_Y32_N38
\datapath|alumux2|f[20]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[20]~24_combout\ = ( \datapath|riscv_ir|data\(20) & ( ((\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) # (\datapath|riscv_ir|data\(31)) ) ) # ( !\datapath|riscv_ir|data\(20) & ( (\datapath|riscv_ir|data\(31) & 
-- ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(20),
	combout => \datapath|alumux2|f[20]~24_combout\);

-- Location: MLABCELL_X18_Y37_N30
\datapath|riscv_ALU|Selector11~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~3_combout\ = ( \datapath|alumux1|f[20]~28_combout\ & ( !\datapath|riscv_ALU|Selector30~5_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\) # (\datapath|alumux2|f[20]~24_combout\) ) ) ) # ( 
-- !\datapath|alumux1|f[20]~28_combout\ & ( !\datapath|riscv_ALU|Selector30~5_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & \datapath|alumux2|f[20]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[20]~24_combout\,
	datae => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	combout => \datapath|riscv_ALU|Selector11~3_combout\);

-- Location: LABCELL_X16_Y35_N32
\datapath|riscv_ALU|ShiftRight1~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~36_combout\ = ( \datapath|riscv_ALU|ShiftRight0~7_combout\ & ( \datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~5_combout\ & 
-- !\datapath|riscv_ALU|ShiftRight0~4_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~7_combout\ & ( \datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~5_combout\ & 
-- !\datapath|riscv_ALU|ShiftRight0~4_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~6_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~5_combout\ & 
-- !\datapath|riscv_ALU|ShiftRight0~4_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~6_combout\ & ( ((!\datapath|riscv_ALU|ShiftRight0~5_combout\ & !\datapath|riscv_ALU|ShiftRight0~4_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~4_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~6_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~36_combout\);

-- Location: LABCELL_X16_Y36_N34
\datapath|riscv_ALU|ShiftRight1~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~1_combout\ = ( \datapath|riscv_regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(20)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1353_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\control|Selector0~1_combout\ & \datapath|pc|data\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(20),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~1_combout\);

-- Location: LABCELL_X16_Y36_N14
\datapath|riscv_ALU|ShiftRight1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~2_combout\ = ( \control|Selector0~1_combout\ & ( \datapath|riscv_regfile|data~1419_combout\ & ( (\datapath|riscv_regfile|WideOr1~combout\ & !\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\control|Selector0~1_combout\ & ( 
-- \datapath|riscv_regfile|data~1419_combout\ & ( (\datapath|pc|data\(21) & !\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\control|Selector0~1_combout\ & ( !\datapath|riscv_regfile|data~1419_combout\ & ( (\datapath|pc|data\(21) & 
-- !\datapath|alumux2|f[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000001010101000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(21),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1419_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~2_combout\);

-- Location: LABCELL_X22_Y28_N10
\datapath|regfilemux|f[23]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[23]~20_combout\ = ( \control|state.s_ldr2~q\ & ( \control|cmpmux_sel~0_combout\ & ( \datapath|riscv_MDR|data\(23) ) ) ) # ( !\control|state.s_ldr2~q\ & ( \control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_ir|data\(23) & 
-- \control|state.s_LUI~q\) ) ) ) # ( \control|state.s_ldr2~q\ & ( !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_MDR|data\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(23),
	datac => \datapath|riscv_MDR|ALT_INV_data\(23),
	datad => \control|ALT_INV_state.s_LUI~q\,
	datae => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[23]~20_combout\);

-- Location: LABCELL_X13_Y28_N0
\datapath|alumux2|f[23]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[23]~27_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) & ( (!\control|alumux2_sel[0]~0_combout\) # (\datapath|riscv_ir|data\(23)) ) ) ) # ( !\control|alumux2_sel[1]~1_combout\ & ( 
-- \datapath|riscv_ir|data\(31) ) ) # ( \control|alumux2_sel[1]~1_combout\ & ( !\datapath|riscv_ir|data\(31) & ( (\datapath|riscv_ir|data\(23) & \control|alumux2_sel[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111111111111111111111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ir|ALT_INV_data\(23),
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datae => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[23]~27_combout\);

-- Location: LABCELL_X16_Y30_N6
\datapath|alumux1|f[23]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[23]~26_combout\ = ( \datapath|riscv_regfile|data~1386_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(23)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1386_combout\ & ( (\datapath|pc|data\(23) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(23),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1386_combout\,
	combout => \datapath|alumux1|f[23]~26_combout\);

-- Location: LABCELL_X13_Y28_N38
\datapath|riscv_ALU|Selector8~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~2_combout\ = ( \datapath|alumux1|f[23]~26_combout\ & ( \datapath|riscv_ALU|Selector30~4_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & \datapath|alumux2|f[23]~27_combout\) ) ) ) # ( 
-- \datapath|alumux1|f[23]~26_combout\ & ( !\datapath|riscv_ALU|Selector30~4_combout\ & ( !\datapath|riscv_ALU|Selector30~5_combout\ ) ) ) # ( !\datapath|alumux1|f[23]~26_combout\ & ( !\datapath|riscv_ALU|Selector30~4_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~5_combout\ & \datapath|alumux2|f[23]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100001111000000000000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datad => \datapath|alumux2|ALT_INV_f[23]~27_combout\,
	datae => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	combout => \datapath|riscv_ALU|Selector8~2_combout\);

-- Location: MLABCELL_X18_Y31_N28
\datapath|riscv_ALU|ShiftRight1~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~30_combout\ = ( \datapath|alumux1|f[24]~24_combout\ & ( \datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[23]~26_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[26]~21_combout\)))) ) ) ) # ( !\datapath|alumux1|f[24]~24_combout\ & ( \datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[23]~26_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[26]~21_combout\)))) ) ) ) # ( \datapath|alumux1|f[24]~24_combout\ & ( 
-- !\datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[23]~26_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[26]~21_combout\)))) ) ) ) # ( !\datapath|alumux1|f[24]~24_combout\ & ( !\datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[23]~26_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[26]~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	datad => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	datae => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~30_combout\);

-- Location: LABCELL_X22_Y31_N12
\datapath|riscv_ALU|ShiftRight1~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~41_combout\ = ( \datapath|riscv_ALU|ShiftRight0~30_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~32_combout\))) # (\datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~30_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~41_combout\);

-- Location: LABCELL_X13_Y28_N16
\datapath|riscv_ALU|Selector8~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~3_combout\ = ( \datapath|riscv_ALU|Selector11~2_combout\ & ( \datapath|riscv_ALU|ShiftRight1~41_combout\ & ( (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[23]~27_combout\ $ 
-- (\datapath|alumux1|f[23]~26_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~2_combout\ & ( \datapath|riscv_ALU|ShiftRight1~41_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector8~2_combout\)))) # 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[23]~27_combout\ $ ((\datapath|alumux1|f[23]~26_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector11~2_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~41_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector8~2_combout\)))) # (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[23]~27_combout\ $ ((\datapath|alumux1|f[23]~26_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector11~2_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~41_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector8~2_combout\)))) # (\datapath|riscv_ALU|Selector23~1_combout\ & 
-- (!\datapath|alumux2|f[23]~27_combout\ $ ((\datapath|alumux1|f[23]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010011001111100001001100111110000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[23]~27_combout\,
	datab => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector8~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector11~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~41_combout\,
	combout => \datapath|riscv_ALU|Selector8~3_combout\);

-- Location: LABCELL_X22_Y31_N34
\datapath|riscv_ALU|ShiftRight0~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~38_combout\ = ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|riscv_ALU|ShiftRight1~32_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|alumux1|f[31]~19_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~32_combout\ & 
-- ((\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|alumux1|f[31]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~38_combout\);

-- Location: LABCELL_X27_Y34_N36
\datapath|riscv_ALU|Selector7~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~0_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (!\control|alumux2_sel[1]~1_combout\ & ((\datapath|alumux2|f[2]~7_combout\) # (\datapath|alumux2|f[4]~0_combout\)))) ) ) # ( 
-- !\control|alumux2_sel[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & ((\datapath|alumux2|f[2]~7_combout\) # (\datapath|alumux2|f[4]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101000001000100010000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~7_combout\,
	dataf => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector7~0_combout\);

-- Location: LABCELL_X25_Y27_N32
\datapath|alumux2|f[7]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[7]~12_combout\ = ( !\control|alumux2_sel[0]~0_combout\ & ( \control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(27) ) ) ) # ( \control|alumux2_sel[0]~0_combout\ & ( !\control|alumux2_sel[1]~1_combout\ & ( 
-- \datapath|riscv_ir|data\(27) ) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ir|ALT_INV_data\(27),
	datae => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[7]~12_combout\);

-- Location: LABCELL_X22_Y31_N8
\datapath|riscv_ALU|Selector24~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector24~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~41_combout\ & ( \control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~34_combout\)))) # (\control|Selector0~3_combout\ & 
-- (\datapath|alumux2|f[7]~12_combout\ & ((\datapath|alumux1|f[7]~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~41_combout\ & ( \control|aluop[0]~0_combout\ & ( (\control|Selector0~3_combout\ & (\datapath|alumux2|f[7]~12_combout\ & 
-- \datapath|alumux1|f[7]~14_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~41_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[7]~12_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[7]~12_combout\ & 
-- ((!\datapath|alumux1|f[7]~14_combout\) # (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~41_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[7]~12_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # 
-- (\datapath|alumux2|f[7]~12_combout\ & ((!\datapath|alumux1|f[7]~14_combout\) # (\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111011101001100111101110100000000000100011010000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[7]~12_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\,
	datad => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~41_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector24~1_combout\);

-- Location: MLABCELL_X18_Y33_N8
\datapath|riscv_ALU|Add1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~2_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \datapath|riscv_ALU|Add1~2_cout\);

-- Location: MLABCELL_X18_Y33_N10
\datapath|riscv_ALU|Add1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~5_sumout\ = SUM(( \datapath|alumux1|f[0]~7_combout\ ) + ( (!\datapath|alumux2|f[0]~4_combout\) # ((!\control|state.s_SW_calc_addr~q\ & (!\control|state.s_auipc~q\ $ (!\control|state.s_BR~q\)))) ) + ( 
-- \datapath|riscv_ALU|Add1~2_cout\ ))
-- \datapath|riscv_ALU|Add1~6\ = CARRY(( \datapath|alumux1|f[0]~7_combout\ ) + ( (!\datapath|alumux2|f[0]~4_combout\) # ((!\control|state.s_SW_calc_addr~q\ & (!\control|state.s_auipc~q\ $ (!\control|state.s_BR~q\)))) ) + ( \datapath|riscv_ALU|Add1~2_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_BR~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[0]~4_combout\,
	cin => \datapath|riscv_ALU|Add1~2_cout\,
	sumout => \datapath|riscv_ALU|Add1~5_sumout\,
	cout => \datapath|riscv_ALU|Add1~6\);

-- Location: MLABCELL_X18_Y33_N12
\datapath|riscv_ALU|Add1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~9_sumout\ = SUM(( \datapath|alumux1|f[1]~5_combout\ ) + ( (!\datapath|alumux2|f[1]~9_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~6\ ))
-- \datapath|riscv_ALU|Add1~10\ = CARRY(( \datapath|alumux1|f[1]~5_combout\ ) + ( (!\datapath|alumux2|f[1]~9_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~9_combout\,
	cin => \datapath|riscv_ALU|Add1~6\,
	sumout => \datapath|riscv_ALU|Add1~9_sumout\,
	cout => \datapath|riscv_ALU|Add1~10\);

-- Location: MLABCELL_X18_Y33_N14
\datapath|riscv_ALU|Add1~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~13_sumout\ = SUM(( \datapath|alumux1|f[2]~6_combout\ ) + ( (!\datapath|alumux2|f[2]~7_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~10\ ))
-- \datapath|riscv_ALU|Add1~14\ = CARRY(( \datapath|alumux1|f[2]~6_combout\ ) + ( (!\datapath|alumux2|f[2]~7_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~7_combout\,
	cin => \datapath|riscv_ALU|Add1~10\,
	sumout => \datapath|riscv_ALU|Add1~13_sumout\,
	cout => \datapath|riscv_ALU|Add1~14\);

-- Location: MLABCELL_X18_Y33_N16
\datapath|riscv_ALU|Add1~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~17_sumout\ = SUM(( \datapath|alumux1|f[3]~4_combout\ ) + ( (!\datapath|alumux2|f[3]~2_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~14\ ))
-- \datapath|riscv_ALU|Add1~18\ = CARRY(( \datapath|alumux1|f[3]~4_combout\ ) + ( (!\datapath|alumux2|f[3]~2_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~2_combout\,
	cin => \datapath|riscv_ALU|Add1~14\,
	sumout => \datapath|riscv_ALU|Add1~17_sumout\,
	cout => \datapath|riscv_ALU|Add1~18\);

-- Location: MLABCELL_X18_Y33_N18
\datapath|riscv_ALU|Add1~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~21_sumout\ = SUM(( \datapath|alumux1|f[4]~13_combout\ ) + ( (!\datapath|alumux2|f[4]~0_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~18\ ))
-- \datapath|riscv_ALU|Add1~22\ = CARRY(( \datapath|alumux1|f[4]~13_combout\ ) + ( (!\datapath|alumux2|f[4]~0_combout\) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[4]~0_combout\,
	cin => \datapath|riscv_ALU|Add1~18\,
	sumout => \datapath|riscv_ALU|Add1~21_sumout\,
	cout => \datapath|riscv_ALU|Add1~22\);

-- Location: MLABCELL_X18_Y33_N20
\datapath|riscv_ALU|Add1~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~25_sumout\ = SUM(( (!\datapath|riscv_ir|data\(25)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[5]~15_combout\ ) + ( \datapath|riscv_ALU|Add1~22\ ))
-- \datapath|riscv_ALU|Add1~26\ = CARRY(( (!\datapath|riscv_ir|data\(25)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[5]~15_combout\ ) + ( \datapath|riscv_ALU|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	cin => \datapath|riscv_ALU|Add1~22\,
	sumout => \datapath|riscv_ALU|Add1~25_sumout\,
	cout => \datapath|riscv_ALU|Add1~26\);

-- Location: MLABCELL_X18_Y33_N22
\datapath|riscv_ALU|Add1~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~29_sumout\ = SUM(( \datapath|alumux1|f[6]~12_combout\ ) + ( (!\datapath|riscv_ir|data\(26)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~26\ ))
-- \datapath|riscv_ALU|Add1~30\ = CARRY(( \datapath|alumux1|f[6]~12_combout\ ) + ( (!\datapath|riscv_ir|data\(26)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(26),
	cin => \datapath|riscv_ALU|Add1~26\,
	sumout => \datapath|riscv_ALU|Add1~29_sumout\,
	cout => \datapath|riscv_ALU|Add1~30\);

-- Location: MLABCELL_X24_Y29_N14
\datapath|riscv_ALU|ShiftLeft0~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~14_combout\ = ( \datapath|alumux1|f[0]~7_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[2]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[1]~5_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) # ( !\datapath|alumux1|f[0]~7_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[2]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[1]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	datad => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~14_combout\);

-- Location: MLABCELL_X24_Y29_N2
\datapath|alumux1|f[6]~12DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[6]~12DUPLICATE_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1980_combout\ & ( (!\datapath|pc|data\(6)) # (\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1980_combout\ & ( (!\datapath|pc|data\(6) & !\control|Selector0~1_combout\) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1980_combout\ & ( (!\datapath|pc|data\(6) & 
-- !\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1980_combout\ & ( (!\datapath|pc|data\(6) & !\control|Selector0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(6),
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1980_combout\,
	combout => \datapath|alumux1|f[6]~12DUPLICATE_combout\);

-- Location: MLABCELL_X24_Y29_N32
\datapath|riscv_ALU|ShiftLeft0~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~15_combout\ = ( \datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[5]~15_combout\))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[6]~12DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( \datapath|alumux1|f[3]~4_combout\ & ( 
-- !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[6]~12DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datad => \datapath|alumux1|ALT_INV_f[6]~12DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~15_combout\);

-- Location: MLABCELL_X24_Y29_N28
\datapath|riscv_ALU|ShiftLeft0~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~16_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~15_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftLeft0~14_combout\))) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~15_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftLeft0~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~16_combout\);

-- Location: LABCELL_X19_Y35_N26
\datapath|riscv_ALU|ShiftRight0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~17_combout\ = ( !\datapath|alumux2|f[1]~6_combout\ & ( !\datapath|alumux2|f[0]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~17_combout\);

-- Location: MLABCELL_X15_Y31_N4
\datapath|riscv_ALU|ShiftRight0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~25_combout\ = ( \datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|riscv_ALU|ShiftRight0~17_combout\) # (\datapath|alumux1|f[30]~17_combout\) ) ) # ( !\datapath|alumux1|f[31]~19_combout\ & ( 
-- (\datapath|riscv_ALU|ShiftRight0~17_combout\ & \datapath|alumux1|f[30]~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\,
	datad => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~25_combout\);

-- Location: LABCELL_X13_Y29_N30
\datapath|regfilemux|f[22]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[22]~16_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_MDR|data\(22) & ( ((\datapath|riscv_ir|data\(22) & \control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_MDR|data\(22) & ( \control|state.s_ldr2~q\ ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_MDR|data\(22) & ( (\datapath|riscv_ir|data\(22) & (!\control|state.s_ldr2~q\ & \control|cmpmux_sel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000001111000011110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(22),
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_MDR|ALT_INV_data\(22),
	combout => \datapath|regfilemux|f[22]~16_combout\);

-- Location: LABCELL_X13_Y28_N32
\datapath|alumux2|f[22]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[22]~26_combout\ = ( \datapath|riscv_ir|data\(31) & ( (!\control|alumux2_sel[0]~0_combout\) # ((!\control|alumux2_sel[1]~1_combout\) # (\datapath|riscv_ir|data\(22))) ) ) # ( !\datapath|riscv_ir|data\(31) & ( 
-- (\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(22) & \control|alumux2_sel[1]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(22),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(31),
	combout => \datapath|alumux2|f[22]~26_combout\);

-- Location: MLABCELL_X15_Y31_N32
\datapath|riscv_ALU|ShiftRight1~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~40_combout\ = ( \datapath|riscv_ALU|ShiftRight1~22_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( ((\datapath|riscv_ALU|ShiftRight1~24_combout\) # (\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~22_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~24_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~22_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftRight1~24_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~22_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & 
-- \datapath|riscv_ALU|ShiftRight1~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000010101011101110100100010101010100111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~40_combout\);

-- Location: LABCELL_X13_Y28_N34
\datapath|riscv_ALU|Selector9~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~2_combout\ = ( \datapath|riscv_ALU|Selector30~4_combout\ & ( (\datapath|alumux2|f[22]~26_combout\ & (\datapath|alumux1|f[22]~25_combout\ & !\datapath|riscv_ALU|Selector30~5_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|Selector30~4_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|alumux1|f[22]~25_combout\) # (\datapath|alumux2|f[22]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[22]~26_combout\,
	datac => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	combout => \datapath|riscv_ALU|Selector9~2_combout\);

-- Location: LABCELL_X16_Y28_N22
\datapath|riscv_ALU|Selector9~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~3_combout\ = ( \datapath|riscv_ALU|Selector9~2_combout\ & ( \datapath|riscv_ALU|Selector11~2_combout\ & ( (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[22]~26_combout\ $ 
-- (\datapath|alumux1|f[22]~25_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~2_combout\ & ( \datapath|riscv_ALU|Selector11~2_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~40_combout\)))) # 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[22]~26_combout\ $ ((\datapath|alumux1|f[22]~25_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector9~2_combout\ & ( !\datapath|riscv_ALU|Selector11~2_combout\ & ( 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux2|f[22]~26_combout\ $ (\datapath|alumux1|f[22]~25_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~2_combout\ & ( !\datapath|riscv_ALU|Selector11~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector23~1_combout\) # (!\datapath|alumux2|f[22]~26_combout\ $ (\datapath|alumux1|f[22]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110111101101001000010010000111101101001000010010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[22]~26_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~40_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector9~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector11~2_combout\,
	combout => \datapath|riscv_ALU|Selector9~3_combout\);

-- Location: LABCELL_X16_Y36_N38
\datapath|riscv_ALU|ShiftRight0~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~12_combout\ = ( \datapath|riscv_regfile|data~1452_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(16)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1452_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|pc|data\(16) & !\control|Selector0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(16),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1452_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~12_combout\);

-- Location: MLABCELL_X24_Y35_N32
\datapath|regfilemux|f[18]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[18]~25_combout\ = ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & (\datapath|riscv_ir|data\(18)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(18))))) ) ) # ( 
-- !\control|cmpmux_sel~0_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \datapath|riscv_ir|ALT_INV_data\(18),
	datad => \datapath|riscv_MDR|ALT_INV_data\(18),
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[18]~25_combout\);

-- Location: LABCELL_X19_Y30_N24
\datapath|alumux2|f[18]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[18]~22_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(18)))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|riscv_ir|ALT_INV_data\(18),
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[18]~22_combout\);

-- Location: LABCELL_X16_Y29_N30
\datapath|alumux1|f[18]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[18]~29_combout\ = ( \datapath|pc|data\(18) & ( \datapath|riscv_regfile|data~1485_combout\ & ( (!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|pc|data\(18) & ( 
-- \datapath|riscv_regfile|data~1485_combout\ & ( (\datapath|riscv_regfile|WideOr1~combout\ & \control|Selector0~1_combout\) ) ) ) # ( \datapath|pc|data\(18) & ( !\datapath|riscv_regfile|data~1485_combout\ & ( !\control|Selector0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|pc|ALT_INV_data\(18),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1485_combout\,
	combout => \datapath|alumux1|f[18]~29_combout\);

-- Location: LABCELL_X19_Y30_N4
\datapath|alumux2|f[19]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[19]~23_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(19)))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_ir|ALT_INV_data\(19),
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[19]~23_combout\);

-- Location: LABCELL_X22_Y31_N2
\datapath|riscv_ALU|ShiftRight1~32DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ = ( \datapath|alumux1|f[29]~18_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[27]~22_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) 
-- # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[30]~17_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[27]~22_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[30]~17_combout\))) ) ) ) # ( \datapath|alumux1|f[29]~18_combout\ & ( 
-- !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[27]~22_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[30]~17_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[27]~22_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[30]~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	datad => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	datae => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\);

-- Location: MLABCELL_X18_Y31_N32
\datapath|riscv_ALU|ShiftRight1~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~31_combout\ = ( \datapath|alumux1|f[22]~25_combout\ & ( \datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[20]~28_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[21]~27_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[22]~25_combout\ & ( \datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[20]~28_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[21]~27_combout\)))) ) ) ) # ( \datapath|alumux1|f[22]~25_combout\ & ( 
-- !\datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[20]~28_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[21]~27_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[22]~25_combout\ & ( !\datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[20]~28_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[21]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	datad => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	datae => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~31_combout\);

-- Location: MLABCELL_X21_Y28_N28
\datapath|riscv_ALU|Selector12~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~2_combout\ = ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~30_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~30_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight0~30_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32DUPLICATE_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\,
	combout => \datapath|riscv_ALU|Selector12~2_combout\);

-- Location: MLABCELL_X18_Y28_N0
\datapath|riscv_ALU|Selector12~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~3_combout\ = ( \datapath|alumux1|f[19]~31_combout\ & ( \datapath|riscv_ALU|Selector12~2_combout\ & ( (!\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[19]~23_combout\))) # 
-- (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[4]~1_combout\)))) # (\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\) # ((\datapath|alumux2|f[19]~23_combout\)))) ) ) ) # ( !\datapath|alumux1|f[19]~31_combout\ & ( 
-- \datapath|riscv_ALU|Selector12~2_combout\ & ( (!\control|aluop[0]~0_combout\ & (((\datapath|alumux2|f[19]~23_combout\)))) # (\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\))) ) ) ) # ( 
-- \datapath|alumux1|f[19]~31_combout\ & ( !\datapath|riscv_ALU|Selector12~2_combout\ & ( (!\datapath|alumux2|f[19]~23_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux2|f[19]~23_combout\ & (\control|Selector0~3_combout\)) ) ) ) # ( 
-- !\datapath|alumux1|f[19]~31_combout\ & ( !\datapath|riscv_ALU|Selector12~2_combout\ & ( (!\control|aluop[0]~0_combout\ & \datapath|alumux2|f[19]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100110011000101010100100000111011001110110001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|alumux2|ALT_INV_f[19]~23_combout\,
	datae => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector12~2_combout\,
	combout => \datapath|riscv_ALU|Selector12~3_combout\);

-- Location: MLABCELL_X24_Y35_N20
\datapath|regfilemux|f[19]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[19]~29_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ir|data\(19) & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(19))) ) ) ) # ( 
-- !\control|state.s_LUI~q\ & ( \datapath|riscv_ir|data\(19) & ( (\datapath|riscv_MDR|data\(19) & \control|state.s_ldr2~q\) ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_ir|data\(19) & ( (\datapath|riscv_MDR|data\(19) & \control|state.s_ldr2~q\) ) ) 
-- ) # ( !\control|state.s_LUI~q\ & ( !\datapath|riscv_ir|data\(19) & ( (\datapath|riscv_MDR|data\(19) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_MDR|ALT_INV_data\(19),
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(19),
	combout => \datapath|regfilemux|f[19]~29_combout\);

-- Location: MLABCELL_X21_Y28_N14
\datapath|riscv_ALU|ShiftRight0~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~32_combout\ = ( \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (((!\datapath|alumux2|f[3]~3_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|alumux2|f[3]~3_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~31_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~30_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~32_combout\);

-- Location: MLABCELL_X21_Y33_N38
\datapath|riscv_ALU|ShiftLeft0~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~6_combout\ = ( \datapath|alumux2|f[1]~6_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(1)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|data~1749_combout\)) ) ) ) # ( \datapath|alumux2|f[1]~6_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	datad => \datapath|pc|ALT_INV_data\(1),
	datae => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~6_combout\);

-- Location: LABCELL_X16_Y26_N34
\datapath|riscv_regfile|data~482feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~482feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~482feeder_combout\);

-- Location: FF_X16_Y26_N35
\datapath|riscv_regfile|data~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~482feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~482_q\);

-- Location: FF_X13_Y30_N23
\datapath|riscv_regfile|data~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~418_q\);

-- Location: MLABCELL_X15_Y30_N4
\datapath|riscv_regfile|data~450feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~450feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~450feeder_combout\);

-- Location: FF_X15_Y30_N5
\datapath|riscv_regfile|data~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~450feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~450_q\);

-- Location: LABCELL_X11_Y30_N34
\datapath|riscv_regfile|data~290feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~290feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~290feeder_combout\);

-- Location: FF_X11_Y30_N35
\datapath|riscv_regfile|data~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~290feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~290_q\);

-- Location: FF_X29_Y30_N15
\datapath|riscv_regfile|data~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~354_q\);

-- Location: FF_X16_Y30_N1
\datapath|riscv_regfile|data~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~322_q\);

-- Location: FF_X16_Y30_N31
\datapath|riscv_regfile|data~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~258_q\);

-- Location: LABCELL_X16_Y30_N2
\datapath|riscv_regfile|data~1758\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1758_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~258_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~290_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~322_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~354_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~290_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~354_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~322_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~258_q\,
	combout => \datapath|riscv_regfile|data~1758_combout\);

-- Location: LABCELL_X16_Y26_N28
\datapath|riscv_regfile|data~386feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~386feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~386feeder_combout\);

-- Location: FF_X16_Y26_N29
\datapath|riscv_regfile|data~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~386feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~386_q\);

-- Location: MLABCELL_X15_Y30_N26
\datapath|riscv_regfile|data~1762\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1762_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1758_combout\ & (((\datapath|riscv_regfile|data~386_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1758_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~418_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1758_combout\ & (((\datapath|riscv_regfile|data~450_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1758_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~482_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~482_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~418_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~450_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1758_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~386_q\,
	combout => \datapath|riscv_regfile|data~1762_combout\);

-- Location: FF_X16_Y32_N31
\datapath|riscv_regfile|data~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~738_q\);

-- Location: FF_X15_Y33_N9
\datapath|riscv_regfile|data~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~706_q\);

-- Location: LABCELL_X16_Y26_N16
\datapath|riscv_regfile|data~674feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~674feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~674feeder_combout\);

-- Location: FF_X16_Y26_N17
\datapath|riscv_regfile|data~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~674feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~674_q\);

-- Location: MLABCELL_X26_Y33_N18
\datapath|riscv_regfile|data~610feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~610feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~610feeder_combout\);

-- Location: FF_X26_Y33_N19
\datapath|riscv_regfile|data~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~610feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~610_q\);

-- Location: FF_X15_Y33_N5
\datapath|riscv_regfile|data~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~578_q\);

-- Location: LABCELL_X25_Y28_N28
\datapath|riscv_regfile|data~546feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~546feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~546feeder_combout\);

-- Location: FF_X25_Y28_N29
\datapath|riscv_regfile|data~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~546feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~546_q\);

-- Location: FF_X15_Y33_N23
\datapath|riscv_regfile|data~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~514_q\);

-- Location: MLABCELL_X15_Y33_N20
\datapath|riscv_regfile|data~1766\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1766_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~514_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~546_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~578_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~610_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~610_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~578_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~546_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~514_q\,
	combout => \datapath|riscv_regfile|data~1766_combout\);

-- Location: FF_X18_Y31_N9
\datapath|riscv_regfile|data~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~642_q\);

-- Location: MLABCELL_X15_Y33_N10
\datapath|riscv_regfile|data~1770\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1770_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1766_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1766_combout\ & 
-- (\datapath|riscv_regfile|data~642_q\)) # (\datapath|riscv_regfile|data~1766_combout\ & ((\datapath|riscv_regfile|data~674_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1766_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1766_combout\ & ((\datapath|riscv_regfile|data~706_q\))) # (\datapath|riscv_regfile|data~1766_combout\ & 
-- (\datapath|riscv_regfile|data~738_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~738_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~706_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~674_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1766_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~642_q\,
	combout => \datapath|riscv_regfile|data~1770_combout\);

-- Location: FF_X18_Y28_N11
\datapath|riscv_regfile|data~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~930_q\);

-- Location: MLABCELL_X21_Y26_N18
\datapath|riscv_regfile|data~994feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~994feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~994feeder_combout\);

-- Location: FF_X21_Y26_N19
\datapath|riscv_regfile|data~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~994feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~994_q\);

-- Location: MLABCELL_X15_Y34_N28
\datapath|riscv_regfile|data~962feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~962feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~962feeder_combout\);

-- Location: FF_X15_Y34_N29
\datapath|riscv_regfile|data~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~962feeder_combout\,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~962_q\);

-- Location: MLABCELL_X15_Y34_N24
\datapath|riscv_regfile|data~866feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~866feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~866feeder_combout\);

-- Location: FF_X15_Y34_N25
\datapath|riscv_regfile|data~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~866feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~866_q\);

-- Location: FF_X22_Y29_N13
\datapath|riscv_regfile|data~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~834_q\);

-- Location: MLABCELL_X29_Y29_N16
\datapath|riscv_regfile|data~802feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~802feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~802feeder_combout\);

-- Location: FF_X29_Y29_N17
\datapath|riscv_regfile|data~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~802feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~802_q\);

-- Location: FF_X22_Y29_N23
\datapath|riscv_regfile|data~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~770_q\);

-- Location: LABCELL_X22_Y29_N20
\datapath|riscv_regfile|data~1774\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1774_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~770_q\ & ((!\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~802_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~834_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~866_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~866_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~834_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~802_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~770_q\,
	combout => \datapath|riscv_regfile|data~1774_combout\);

-- Location: FF_X22_Y29_N11
\datapath|riscv_regfile|data~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~898_q\);

-- Location: LABCELL_X22_Y29_N8
\datapath|riscv_regfile|data~1778\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1778_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1774_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1774_combout\ & 
-- ((\datapath|riscv_regfile|data~898_q\))) # (\datapath|riscv_regfile|data~1774_combout\ & (\datapath|riscv_regfile|data~930_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1774_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1774_combout\ & ((\datapath|riscv_regfile|data~962_q\))) # (\datapath|riscv_regfile|data~1774_combout\ & (\datapath|riscv_regfile|data~994_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~930_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~994_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~962_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1774_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~898_q\,
	combout => \datapath|riscv_regfile|data~1778_combout\);

-- Location: LABCELL_X16_Y33_N4
\datapath|riscv_regfile|data~1782DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1782DUPLICATE_combout\ = ( \datapath|riscv_regfile|data~1770_combout\ & ( \datapath|riscv_regfile|data~1778_combout\ & ( ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1754_combout\))) # 
-- (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1762_combout\))) # (\datapath|riscv_ir|data\(19)) ) ) ) # ( !\datapath|riscv_regfile|data~1770_combout\ & ( \datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(18) & 
-- (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1754_combout\)))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1762_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( \datapath|riscv_regfile|data~1770_combout\ & ( 
-- !\datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1754_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1762_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1770_combout\ & ( !\datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1754_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1762_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1762_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1754_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1770_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1778_combout\,
	combout => \datapath|riscv_regfile|data~1782DUPLICATE_combout\);

-- Location: LABCELL_X16_Y33_N36
\datapath|riscv_ALU|ShiftRight0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~33_combout\ = ( \datapath|pc|data\(2) & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\) # ((\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1782DUPLICATE_combout\)))) ) ) # 
-- ( !\datapath|pc|data\(2) & ( (\datapath|riscv_regfile|WideOr1~combout\ & (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|riscv_regfile|data~1782DUPLICATE_combout\ & \control|Selector0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010011001100000001001100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1782DUPLICATE_combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|pc|ALT_INV_data\(2),
	combout => \datapath|riscv_ALU|ShiftRight0~33_combout\);

-- Location: LABCELL_X16_Y33_N28
\datapath|riscv_ALU|ShiftRight0~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~34_combout\ = ( \datapath|riscv_regfile|data~1716_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & (\datapath|pc|data\(3))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1716_combout\ & ( (\datapath|pc|data\(3) & (!\datapath|alumux2|f[1]~6_combout\ & !\control|Selector0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000001100000101000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(3),
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1716_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~34_combout\);

-- Location: LABCELL_X19_Y34_N16
\datapath|riscv_ALU|ShiftLeft0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~5_combout\ = ( \datapath|riscv_regfile|data~1815_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & (\datapath|pc|data\(0))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1815_combout\ & ( (\datapath|pc|data\(0) & (!\control|Selector0~1_combout\ & \datapath|alumux2|f[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001110000010000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(0),
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1815_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~5_combout\);

-- Location: LABCELL_X16_Y33_N34
\datapath|riscv_ALU|ShiftLeft0~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~7_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~5_combout\ & ( ((\datapath|riscv_ALU|ShiftRight0~34_combout\) # (\datapath|alumux2|f[0]~5_combout\)) # 
-- (\datapath|riscv_ALU|ShiftLeft0~6_combout\) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~5_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|riscv_ALU|ShiftRight0~34_combout\)) # 
-- (\datapath|riscv_ALU|ShiftLeft0~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|riscv_ALU|ShiftRight0~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001111100111100000000000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~33_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~34_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~7_combout\);

-- Location: MLABCELL_X15_Y33_N2
\datapath|alumux1|f[16]~16DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[16]~16DUPLICATE_combout\ = ( \datapath|pc|data\(16) & ( \datapath|riscv_regfile|data~1452_combout\ & ( (!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|pc|data\(16) & ( 
-- \datapath|riscv_regfile|data~1452_combout\ & ( (\datapath|riscv_regfile|WideOr1~combout\ & \control|Selector0~1_combout\) ) ) ) # ( \datapath|pc|data\(16) & ( !\datapath|riscv_regfile|data~1452_combout\ & ( !\control|Selector0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|pc|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1452_combout\,
	combout => \datapath|alumux1|f[16]~16DUPLICATE_combout\);

-- Location: MLABCELL_X18_Y31_N36
\datapath|riscv_ALU|ShiftRight1~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~27_combout\ = ( \datapath|alumux1|f[18]~29_combout\ & ( \datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[17]~30_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[18]~29_combout\ & ( 
-- \datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[17]~30_combout\)))) ) ) ) # ( \datapath|alumux1|f[18]~29_combout\ & ( !\datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[16]~16DUPLICATE_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[17]~30_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[18]~29_combout\ & ( 
-- !\datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[16]~16DUPLICATE_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[17]~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	datad => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	datae => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~27_combout\);

-- Location: MLABCELL_X18_Y31_N14
\datapath|riscv_ALU|Selector16~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~27_combout\ & ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~31_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~27_combout\ & ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftRight1~31_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~27_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight1~31_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\ & (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~27_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~31_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~32DUPLICATE_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32DUPLICATE_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~27_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	combout => \datapath|riscv_ALU|Selector16~0_combout\);

-- Location: LABCELL_X19_Y30_N36
\datapath|alumux2|f[15]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[15]~20_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(15)))) ) ) # ( 
-- !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_ir|ALT_INV_data\(15),
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[15]~20_combout\);

-- Location: MLABCELL_X18_Y35_N22
\datapath|riscv_ALU|ShiftLeft0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~1_combout\ = (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & \datapath|riscv_ALU|ShiftRight0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X15_Y31_N12
\datapath|riscv_ALU|Selector16~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~1_combout\ = ( \datapath|alumux1|f[15]~10_combout\ & ( \datapath|alumux1|f[31]~19_combout\ & ( (!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[15]~20_combout\) # ((\control|Selector0~3_combout\)))) # 
-- (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~1_combout\))) # (\control|Selector0~3_combout\ & (\datapath|alumux2|f[15]~20_combout\)))) ) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( 
-- \datapath|alumux1|f[31]~19_combout\ & ( (!\control|aluop[0]~0_combout\ & (\datapath|alumux2|f[15]~20_combout\)) # (\control|aluop[0]~0_combout\ & (((!\control|Selector0~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~1_combout\)))) ) ) ) # ( 
-- \datapath|alumux1|f[15]~10_combout\ & ( !\datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|alumux2|f[15]~20_combout\ & (!\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[15]~20_combout\ & ((\control|Selector0~3_combout\))) ) ) ) # ( 
-- !\datapath|alumux1|f[15]~10_combout\ & ( !\datapath|alumux1|f[31]~19_combout\ & ( (\datapath|alumux2|f[15]~20_combout\ & !\control|aluop[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100100011011000110101000100011101001000110110111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[15]~20_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\,
	datae => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|Selector16~1_combout\);

-- Location: MLABCELL_X18_Y31_N18
\datapath|riscv_ALU|ShiftRight1~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~18_combout\ = ( \datapath|alumux1|f[15]~10_combout\ & ( \datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[16]~16DUPLICATE_combout\))) 
-- # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[17]~30_combout\))) ) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( \datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[16]~16DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[17]~30_combout\)))) ) ) ) # ( \datapath|alumux1|f[15]~10_combout\ & ( 
-- !\datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[16]~16DUPLICATE_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[17]~30_combout\)))) ) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( !\datapath|alumux1|f[14]~8_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[16]~16DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[17]~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	datad => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~18_combout\);

-- Location: MLABCELL_X26_Y28_N30
\datapath|riscv_ALU|Selector17~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~18_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~23_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~18_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~23_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~18_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~23_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~18_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~18_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	combout => \datapath|riscv_ALU|Selector17~0_combout\);

-- Location: LABCELL_X25_Y28_N26
\datapath|alumux2|f[14]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[14]~19_combout\ = ( \datapath|riscv_ir|data\(14) & ( ((\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) # (\datapath|riscv_ir|data\(31)) ) ) # ( !\datapath|riscv_ir|data\(14) & ( (\datapath|riscv_ir|data\(31) & 
-- ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101111101010101010100000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(14),
	combout => \datapath|alumux2|f[14]~19_combout\);

-- Location: LABCELL_X25_Y28_N32
\datapath|riscv_ALU|Selector17~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~22_combout\ & ( \datapath|alumux1|f[14]~8_combout\ & ( (!\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[14]~19_combout\))) # 
-- (\control|aluop[0]~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\control|Selector0~3_combout\ & (((!\control|aluop[0]~0_combout\) # (\datapath|alumux2|f[14]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~22_combout\ & ( 
-- \datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[14]~19_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux2|f[14]~19_combout\ & (\control|Selector0~3_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~22_combout\ & ( 
-- !\datapath|alumux1|f[14]~8_combout\ & ( (!\control|aluop[0]~0_combout\ & (((\datapath|alumux2|f[14]~19_combout\)))) # (\control|aluop[0]~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\control|Selector0~3_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~22_combout\ & ( !\datapath|alumux1|f[14]~8_combout\ & ( (\datapath|alumux2|f[14]~19_combout\ & !\control|aluop[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110101000011001111000000111100111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[14]~19_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \control|ALT_INV_aluop[0]~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	combout => \datapath|riscv_ALU|Selector17~1_combout\);

-- Location: MLABCELL_X15_Y31_N38
\datapath|riscv_ALU|ShiftRight0~47\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~47_combout\ = ( \datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # (\datapath|riscv_ALU|ShiftRight0~25_combout\) ) ) # ( !\datapath|alumux1|f[31]~19_combout\ & ( 
-- (\datapath|riscv_ALU|ShiftRight0~25_combout\ & \datapath|riscv_ALU|ShiftLeft0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~47_combout\);

-- Location: MLABCELL_X24_Y33_N22
\datapath|alumux1|f[8]~1DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[8]~1DUPLICATE_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( (\control|Selector0~1_combout\) # (\datapath|pc|data\(8)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1617_combout\ & ( (\datapath|pc|data\(8) & !\control|Selector0~1_combout\) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( (\datapath|pc|data\(8) & 
-- !\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( (\datapath|pc|data\(8) & !\control|Selector0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(8),
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1617_combout\,
	combout => \datapath|alumux1|f[8]~1DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y33_N36
\datapath|alumux2|f[9]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[9]~14_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( \datapath|riscv_ir|data\(29) & ( !\control|alumux2_sel[1]~1_combout\ ) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( \datapath|riscv_ir|data\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datae => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	combout => \datapath|alumux2|f[9]~14_combout\);

-- Location: LABCELL_X22_Y33_N6
\datapath|riscv_ALU|ShiftRight0~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~40_combout\ = (!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~14_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~40_combout\);

-- Location: LABCELL_X22_Y33_N28
\datapath|riscv_ALU|Selector22~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~1_combout\ = ( \datapath|alumux2|f[3]~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~40_combout\ & ( (!\datapath|alumux2|f[9]~14_combout\ & (!\control|aluop[0]~0_combout\ & ((\datapath|alumux1|f[9]~3_combout\)))) # 
-- (\datapath|alumux2|f[9]~14_combout\ & ((!\datapath|alumux1|f[9]~3_combout\ & (!\control|aluop[0]~0_combout\)) # (\datapath|alumux1|f[9]~3_combout\ & ((\control|Selector0~3_combout\))))) ) ) ) # ( !\datapath|alumux2|f[3]~3_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~40_combout\ & ( (!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[9]~14_combout\ & ((\datapath|alumux1|f[9]~3_combout\))) # (\datapath|alumux2|f[9]~14_combout\ & ((!\datapath|alumux1|f[9]~3_combout\) # 
-- (\control|Selector0~3_combout\))))) # (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\) # ((\datapath|alumux2|f[9]~14_combout\ & \datapath|alumux1|f[9]~3_combout\)))) ) ) ) # ( \datapath|alumux2|f[3]~3_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~40_combout\ & ( (!\datapath|alumux2|f[9]~14_combout\ & (!\control|aluop[0]~0_combout\ & ((\datapath|alumux1|f[9]~3_combout\)))) # (\datapath|alumux2|f[9]~14_combout\ & ((!\datapath|alumux1|f[9]~3_combout\ & 
-- (!\control|aluop[0]~0_combout\)) # (\datapath|alumux1|f[9]~3_combout\ & ((\control|Selector0~3_combout\))))) ) ) ) # ( !\datapath|alumux2|f[3]~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~40_combout\ & ( (!\datapath|alumux2|f[9]~14_combout\ & 
-- (!\control|aluop[0]~0_combout\ & ((\datapath|alumux1|f[9]~3_combout\)))) # (\datapath|alumux2|f[9]~14_combout\ & ((!\datapath|alumux1|f[9]~3_combout\ & (!\control|aluop[0]~0_combout\)) # (\datapath|alumux1|f[9]~3_combout\ & 
-- ((\control|Selector0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100011000010101010001101001110111001110000101010100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[9]~14_combout\,
	datad => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	datae => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~40_combout\,
	combout => \datapath|riscv_ALU|Selector22~1_combout\);

-- Location: LABCELL_X22_Y33_N14
\datapath|riscv_ALU|ShiftLeft0~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~11_combout\ = ( \datapath|alumux1|f[1]~5_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # (\datapath|alumux1|f[0]~7_combout\))) ) ) # ( !\datapath|alumux1|f[1]~5_combout\ & ( 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & \datapath|alumux1|f[0]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~11_combout\);

-- Location: MLABCELL_X24_Y33_N24
\datapath|riscv_ALU|ShiftLeft0~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~22_combout\ = ( \datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[8]~1_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[7]~14_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12_combout\)))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[8]~1_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux2|f[0]~5_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[7]~14_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12_combout\))))) ) ) ) # ( \datapath|alumux1|f[9]~3_combout\ & ( 
-- !\datapath|alumux1|f[8]~1_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((!\datapath|alumux2|f[0]~5_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[7]~14_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12_combout\))))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( !\datapath|alumux1|f[8]~1_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[7]~14_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[6]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datae => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~22_combout\);

-- Location: LABCELL_X16_Y33_N22
\datapath|riscv_ALU|ShiftLeft0~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~12_combout\ = ( \datapath|alumux2|f[0]~5_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[2]~6_combout\) ) ) ) # ( !\datapath|alumux2|f[0]~5_combout\ & ( 
-- \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[3]~4_combout\))) ) ) ) # ( \datapath|alumux2|f[0]~5_combout\ & ( 
-- !\datapath|alumux1|f[4]~13_combout\ & ( (\datapath|alumux1|f[2]~6_combout\ & \datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux2|f[0]~5_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[5]~15_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datad => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	datae => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~12_combout\);

-- Location: LABCELL_X22_Y33_N4
\datapath|riscv_ALU|ShiftLeft0~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~23_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~12_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~22_combout\))) # (\datapath|alumux2|f[3]~3_combout\ 
-- & (\datapath|riscv_ALU|ShiftLeft0~11_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (((!\datapath|alumux2|f[3]~3_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~12_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~22_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~11_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~22_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~23_combout\);

-- Location: LABCELL_X22_Y32_N30
\datapath|riscv_ALU|ShiftRight0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~41_combout\ = ( \datapath|alumux1|f[31]~19_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~14_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~21_combout\)))) # (\datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~14_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~21_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~41_combout\);

-- Location: MLABCELL_X18_Y33_N26
\datapath|riscv_ALU|Add1~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~37_sumout\ = SUM(( \datapath|alumux1|f[8]~1_combout\ ) + ( (!\datapath|riscv_ir|data\(28)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~34\ ))
-- \datapath|riscv_ALU|Add1~38\ = CARRY(( \datapath|alumux1|f[8]~1_combout\ ) + ( (!\datapath|riscv_ir|data\(28)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(28),
	cin => \datapath|riscv_ALU|Add1~34\,
	sumout => \datapath|riscv_ALU|Add1~37_sumout\,
	cout => \datapath|riscv_ALU|Add1~38\);

-- Location: MLABCELL_X18_Y33_N28
\datapath|riscv_ALU|Add1~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~41_sumout\ = SUM(( \datapath|alumux1|f[9]~3_combout\ ) + ( (!\datapath|riscv_ir|data\(29)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~38\ ))
-- \datapath|riscv_ALU|Add1~42\ = CARRY(( \datapath|alumux1|f[9]~3_combout\ ) + ( (!\datapath|riscv_ir|data\(29)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	cin => \datapath|riscv_ALU|Add1~38\,
	sumout => \datapath|riscv_ALU|Add1~41_sumout\,
	cout => \datapath|riscv_ALU|Add1~42\);

-- Location: LABCELL_X22_Y33_N34
\datapath|riscv_ALU|Selector22~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~3_combout\ = ( \datapath|riscv_ALU|ShiftRight0~41_combout\ & ( \datapath|riscv_ALU|Add1~41_sumout\ & ( ((!\datapath|alumux2|f[4]~1_combout\ & (\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftLeft0~23_combout\))) # 
-- (\control|Selector0~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~41_combout\ & ( \datapath|riscv_ALU|Add1~41_sumout\ & ( (\control|aluop[0]~0_combout\ & (((!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~23_combout\)) # 
-- (\control|Selector0~3_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~41_combout\ & ( !\datapath|riscv_ALU|Add1~41_sumout\ & ( (!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\ & (\control|aluop[0]~0_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~23_combout\))) # (\control|Selector0~3_combout\ & (((!\control|aluop[0]~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~41_combout\ & ( !\datapath|riscv_ALU|Add1~41_sumout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & 
-- (!\control|Selector0~3_combout\ & (\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftLeft0~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000001100000011100000000011000010110011001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~23_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~41_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~41_sumout\,
	combout => \datapath|riscv_ALU|Selector22~3_combout\);

-- Location: MLABCELL_X15_Y32_N4
\datapath|riscv_ALU|ShiftRight1~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~16_combout\ = ( \datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[17]~30_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[18]~29_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[19]~31_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[17]~30_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[18]~29_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[19]~31_combout\))) ) ) ) # ( \datapath|alumux1|f[20]~28_combout\ & ( 
-- !\datapath|alumux1|f[17]~30_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[18]~29_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[19]~31_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( !\datapath|alumux1|f[17]~30_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[18]~29_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[19]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	datad => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	datae => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~16_combout\);

-- Location: LABCELL_X25_Y31_N36
\datapath|alumux2|f[13]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[13]~18_combout\ = ( \datapath|riscv_ir|data\(13) & ( ((\control|alumux2_sel[0]~0_combout\ & \control|alumux2_sel[1]~1_combout\)) # (\datapath|riscv_ir|data\(31)) ) ) # ( !\datapath|riscv_ir|data\(13) & ( (\datapath|riscv_ir|data\(31) & 
-- ((!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101111101010101010100000101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(13),
	combout => \datapath|alumux2|f[13]~18_combout\);

-- Location: LABCELL_X19_Y35_N8
\datapath|riscv_ALU|Selector18~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector18~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( \control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\control|Selector0~3_combout\ & 
-- (\datapath|alumux2|f[13]~18_combout\ & ((\datapath|alumux1|f[13]~11_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( \control|aluop[0]~0_combout\ & ( (\datapath|alumux2|f[13]~18_combout\ & (\control|Selector0~3_combout\ & 
-- \datapath|alumux1|f[13]~11_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[13]~18_combout\ & ((\datapath|alumux1|f[13]~11_combout\))) # (\datapath|alumux2|f[13]~18_combout\ & 
-- ((!\datapath|alumux1|f[13]~11_combout\) # (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[13]~18_combout\ & ((\datapath|alumux1|f[13]~11_combout\))) # 
-- (\datapath|alumux2|f[13]~18_combout\ & ((!\datapath|alumux1|f[13]~11_combout\) # (\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101111010101011010111100000000000001010011000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[13]~18_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector18~1_combout\);

-- Location: MLABCELL_X24_Y34_N32
\datapath|alumux2|f[12]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[12]~17_combout\ = ( \datapath|riscv_ir|data\(12) & ( ((\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) # (\datapath|riscv_ir|data\(31)) ) ) # ( !\datapath|riscv_ir|data\(12) & ( (\datapath|riscv_ir|data\(31) & 
-- ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(12),
	combout => \datapath|alumux2|f[12]~17_combout\);

-- Location: LABCELL_X19_Y33_N2
\datapath|alumux1|f[12]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[12]~9_combout\ = ( \datapath|riscv_regfile|data~1881_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(12))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1881_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(12),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1881_combout\,
	combout => \datapath|alumux1|f[12]~9_combout\);

-- Location: LABCELL_X25_Y31_N26
\datapath|riscv_ALU|Selector19~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector19~1_combout\ = ( \control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (\datapath|alumux2|f[12]~17_combout\ & (\control|Selector0~3_combout\ & \datapath|alumux1|f[12]~9_combout\)) ) ) ) # ( 
-- !\control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (!\datapath|alumux2|f[12]~17_combout\ & ((\datapath|alumux1|f[12]~9_combout\))) # (\datapath|alumux2|f[12]~17_combout\ & ((!\datapath|alumux1|f[12]~9_combout\) # 
-- (\control|Selector0~3_combout\))) ) ) ) # ( \control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (!\control|Selector0~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\control|Selector0~3_combout\ & 
-- (\datapath|alumux2|f[12]~17_combout\ & (\datapath|alumux1|f[12]~9_combout\))) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( (!\datapath|alumux2|f[12]~17_combout\ & ((\datapath|alumux1|f[12]~9_combout\))) # 
-- (\datapath|alumux2|f[12]~17_combout\ & ((!\datapath|alumux1|f[12]~9_combout\) # (\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101101011011000000011100110101011011010110110000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[12]~17_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	combout => \datapath|riscv_ALU|Selector19~1_combout\);

-- Location: MLABCELL_X24_Y36_N28
\datapath|riscv_ALU|ShiftRight1~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~8_combout\ = ( \datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\)))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|alumux2|f[1]~6_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) ) # ( \datapath|alumux1|f[14]~8_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~8_combout\);

-- Location: MLABCELL_X24_Y36_N36
\datapath|riscv_ALU|Selector19~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector19~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~37_combout\ & ( \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|riscv_ALU|ShiftRight1~33_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~37_combout\ & ( \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|riscv_ALU|ShiftRight1~33_combout\))))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (!\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~37_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|riscv_ALU|ShiftRight1~33_combout\))))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~37_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~8_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftRight1~33_combout\)))) # (\datapath|alumux2|f[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101011101001110110001100101101110010011000010101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~33_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\,
	combout => \datapath|riscv_ALU|Selector19~0_combout\);

-- Location: MLABCELL_X24_Y34_N34
\datapath|alumux2|f[11]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[11]~16_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( (!\control|alumux2_sel[1]~1_combout\ & \datapath|riscv_ir|data\(31)) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( (!\control|alumux2_sel[1]~1_combout\ & 
-- ((\datapath|riscv_ir|data\(7)))) # (\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_ir|ALT_INV_data\(7),
	dataf => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	combout => \datapath|alumux2|f[11]~16_combout\);

-- Location: FF_X24_Y30_N37
\datapath|riscv_regfile|data~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~939_q\);

-- Location: FF_X19_Y28_N11
\datapath|riscv_regfile|data~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~971_q\);

-- Location: FF_X15_Y29_N11
\datapath|riscv_regfile|data~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1003_q\);

-- Location: LABCELL_X27_Y30_N32
\datapath|riscv_regfile|data~875feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~875feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~875feeder_combout\);

-- Location: FF_X27_Y30_N33
\datapath|riscv_regfile|data~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~875feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~875_q\);

-- Location: LABCELL_X30_Y28_N8
\datapath|riscv_regfile|data~811feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~811feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~811feeder_combout\);

-- Location: FF_X30_Y28_N9
\datapath|riscv_regfile|data~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~811feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~811_q\);

-- Location: FF_X27_Y30_N9
\datapath|riscv_regfile|data~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~843_q\);

-- Location: LABCELL_X27_Y30_N14
\datapath|riscv_regfile|data~779feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~779feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~779feeder_combout\);

-- Location: FF_X27_Y30_N15
\datapath|riscv_regfile|data~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~779feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~779_q\);

-- Location: LABCELL_X27_Y30_N10
\datapath|riscv_regfile|data~1642\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1642_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~779_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~811_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~843_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~875_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~875_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~811_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~843_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~779_q\,
	combout => \datapath|riscv_regfile|data~1642_combout\);

-- Location: MLABCELL_X24_Y30_N10
\datapath|riscv_regfile|data~907feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~907feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~907feeder_combout\);

-- Location: FF_X24_Y30_N11
\datapath|riscv_regfile|data~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~907feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~907_q\);

-- Location: MLABCELL_X24_Y30_N4
\datapath|riscv_regfile|data~1646\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1646_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1642_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1642_combout\ & 
-- ((\datapath|riscv_regfile|data~907_q\))) # (\datapath|riscv_regfile|data~1642_combout\ & (\datapath|riscv_regfile|data~939_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1642_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1642_combout\ & (\datapath|riscv_regfile|data~971_q\)) # (\datapath|riscv_regfile|data~1642_combout\ & 
-- ((\datapath|riscv_regfile|data~1003_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~939_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~971_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1003_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1642_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~907_q\,
	combout => \datapath|riscv_regfile|data~1646_combout\);

-- Location: LABCELL_X25_Y30_N10
\datapath|riscv_regfile|data~427feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~427feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~427feeder_combout\);

-- Location: FF_X25_Y30_N11
\datapath|riscv_regfile|data~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~427feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~427_q\);

-- Location: FF_X26_Y30_N31
\datapath|riscv_regfile|data~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~491_q\);

-- Location: FF_X26_Y30_N29
\datapath|riscv_regfile|data~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~459_q\);

-- Location: MLABCELL_X29_Y30_N34
\datapath|riscv_regfile|data~363feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~363feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~363feeder_combout\);

-- Location: FF_X29_Y30_N35
\datapath|riscv_regfile|data~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~363feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~363_q\);

-- Location: FF_X30_Y33_N33
\datapath|riscv_regfile|data~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~299_q\);

-- Location: FF_X30_Y33_N13
\datapath|riscv_regfile|data~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~331_q\);

-- Location: LABCELL_X30_Y33_N22
\datapath|riscv_regfile|data~267feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~267feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~267feeder_combout\);

-- Location: FF_X30_Y33_N23
\datapath|riscv_regfile|data~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~267feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~267_q\);

-- Location: LABCELL_X30_Y33_N14
\datapath|riscv_regfile|data~1626\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1626_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~267_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~299_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~331_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~363_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~363_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~299_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~331_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~267_q\,
	combout => \datapath|riscv_regfile|data~1626_combout\);

-- Location: FF_X26_Y30_N37
\datapath|riscv_regfile|data~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~395_q\);

-- Location: MLABCELL_X26_Y30_N30
\datapath|riscv_regfile|data~1630\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1630_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1626_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1626_combout\ & 
-- ((\datapath|riscv_regfile|data~395_q\))) # (\datapath|riscv_regfile|data~1626_combout\ & (\datapath|riscv_regfile|data~427_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1626_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1626_combout\ & ((\datapath|riscv_regfile|data~459_q\))) # (\datapath|riscv_regfile|data~1626_combout\ & (\datapath|riscv_regfile|data~491_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~427_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~491_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~459_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1626_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~395_q\,
	combout => \datapath|riscv_regfile|data~1630_combout\);

-- Location: FF_X24_Y32_N11
\datapath|riscv_regfile|data~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~235_q\);

-- Location: FF_X24_Y32_N21
\datapath|riscv_regfile|data~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~203_q\);

-- Location: LABCELL_X22_Y28_N38
\datapath|riscv_regfile|data~171feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~171feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~171feeder_combout\);

-- Location: FF_X22_Y28_N39
\datapath|riscv_regfile|data~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~171feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~171_q\);

-- Location: FF_X25_Y33_N17
\datapath|riscv_regfile|data~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~43_q\);

-- Location: FF_X25_Y33_N5
\datapath|riscv_regfile|data~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~75_q\);

-- Location: LABCELL_X27_Y28_N8
\datapath|riscv_regfile|data~107feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~107feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~107feeder_combout\);

-- Location: FF_X27_Y28_N9
\datapath|riscv_regfile|data~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~107feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~107_q\);

-- Location: LABCELL_X22_Y30_N8
\datapath|riscv_regfile|data~11feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~11feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~11feeder_combout\);

-- Location: FF_X22_Y30_N9
\datapath|riscv_regfile|data~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~11feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~11_q\);

-- Location: LABCELL_X25_Y33_N6
\datapath|riscv_regfile|data~1618\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1618_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~11_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~43_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~75_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) 
-- & (((\datapath|riscv_regfile|data~107_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~43_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~75_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~107_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~11_q\,
	combout => \datapath|riscv_regfile|data~1618_combout\);

-- Location: MLABCELL_X24_Y32_N14
\datapath|riscv_regfile|data~139feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~139feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~139feeder_combout\);

-- Location: FF_X24_Y32_N15
\datapath|riscv_regfile|data~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~139feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~139_q\);

-- Location: MLABCELL_X24_Y32_N22
\datapath|riscv_regfile|data~1622\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1622_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1618_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1618_combout\ & 
-- (\datapath|riscv_regfile|data~139_q\)) # (\datapath|riscv_regfile|data~1618_combout\ & ((\datapath|riscv_regfile|data~171_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1618_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1618_combout\ & ((\datapath|riscv_regfile|data~203_q\))) # (\datapath|riscv_regfile|data~1618_combout\ & 
-- (\datapath|riscv_regfile|data~235_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~235_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~203_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~171_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1618_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~139_q\,
	combout => \datapath|riscv_regfile|data~1622_combout\);

-- Location: LABCELL_X19_Y30_N10
\datapath|riscv_regfile|data~1650DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1650DUPLICATE_combout\ = ( \datapath|riscv_regfile|data~1630_combout\ & ( \datapath|riscv_regfile|data~1622_combout\ & ( (!\datapath|riscv_ir|data\(19)) # ((!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1638_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1646_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1630_combout\ & ( \datapath|riscv_regfile|data~1622_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1638_combout\))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1646_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1630_combout\ & ( !\datapath|riscv_regfile|data~1622_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1638_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1646_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1630_combout\ & ( 
-- !\datapath|riscv_regfile|data~1622_combout\ & ( (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1638_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1646_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1646_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1638_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1630_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1622_combout\,
	combout => \datapath|riscv_regfile|data~1650DUPLICATE_combout\);

-- Location: LABCELL_X19_Y30_N6
\datapath|alumux1|f[11]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[11]~2_combout\ = ( \datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(11))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (\datapath|pc|data\(11) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(11),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1650DUPLICATE_combout\,
	combout => \datapath|alumux1|f[11]~2_combout\);

-- Location: LABCELL_X19_Y28_N28
\datapath|riscv_ALU|Selector20~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector20~0_combout\ = ( \control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~31_combout\ & ( (!\datapath|alumux2|f[11]~16_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|alumux1|f[11]~2_combout\)) # 
-- (\datapath|alumux2|f[11]~16_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[11]~2_combout\))) ) ) ) # ( !\control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~31_combout\ & ( (!\control|aluop[0]~0_combout\ & 
-- ((!\datapath|alumux2|f[11]~16_combout\ $ (!\datapath|alumux1|f[11]~2_combout\)))) # (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[3]~3_combout\)) ) ) ) # ( \control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~31_combout\ & ( 
-- (!\datapath|alumux2|f[11]~16_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[11]~16_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[11]~2_combout\))) ) ) ) # ( 
-- !\control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~31_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[11]~16_combout\ $ (!\datapath|alumux1|f[11]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001111001100111010110010100011000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[11]~16_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~31_combout\,
	combout => \datapath|riscv_ALU|Selector20~0_combout\);

-- Location: LABCELL_X19_Y28_N4
\datapath|riscv_ALU|ShiftRight1~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~28_combout\ = ( \datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[14]~8_combout\)))) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[14]~8_combout\))) ) ) ) # ( \datapath|alumux1|f[13]~11_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[14]~8_combout\)))) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[14]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~28_combout\);

-- Location: LABCELL_X19_Y28_N0
\datapath|riscv_ALU|ShiftRight0~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~28_combout\ = ( \datapath|riscv_ALU|ShiftRight1~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~27_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight1~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~27_combout\ & ( 
-- \datapath|alumux2|f[2]~8_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~27_combout\ & ( !\datapath|alumux2|f[2]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~27_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~28_combout\);

-- Location: MLABCELL_X21_Y28_N32
\datapath|riscv_ALU|ShiftRight0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~29_combout\ = ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight1~30_combout\ & ( \datapath|riscv_ALU|ShiftRight1~31_combout\ & ( 
-- !\datapath|alumux2|f[2]~8_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~30_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~31_combout\ & ( \datapath|alumux2|f[2]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~30_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~29_combout\);

-- Location: LABCELL_X19_Y28_N16
\datapath|riscv_ALU|Selector20~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector20~3_combout\ = ( \datapath|riscv_ALU|ShiftRight0~28_combout\ & ( \datapath|riscv_ALU|ShiftRight0~29_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight0~28_combout\ & ( \datapath|riscv_ALU|ShiftRight0~29_combout\ & ( 
-- \datapath|alumux2|f[3]~3_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~29_combout\ & ( !\datapath|alumux2|f[3]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \datapath|riscv_ALU|Selector20~3_combout\);

-- Location: LABCELL_X22_Y31_N14
\datapath|riscv_ALU|ShiftRight0~44\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~44_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~32_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( \datapath|alumux1|f[31]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~44_combout\);

-- Location: LABCELL_X19_Y31_N0
\datapath|riscv_ALU|ShiftLeft0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~17_combout\ = ( \datapath|riscv_ALU|ShiftRight0~34_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~33_combout\ & \datapath|alumux2|f[0]~5_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~34_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftLeft0~5_combout\ & 
-- (!\datapath|riscv_ALU|ShiftRight0~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010001000111100001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~33_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~6_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~34_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~17_combout\);

-- Location: LABCELL_X25_Y34_N34
\datapath|riscv_ALU|ShiftLeft0~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~18_combout\ = ( \datapath|alumux1|f[6]~12_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[5]~15_combout\))) # (\datapath|alumux2|f[0]~5_combout\) ) ) ) # ( !\datapath|alumux1|f[6]~12_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( \datapath|alumux1|f[6]~12_combout\ & ( 
-- !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\)) ) ) ) # ( !\datapath|alumux1|f[6]~12_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datad => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datae => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~18_combout\);

-- Location: LABCELL_X19_Y31_N32
\datapath|riscv_ALU|ShiftLeft0~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~27_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~26_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~26_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ 
-- & (!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftLeft0~26_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~26_combout\) # (\datapath|alumux2|f[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000000000001010000001011010111110100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~26_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~27_combout\);

-- Location: MLABCELL_X15_Y29_N26
\datapath|riscv_ALU|ShiftRight1~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~19_combout\ = ( \datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\))))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( \datapath|alumux1|f[13]~11_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\))))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~19_combout\);

-- Location: MLABCELL_X15_Y29_N2
\datapath|riscv_ALU|ShiftRight0~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~24_combout\ = ( \datapath|riscv_ALU|ShiftRight1~18_combout\ & ( (\datapath|riscv_ALU|ShiftRight1~19_combout\) # (\datapath|alumux2|f[2]~8_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~18_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftRight1~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~19_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~18_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~24_combout\);

-- Location: MLABCELL_X15_Y29_N22
\datapath|riscv_ALU|Selector21~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector21~0_combout\ = ( \datapath|riscv_ALU|ShiftRight0~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~25_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~25_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- \datapath|riscv_ALU|ShiftRight1~25_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & 
-- \datapath|riscv_ALU|ShiftRight1~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000101010101111101000000101010101011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	combout => \datapath|riscv_ALU|Selector21~0_combout\);

-- Location: MLABCELL_X24_Y35_N16
\datapath|alumux2|f[10]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[10]~15_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (!\control|alumux2_sel[0]~0_combout\ & \datapath|riscv_ir|data\(30)) ) ) # ( !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(30),
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[10]~15_combout\);

-- Location: MLABCELL_X15_Y29_N38
\datapath|riscv_ALU|ShiftRight0~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~42_combout\ = ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( \datapath|riscv_ALU|ShiftRight1~22_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( \datapath|riscv_ALU|ShiftRight1~22_combout\ & ( 
-- \datapath|alumux2|f[2]~8_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~22_combout\ & ( !\datapath|alumux2|f[2]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~42_combout\);

-- Location: MLABCELL_X15_Y29_N4
\datapath|riscv_ALU|Selector21~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector21~1_combout\ = ( \control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~42_combout\ & ( (!\datapath|alumux2|f[10]~15_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|alumux1|f[10]~0_combout\)) # 
-- (\datapath|alumux2|f[10]~15_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[10]~0_combout\))) ) ) ) # ( !\control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~42_combout\ & ( (!\control|aluop[0]~0_combout\ & 
-- (!\datapath|alumux2|f[10]~15_combout\ $ (((!\datapath|alumux1|f[10]~0_combout\))))) # (\control|aluop[0]~0_combout\ & (((!\datapath|alumux2|f[3]~3_combout\)))) ) ) ) # ( \control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~42_combout\ & ( 
-- (!\datapath|alumux2|f[10]~15_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[10]~15_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[10]~0_combout\))) ) ) ) # ( 
-- !\control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~42_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[10]~15_combout\ $ (!\datapath|alumux1|f[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000010001001101110101110100101110000100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[10]~15_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	datae => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~42_combout\,
	combout => \datapath|riscv_ALU|Selector21~1_combout\);

-- Location: MLABCELL_X18_Y33_N30
\datapath|riscv_ALU|Add1~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~45_sumout\ = SUM(( (!\datapath|riscv_ir|data\(30)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[10]~0_combout\ ) + ( \datapath|riscv_ALU|Add1~42\ ))
-- \datapath|riscv_ALU|Add1~46\ = CARRY(( (!\datapath|riscv_ir|data\(30)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[10]~0_combout\ ) + ( \datapath|riscv_ALU|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(30),
	dataf => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	cin => \datapath|riscv_ALU|Add1~42\,
	sumout => \datapath|riscv_ALU|Add1~45_sumout\,
	cout => \datapath|riscv_ALU|Add1~46\);

-- Location: LABCELL_X16_Y35_N28
\datapath|riscv_ALU|ShiftRight0~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~43_combout\ = ( \datapath|riscv_ALU|ShiftRight0~25_combout\ & ( \datapath|alumux1|f[31]~19_combout\ & ( ((\datapath|alumux2|f[2]~8_combout\) # (\datapath|alumux2|f[3]~3_combout\)) # 
-- (\datapath|riscv_ALU|ShiftRight1~23_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~25_combout\ & ( \datapath|alumux1|f[31]~19_combout\ & ( ((\datapath|riscv_ALU|ShiftRight1~23_combout\ & !\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~25_combout\ & ( !\datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|alumux2|f[2]~8_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight1~23_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~25_combout\ & ( !\datapath|alumux1|f[31]~19_combout\ & ( (\datapath|riscv_ALU|ShiftRight1~23_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & 
-- !\datapath|alumux2|f[2]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100001111000001011111000011110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~43_combout\);

-- Location: MLABCELL_X24_Y29_N34
\datapath|riscv_ALU|ShiftLeft0~15DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ = ( \datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[6]~12DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\ 
-- & ((\datapath|alumux1|f[5]~15_combout\)))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[6]~12DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[5]~15_combout\))))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( \datapath|alumux1|f[3]~4_combout\ & ( 
-- !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[6]~12DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[5]~15_combout\))))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[6]~12DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[5]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~12DUPLICATE_combout\,
	datad => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datae => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\);

-- Location: MLABCELL_X24_Y29_N16
\datapath|riscv_ALU|ShiftLeft0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~25_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~14_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # 
-- (\datapath|riscv_ALU|ShiftLeft0~14_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftLeft0~14_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftLeft0~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011000011110011000000111100001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~25_combout\);

-- Location: MLABCELL_X15_Y29_N18
\datapath|riscv_ALU|Selector21~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector21~3_combout\ = ( \datapath|riscv_ALU|ShiftRight0~43_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~25_combout\ & ( (!\control|aluop[0]~0_combout\ & (((\control|Selector0~3_combout\)))) # (\control|aluop[0]~0_combout\ & 
-- ((!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Add1~45_sumout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~43_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~25_combout\ & 
-- ( (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Add1~45_sumout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~43_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~25_combout\ & ( (\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|riscv_ALU|Add1~45_sumout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~43_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~25_combout\ & ( (\control|aluop[0]~0_combout\ & (\control|Selector0~3_combout\ & \datapath|riscv_ALU|Add1~45_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011000000111100100000001000110010110000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add1~45_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~43_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~25_combout\,
	combout => \datapath|riscv_ALU|Selector21~3_combout\);

-- Location: LABCELL_X19_Y34_N34
\datapath|riscv_ALU|Add0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~29_sumout\ = SUM(( (\datapath|riscv_ir|data\(27) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[7]~14_combout\ ) + ( \datapath|riscv_ALU|Add0~26\ ))
-- \datapath|riscv_ALU|Add0~30\ = CARRY(( (\datapath|riscv_ir|data\(27) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[7]~14_combout\ ) + ( \datapath|riscv_ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(27),
	dataf => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	cin => \datapath|riscv_ALU|Add0~26\,
	sumout => \datapath|riscv_ALU|Add0~29_sumout\,
	cout => \datapath|riscv_ALU|Add0~30\);

-- Location: LABCELL_X19_Y34_N36
\datapath|riscv_ALU|Add0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~33_sumout\ = SUM(( (\datapath|riscv_ir|data\(28) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ ) + ( 
-- \datapath|riscv_ALU|Add0~30\ ))
-- \datapath|riscv_ALU|Add0~34\ = CARRY(( (\datapath|riscv_ir|data\(28) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ ) + ( \datapath|riscv_ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(28),
	dataf => \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\,
	cin => \datapath|riscv_ALU|Add0~30\,
	sumout => \datapath|riscv_ALU|Add0~33_sumout\,
	cout => \datapath|riscv_ALU|Add0~34\);

-- Location: LABCELL_X19_Y34_N38
\datapath|riscv_ALU|Add0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~37_sumout\ = SUM(( \datapath|alumux1|f[9]~3_combout\ ) + ( (\datapath|riscv_ir|data\(29) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~34\ ))
-- \datapath|riscv_ALU|Add0~38\ = CARRY(( \datapath|alumux1|f[9]~3_combout\ ) + ( (\datapath|riscv_ir|data\(29) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	cin => \datapath|riscv_ALU|Add0~34\,
	sumout => \datapath|riscv_ALU|Add0~37_sumout\,
	cout => \datapath|riscv_ALU|Add0~38\);

-- Location: LABCELL_X19_Y33_N20
\datapath|riscv_ALU|Add0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~41_sumout\ = SUM(( \datapath|alumux2|f[10]~15_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(10))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1584_combout\)))) ) + ( \datapath|riscv_ALU|Add0~38\ ))
-- \datapath|riscv_ALU|Add0~42\ = CARRY(( \datapath|alumux2|f[10]~15_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(10))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1584_combout\)))) ) + ( \datapath|riscv_ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(10),
	datad => \datapath|alumux2|ALT_INV_f[10]~15_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1584_combout\,
	cin => \datapath|riscv_ALU|Add0~38\,
	sumout => \datapath|riscv_ALU|Add0~41_sumout\,
	cout => \datapath|riscv_ALU|Add0~42\);

-- Location: LABCELL_X19_Y33_N18
\datapath|riscv_ALU|Selector21~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector21~2_combout\ = ( \datapath|riscv_ALU|Add0~41_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~41_sumout\,
	combout => \datapath|riscv_ALU|Selector21~2_combout\);

-- Location: MLABCELL_X15_Y29_N14
\datapath|riscv_ALU|Selector21~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector21~4_combout\ = ( \datapath|riscv_ALU|Selector21~3_combout\ & ( \datapath|riscv_ALU|Selector21~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector21~3_combout\ & ( \datapath|riscv_ALU|Selector21~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector21~3_combout\ & ( !\datapath|riscv_ALU|Selector21~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector21~3_combout\ & ( !\datapath|riscv_ALU|Selector21~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector21~1_combout\)))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011010001111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector21~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector21~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector21~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector21~2_combout\,
	combout => \datapath|riscv_ALU|Selector21~4_combout\);

-- Location: MLABCELL_X15_Y29_N32
\datapath|regfilemux|f[10]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[10]~31_combout\ = ( \control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector21~4_combout\ & ( (!\control|state.s_ldr2~q\ & ((!\control|state.s_LUI~q\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(10))) ) ) ) # ( 
-- !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector21~4_combout\ & ( (\datapath|riscv_MDR|data\(10) & ((\control|state.s_ldr2~q\) # (\control|state.s_LUI~q\))) ) ) ) # ( \control|cmpmux_sel~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector21~4_combout\ & ( (\datapath|riscv_MDR|data\(10) & \control|state.s_ldr2~q\) ) ) ) # ( !\control|cmpmux_sel~0_combout\ & ( !\datapath|riscv_ALU|Selector21~4_combout\ & ( (\datapath|riscv_MDR|data\(10) & 
-- ((\control|state.s_ldr2~q\) # (\control|state.s_LUI~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000000000101010100000101010101011111000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(10),
	datac => \control|ALT_INV_state.s_LUI~q\,
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector21~4_combout\,
	combout => \datapath|regfilemux|f[10]~31_combout\);

-- Location: FF_X21_Y30_N1
\datapath|riscv_regfile|data~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~234_q\);

-- Location: FF_X21_Y29_N25
\datapath|riscv_regfile|data~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~202_q\);

-- Location: LABCELL_X13_Y29_N14
\datapath|riscv_regfile|data~170feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~170feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~170feeder_combout\);

-- Location: FF_X13_Y29_N15
\datapath|riscv_regfile|data~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~170feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~170_q\);

-- Location: LABCELL_X27_Y28_N38
\datapath|riscv_regfile|data~106feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~106feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~106feeder_combout\);

-- Location: FF_X27_Y28_N39
\datapath|riscv_regfile|data~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~106feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~106_q\);

-- Location: FF_X21_Y29_N37
\datapath|riscv_regfile|data~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~74_q\);

-- Location: FF_X13_Y32_N39
\datapath|riscv_regfile|data~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~42_q\);

-- Location: FF_X21_Y29_N39
\datapath|riscv_regfile|data~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~10_q\);

-- Location: MLABCELL_X21_Y29_N38
\datapath|riscv_regfile|data~1552\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1552_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~10_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~42_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~74_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~106_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~106_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~74_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~42_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~10_q\,
	combout => \datapath|riscv_regfile|data~1552_combout\);

-- Location: FF_X25_Y30_N3
\datapath|riscv_regfile|data~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~138_q\);

-- Location: MLABCELL_X21_Y29_N26
\datapath|riscv_regfile|data~1556\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1556_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1552_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1552_combout\ & 
-- (\datapath|riscv_regfile|data~138_q\)) # (\datapath|riscv_regfile|data~1552_combout\ & ((\datapath|riscv_regfile|data~170_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1552_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1552_combout\ & ((\datapath|riscv_regfile|data~202_q\))) # (\datapath|riscv_regfile|data~1552_combout\ & 
-- (\datapath|riscv_regfile|data~234_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~234_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~202_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~170_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1552_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~138_q\,
	combout => \datapath|riscv_regfile|data~1556_combout\);

-- Location: FF_X15_Y29_N7
\datapath|riscv_regfile|data~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~938_q\);

-- Location: FF_X15_Y29_N17
\datapath|riscv_regfile|data~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1002_q\);

-- Location: FF_X15_Y29_N13
\datapath|riscv_regfile|data~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~970_q\);

-- Location: FF_X21_Y28_N39
\datapath|riscv_regfile|data~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~810_q\);

-- Location: LABCELL_X19_Y27_N16
\datapath|riscv_regfile|data~874feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~874feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~874feeder_combout\);

-- Location: FF_X19_Y27_N17
\datapath|riscv_regfile|data~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~874feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~874_q\);

-- Location: FF_X16_Y29_N1
\datapath|riscv_regfile|data~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~842_q\);

-- Location: LABCELL_X16_Y29_N16
\datapath|riscv_regfile|data~778feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~778feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~778feeder_combout\);

-- Location: FF_X16_Y29_N17
\datapath|riscv_regfile|data~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~778feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~778_q\);

-- Location: LABCELL_X16_Y29_N2
\datapath|riscv_regfile|data~1576\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1576_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~778_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~810_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~842_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~874_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~810_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~874_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~842_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~778_q\,
	combout => \datapath|riscv_regfile|data~1576_combout\);

-- Location: LABCELL_X16_Y29_N8
\datapath|riscv_regfile|data~906feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~906feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~906feeder_combout\);

-- Location: FF_X16_Y29_N9
\datapath|riscv_regfile|data~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~906feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~906_q\);

-- Location: LABCELL_X16_Y29_N12
\datapath|riscv_regfile|data~1580\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1580_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1576_combout\ & (((\datapath|riscv_regfile|data~906_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1576_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~938_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1576_combout\ & (((\datapath|riscv_regfile|data~970_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1576_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~1002_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~938_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~1002_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~970_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1576_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~906_q\,
	combout => \datapath|riscv_regfile|data~1580_combout\);

-- Location: FF_X25_Y30_N31
\datapath|riscv_regfile|data~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~426_q\);

-- Location: FF_X26_Y30_N3
\datapath|riscv_regfile|data~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~490_q\);

-- Location: FF_X26_Y30_N1
\datapath|riscv_regfile|data~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~458_q\);

-- Location: FF_X29_Y30_N5
\datapath|riscv_regfile|data~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~362_q\);

-- Location: FF_X30_Y33_N15
\datapath|riscv_regfile|data~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~298_q\);

-- Location: FF_X30_Y33_N25
\datapath|riscv_regfile|data~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~330_q\);

-- Location: FF_X30_Y33_N31
\datapath|riscv_regfile|data~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~266_q\);

-- Location: LABCELL_X30_Y33_N28
\datapath|riscv_regfile|data~1560\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1560_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~266_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~298_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~330_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~362_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~362_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~298_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~330_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~266_q\,
	combout => \datapath|riscv_regfile|data~1560_combout\);

-- Location: FF_X26_Y30_N7
\datapath|riscv_regfile|data~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~394_q\);

-- Location: MLABCELL_X26_Y30_N2
\datapath|riscv_regfile|data~1564\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1564_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1560_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1560_combout\ & 
-- ((\datapath|riscv_regfile|data~394_q\))) # (\datapath|riscv_regfile|data~1560_combout\ & (\datapath|riscv_regfile|data~426_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1560_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1560_combout\ & ((\datapath|riscv_regfile|data~458_q\))) # (\datapath|riscv_regfile|data~1560_combout\ & (\datapath|riscv_regfile|data~490_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~426_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~490_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~458_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1560_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~394_q\,
	combout => \datapath|riscv_regfile|data~1564_combout\);

-- Location: LABCELL_X13_Y28_N14
\datapath|riscv_regfile|data~746feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~746feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~746feeder_combout\);

-- Location: FF_X13_Y28_N15
\datapath|riscv_regfile|data~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~746feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~746_q\);

-- Location: FF_X15_Y27_N19
\datapath|riscv_regfile|data~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~682_q\);

-- Location: FF_X15_Y28_N11
\datapath|riscv_regfile|data~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~714_q\);

-- Location: FF_X16_Y28_N19
\datapath|riscv_regfile|data~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~618_q\);

-- Location: LABCELL_X19_Y28_N12
\datapath|riscv_regfile|data~554feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~554feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~554feeder_combout\);

-- Location: FF_X19_Y28_N13
\datapath|riscv_regfile|data~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~554feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~554_q\);

-- Location: FF_X16_Y28_N5
\datapath|riscv_regfile|data~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~586_q\);

-- Location: FF_X16_Y28_N7
\datapath|riscv_regfile|data~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[10]~31_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~522_q\);

-- Location: LABCELL_X16_Y28_N4
\datapath|riscv_regfile|data~1568\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1568_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~522_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~554_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~586_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~618_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~618_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~554_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~586_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~522_q\,
	combout => \datapath|riscv_regfile|data~1568_combout\);

-- Location: LABCELL_X25_Y29_N26
\datapath|riscv_regfile|data~650feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~650feeder_combout\ = ( \datapath|regfilemux|f[10]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[10]~31_combout\,
	combout => \datapath|riscv_regfile|data~650feeder_combout\);

-- Location: FF_X25_Y29_N27
\datapath|riscv_regfile|data~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~650feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~650_q\);

-- Location: MLABCELL_X15_Y28_N34
\datapath|riscv_regfile|data~1572\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1572_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1568_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1568_combout\ & 
-- ((\datapath|riscv_regfile|data~650_q\))) # (\datapath|riscv_regfile|data~1568_combout\ & (\datapath|riscv_regfile|data~682_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1568_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1568_combout\ & ((\datapath|riscv_regfile|data~714_q\))) # (\datapath|riscv_regfile|data~1568_combout\ & (\datapath|riscv_regfile|data~746_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~746_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~682_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~714_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1568_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~650_q\,
	combout => \datapath|riscv_regfile|data~1572_combout\);

-- Location: LABCELL_X19_Y30_N2
\datapath|riscv_regfile|data~1584\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1584_combout\ = ( \datapath|riscv_regfile|data~1564_combout\ & ( \datapath|riscv_regfile|data~1572_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1556_combout\)) # 
-- (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1580_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1564_combout\ & ( \datapath|riscv_regfile|data~1572_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1556_combout\))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1580_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1564_combout\ & ( !\datapath|riscv_regfile|data~1572_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1556_combout\)) # (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1580_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1564_combout\ & ( !\datapath|riscv_regfile|data~1572_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1556_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1580_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1556_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1580_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1564_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1572_combout\,
	combout => \datapath|riscv_regfile|data~1584_combout\);

-- Location: LABCELL_X19_Y30_N38
\datapath|alumux1|f[10]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[10]~0_combout\ = ( \datapath|riscv_regfile|data~1584_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(10)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1584_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(10),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1584_combout\,
	combout => \datapath|alumux1|f[10]~0_combout\);

-- Location: MLABCELL_X18_Y33_N32
\datapath|riscv_ALU|Add1~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~49_sumout\ = SUM(( !\datapath|alumux2|f[11]~16_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(11))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1650_combout\)))) ) + ( \datapath|riscv_ALU|Add1~46\ ))
-- \datapath|riscv_ALU|Add1~50\ = CARRY(( !\datapath|alumux2|f[11]~16_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(11))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1650_combout\)))) ) + ( \datapath|riscv_ALU|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011110010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(11),
	datad => \datapath|alumux2|ALT_INV_f[11]~16_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1650_combout\,
	cin => \datapath|riscv_ALU|Add1~46\,
	sumout => \datapath|riscv_ALU|Add1~49_sumout\,
	cout => \datapath|riscv_ALU|Add1~50\);

-- Location: LABCELL_X19_Y28_N36
\datapath|riscv_ALU|Selector20~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector20~2_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~27_combout\ & ( \datapath|riscv_ALU|Add1~49_sumout\ & ( (!\control|Selector0~3_combout\ & (((\control|aluop[0]~0_combout\ & !\datapath|alumux2|f[4]~1_combout\)))) # 
-- (\control|Selector0~3_combout\ & (((\control|aluop[0]~0_combout\)) # (\datapath|riscv_ALU|ShiftRight0~44_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~27_combout\ & ( \datapath|riscv_ALU|Add1~49_sumout\ & ( (\control|Selector0~3_combout\ & 
-- ((\control|aluop[0]~0_combout\) # (\datapath|riscv_ALU|ShiftRight0~44_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~27_combout\ & ( !\datapath|riscv_ALU|Add1~49_sumout\ & ( (!\control|Selector0~3_combout\ & (((\control|aluop[0]~0_combout\ & 
-- !\datapath|alumux2|f[4]~1_combout\)))) # (\control|Selector0~3_combout\ & (\datapath|riscv_ALU|ShiftRight0~44_combout\ & (!\control|aluop[0]~0_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~27_combout\ & ( !\datapath|riscv_ALU|Add1~49_sumout\ & ( 
-- (\datapath|riscv_ALU|ShiftRight0~44_combout\ & (\control|Selector0~3_combout\ & !\control|aluop[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111000001000000010011000100110001111100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~44_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~27_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~49_sumout\,
	combout => \datapath|riscv_ALU|Selector20~2_combout\);

-- Location: LABCELL_X19_Y33_N22
\datapath|riscv_ALU|Add0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~45_sumout\ = SUM(( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(11))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & ((\datapath|riscv_regfile|data~1650_combout\)))) ) + ( 
-- \datapath|alumux2|f[11]~16_combout\ ) + ( \datapath|riscv_ALU|Add0~42\ ))
-- \datapath|riscv_ALU|Add0~46\ = CARRY(( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(11))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & ((\datapath|riscv_regfile|data~1650_combout\)))) ) + ( 
-- \datapath|alumux2|f[11]~16_combout\ ) + ( \datapath|riscv_ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(11),
	datad => \datapath|riscv_regfile|ALT_INV_data~1650_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[11]~16_combout\,
	cin => \datapath|riscv_ALU|Add0~42\,
	sumout => \datapath|riscv_ALU|Add0~45_sumout\,
	cout => \datapath|riscv_ALU|Add0~46\);

-- Location: LABCELL_X19_Y33_N8
\datapath|riscv_ALU|Selector20~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector20~1_combout\ = ( \datapath|riscv_ALU|Add0~45_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~45_sumout\,
	combout => \datapath|riscv_ALU|Selector20~1_combout\);

-- Location: LABCELL_X19_Y28_N24
\datapath|riscv_ALU|Selector20~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector20~4_combout\ = ( \datapath|riscv_ALU|Selector20~2_combout\ & ( \datapath|riscv_ALU|Selector20~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~0_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~3_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector20~2_combout\ & ( \datapath|riscv_ALU|Selector20~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~0_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~3_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector20~2_combout\ & ( !\datapath|riscv_ALU|Selector20~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~0_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~3_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector20~2_combout\ & ( !\datapath|riscv_ALU|Selector20~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector20~0_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector20~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector20~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector20~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector20~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector20~1_combout\,
	combout => \datapath|riscv_ALU|Selector20~4_combout\);

-- Location: LABCELL_X19_Y28_N22
\datapath|regfilemux|f[11]~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[11]~33_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector20~4_combout\ & ( (\datapath|riscv_MDR|data\(11) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_ALU|Selector20~4_combout\ & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(11))) ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector20~4_combout\ 
-- & ( (\datapath|riscv_MDR|data\(11) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector20~4_combout\ & ( (\datapath|riscv_MDR|data\(11) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010100010101000100011101000111010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(11),
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector20~4_combout\,
	combout => \datapath|regfilemux|f[11]~33_combout\);

-- Location: LABCELL_X19_Y27_N38
\datapath|riscv_regfile|data~683feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~683feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~683feeder_combout\);

-- Location: FF_X19_Y27_N39
\datapath|riscv_regfile|data~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~683feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~683_q\);

-- Location: FF_X19_Y30_N15
\datapath|riscv_regfile|data~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~715_q\);

-- Location: LABCELL_X19_Y27_N10
\datapath|riscv_regfile|data~747feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~747feeder_combout\ = ( \datapath|regfilemux|f[11]~33_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[11]~33_combout\,
	combout => \datapath|riscv_regfile|data~747feeder_combout\);

-- Location: FF_X19_Y27_N11
\datapath|riscv_regfile|data~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~747feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~747_q\);

-- Location: FF_X19_Y28_N27
\datapath|riscv_regfile|data~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~619_q\);

-- Location: FF_X19_Y28_N7
\datapath|riscv_regfile|data~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~555_q\);

-- Location: FF_X19_Y30_N1
\datapath|riscv_regfile|data~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~587_q\);

-- Location: FF_X19_Y30_N35
\datapath|riscv_regfile|data~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~523_q\);

-- Location: LABCELL_X19_Y30_N32
\datapath|riscv_regfile|data~1634\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1634_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~523_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~555_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~587_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~619_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~619_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~555_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~587_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~523_q\,
	combout => \datapath|riscv_regfile|data~1634_combout\);

-- Location: FF_X18_Y31_N5
\datapath|riscv_regfile|data~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[11]~33_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~651_q\);

-- Location: MLABCELL_X18_Y30_N0
\datapath|riscv_regfile|data~1638\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1638_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1634_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1634_combout\ & 
-- ((\datapath|riscv_regfile|data~651_q\))) # (\datapath|riscv_regfile|data~1634_combout\ & (\datapath|riscv_regfile|data~683_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1634_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1634_combout\ & (\datapath|riscv_regfile|data~715_q\)) # (\datapath|riscv_regfile|data~1634_combout\ & 
-- ((\datapath|riscv_regfile|data~747_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~683_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~715_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~747_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1634_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~651_q\,
	combout => \datapath|riscv_regfile|data~1638_combout\);

-- Location: LABCELL_X19_Y30_N8
\datapath|riscv_regfile|data~1650\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1650_combout\ = ( \datapath|riscv_regfile|data~1630_combout\ & ( \datapath|riscv_regfile|data~1622_combout\ & ( (!\datapath|riscv_ir|data\(19)) # ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1638_combout\)) 
-- # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1646_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1630_combout\ & ( \datapath|riscv_regfile|data~1622_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18))) # 
-- (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1638_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1646_combout\))))) ) ) ) # ( \datapath|riscv_regfile|data~1630_combout\ & ( 
-- !\datapath|riscv_regfile|data~1622_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1638_combout\)) # 
-- (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1646_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1630_combout\ & ( !\datapath|riscv_regfile|data~1622_combout\ & ( (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1638_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1646_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1638_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1646_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1630_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1622_combout\,
	combout => \datapath|riscv_regfile|data~1650_combout\);

-- Location: LABCELL_X19_Y33_N24
\datapath|riscv_ALU|Add0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~49_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(12)))))) ) + ( \datapath|alumux1|f[12]~9_combout\ ) + ( \datapath|riscv_ALU|Add0~46\ ))
-- \datapath|riscv_ALU|Add0~50\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(12)))))) ) + ( \datapath|alumux1|f[12]~9_combout\ ) + ( \datapath|riscv_ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(12),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	cin => \datapath|riscv_ALU|Add0~46\,
	sumout => \datapath|riscv_ALU|Add0~49_sumout\,
	cout => \datapath|riscv_ALU|Add0~50\);

-- Location: LABCELL_X25_Y31_N4
\datapath|riscv_ALU|Selector19~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector19~2_combout\ = ( \datapath|riscv_ALU|Add0~49_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~49_sumout\,
	combout => \datapath|riscv_ALU|Selector19~2_combout\);

-- Location: LABCELL_X22_Y35_N30
\datapath|riscv_ALU|ShiftLeft0~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~8_combout\ = ( \datapath|riscv_ALU|ShiftRight0~17_combout\ & ( \datapath|riscv_regfile|data~1815_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(0))) # (\control|Selector0~1_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~17_combout\ & ( !\datapath|riscv_regfile|data~1815_combout\ & ( (\datapath|pc|data\(0) & !\control|Selector0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(0),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1815_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X21_Y35_N36
\datapath|riscv_ALU|ShiftLeft0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~9_combout\ = ( \datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[2]~6_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[1]~5DUPLICATE_combout\)))) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # 
-- ((\datapath|alumux1|f[2]~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[1]~5DUPLICATE_combout\)))) ) ) ) # ( \datapath|alumux1|f[3]~4_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[2]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[1]~5DUPLICATE_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[3]~4_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[2]~6_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[1]~5DUPLICATE_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[1]~5DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~9_combout\);

-- Location: MLABCELL_X18_Y35_N10
\datapath|riscv_ALU|ShiftLeft0~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~28_combout\ = ( \datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[10]~0_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[9]~3_combout\))) ) ) ) # ( !\datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # 
-- ((\datapath|alumux1|f[10]~0_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[9]~3_combout\))) ) ) ) # ( \datapath|alumux1|f[11]~2_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[10]~0_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[9]~3_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[11]~2_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[10]~0_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[9]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~28_combout\);

-- Location: MLABCELL_X21_Y35_N28
\datapath|riscv_ALU|ShiftLeft0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~29_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~20_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (((!\datapath|alumux2|f[3]~3_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~20_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~8_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|alumux2|f[3]~3_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~20_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~8_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~20_combout\))) # (\datapath|alumux2|f[3]~3_combout\ 
-- & (\datapath|riscv_ALU|ShiftLeft0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~20_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~28_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~29_combout\);

-- Location: MLABCELL_X18_Y33_N34
\datapath|riscv_ALU|Add1~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~53_sumout\ = SUM(( !\datapath|alumux2|f[12]~17_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(12))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1881_combout\)))) ) + ( \datapath|riscv_ALU|Add1~50\ ))
-- \datapath|riscv_ALU|Add1~54\ = CARRY(( !\datapath|alumux2|f[12]~17_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(12))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1881_combout\)))) ) + ( \datapath|riscv_ALU|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011110010000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(12),
	datad => \datapath|alumux2|ALT_INV_f[12]~17_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1881_combout\,
	cin => \datapath|riscv_ALU|Add1~50\,
	sumout => \datapath|riscv_ALU|Add1~53_sumout\,
	cout => \datapath|riscv_ALU|Add1~54\);

-- Location: MLABCELL_X21_Y35_N10
\datapath|riscv_ALU|Selector19~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector19~3_combout\ = ( \control|Selector0~3_combout\ & ( \datapath|riscv_ALU|Add1~53_sumout\ & ( (\datapath|riscv_ALU|ShiftRight0~45_combout\) # (\control|aluop[0]~0_combout\) ) ) ) # ( !\control|Selector0~3_combout\ & ( 
-- \datapath|riscv_ALU|Add1~53_sumout\ & ( (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~29_combout\)) ) ) ) # ( \control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|Add1~53_sumout\ & ( 
-- (!\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftRight0~45_combout\) ) ) ) # ( !\control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|Add1~53_sumout\ & ( (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[4]~1_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000010100000101000000000010001000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~45_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~29_combout\,
	datae => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~53_sumout\,
	combout => \datapath|riscv_ALU|Selector19~3_combout\);

-- Location: LABCELL_X25_Y31_N2
\datapath|riscv_ALU|Selector19~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector19~4_combout\ = ( \datapath|riscv_ALU|Selector19~2_combout\ & ( \datapath|riscv_ALU|Selector19~3_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector19~2_combout\ & ( \datapath|riscv_ALU|Selector19~3_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector19~2_combout\ & ( !\datapath|riscv_ALU|Selector19~3_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector19~2_combout\ & ( !\datapath|riscv_ALU|Selector19~3_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector19~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector19~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector19~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector19~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector19~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector19~3_combout\,
	combout => \datapath|riscv_ALU|Selector19~4_combout\);

-- Location: MLABCELL_X24_Y31_N26
\datapath|regfilemux|f[12]~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[12]~41_combout\ = ( \datapath|riscv_ALU|Selector19~4_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((!\control|state.s_LUI~q\) # (\datapath|riscv_ir|data\(12))))) # (\control|state.s_ldr2~q\ & 
-- (\datapath|riscv_MDR|data\(12))) ) ) ) # ( !\datapath|riscv_ALU|Selector19~4_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((\datapath|riscv_ir|data\(12) & \control|state.s_LUI~q\)))) # (\control|state.s_ldr2~q\ & 
-- (\datapath|riscv_MDR|data\(12))) ) ) ) # ( \datapath|riscv_ALU|Selector19~4_combout\ & ( !\control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(12) & \control|state.s_ldr2~q\) ) ) ) # ( !\datapath|riscv_ALU|Selector19~4_combout\ & ( 
-- !\control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(12) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001101011111010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(12),
	datab => \datapath|riscv_ir|ALT_INV_data\(12),
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_state.s_LUI~q\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector19~4_combout\,
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[12]~41_combout\);

-- Location: FF_X24_Y32_N23
\datapath|riscv_regfile|data~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~236_q\);

-- Location: FF_X24_Y32_N25
\datapath|riscv_regfile|data~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~204_q\);

-- Location: MLABCELL_X24_Y31_N24
\datapath|regfilemux|f[12]~41DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[12]~41DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector19~4_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((!\control|state.s_LUI~q\) # (\datapath|riscv_ir|data\(12))))) # (\control|state.s_ldr2~q\ 
-- & (\datapath|riscv_MDR|data\(12))) ) ) ) # ( !\datapath|riscv_ALU|Selector19~4_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & (((\datapath|riscv_ir|data\(12) & \control|state.s_LUI~q\)))) # (\control|state.s_ldr2~q\ & 
-- (\datapath|riscv_MDR|data\(12))) ) ) ) # ( \datapath|riscv_ALU|Selector19~4_combout\ & ( !\control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(12) & \control|state.s_ldr2~q\) ) ) ) # ( !\datapath|riscv_ALU|Selector19~4_combout\ & ( 
-- !\control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(12) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(12),
	datab => \datapath|riscv_ir|ALT_INV_data\(12),
	datac => \control|ALT_INV_state.s_LUI~q\,
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector19~4_combout\,
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[12]~41DUPLICATE_combout\);

-- Location: FF_X22_Y28_N7
\datapath|riscv_regfile|data~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~172_q\);

-- Location: FF_X25_Y33_N11
\datapath|riscv_regfile|data~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~44_q\);

-- Location: FF_X25_Y33_N1
\datapath|riscv_regfile|data~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~76_q\);

-- Location: MLABCELL_X29_Y30_N28
\datapath|riscv_regfile|data~108feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~108feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~108feeder_combout\);

-- Location: FF_X29_Y30_N29
\datapath|riscv_regfile|data~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~108feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~108_q\);

-- Location: FF_X25_Y33_N3
\datapath|riscv_regfile|data~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~12_q\);

-- Location: LABCELL_X25_Y33_N2
\datapath|riscv_regfile|data~1849\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1849_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~12_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~44_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~76_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) 
-- & (((\datapath|riscv_regfile|data~108_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~44_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~76_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~108_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~12_q\,
	combout => \datapath|riscv_regfile|data~1849_combout\);

-- Location: FF_X24_Y32_N27
\datapath|riscv_regfile|data~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~140_q\);

-- Location: MLABCELL_X24_Y32_N26
\datapath|riscv_regfile|data~1853\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1853_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1849_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1849_combout\ & 
-- (\datapath|riscv_regfile|data~140_q\)) # (\datapath|riscv_regfile|data~1849_combout\ & ((\datapath|riscv_regfile|data~172_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1849_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1849_combout\ & ((\datapath|riscv_regfile|data~204_q\))) # (\datapath|riscv_regfile|data~1849_combout\ & 
-- (\datapath|riscv_regfile|data~236_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~236_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~204_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~172_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1849_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~140_q\,
	combout => \datapath|riscv_regfile|data~1853_combout\);

-- Location: MLABCELL_X26_Y28_N10
\datapath|riscv_regfile|data~940feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~940feeder_combout\ = ( \datapath|regfilemux|f[12]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41_combout\,
	combout => \datapath|riscv_regfile|data~940feeder_combout\);

-- Location: FF_X26_Y28_N11
\datapath|riscv_regfile|data~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~940feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~940_q\);

-- Location: MLABCELL_X29_Y31_N20
\datapath|riscv_regfile|data~1004feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1004feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~1004feeder_combout\);

-- Location: FF_X29_Y31_N21
\datapath|riscv_regfile|data~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1004feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1004_q\);

-- Location: MLABCELL_X24_Y31_N0
\datapath|riscv_regfile|data~972feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~972feeder_combout\ = \datapath|regfilemux|f[12]~41DUPLICATE_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~972feeder_combout\);

-- Location: FF_X24_Y31_N1
\datapath|riscv_regfile|data~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~972feeder_combout\,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~972_q\);

-- Location: LABCELL_X30_Y31_N10
\datapath|riscv_regfile|data~812feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~812feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~812feeder_combout\);

-- Location: FF_X30_Y31_N11
\datapath|riscv_regfile|data~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~812feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~812_q\);

-- Location: LABCELL_X27_Y30_N6
\datapath|riscv_regfile|data~876feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~876feeder_combout\ = ( \datapath|regfilemux|f[12]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41_combout\,
	combout => \datapath|riscv_regfile|data~876feeder_combout\);

-- Location: FF_X27_Y30_N7
\datapath|riscv_regfile|data~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~876feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~876_q\);

-- Location: LABCELL_X27_Y30_N24
\datapath|riscv_regfile|data~844feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~844feeder_combout\ = ( \datapath|regfilemux|f[12]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41_combout\,
	combout => \datapath|riscv_regfile|data~844feeder_combout\);

-- Location: FF_X27_Y30_N25
\datapath|riscv_regfile|data~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~844feeder_combout\,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~844_q\);

-- Location: LABCELL_X27_Y30_N22
\datapath|riscv_regfile|data~780feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~780feeder_combout\ = ( \datapath|regfilemux|f[12]~41_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41_combout\,
	combout => \datapath|riscv_regfile|data~780feeder_combout\);

-- Location: FF_X27_Y30_N23
\datapath|riscv_regfile|data~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~780feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~780_q\);

-- Location: LABCELL_X27_Y30_N36
\datapath|riscv_regfile|data~1873\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1873_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~780_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~812_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~844_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~876_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~812_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~876_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~844_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~780_q\,
	combout => \datapath|riscv_regfile|data~1873_combout\);

-- Location: MLABCELL_X24_Y31_N34
\datapath|riscv_regfile|data~908feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~908feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~908feeder_combout\);

-- Location: FF_X24_Y31_N35
\datapath|riscv_regfile|data~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~908feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~908_q\);

-- Location: MLABCELL_X24_Y31_N16
\datapath|riscv_regfile|data~1877\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1877_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1873_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1873_combout\ & 
-- ((\datapath|riscv_regfile|data~908_q\))) # (\datapath|riscv_regfile|data~1873_combout\ & (\datapath|riscv_regfile|data~940_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1873_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1873_combout\ & ((\datapath|riscv_regfile|data~972_q\))) # (\datapath|riscv_regfile|data~1873_combout\ & (\datapath|riscv_regfile|data~1004_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~940_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~1004_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~972_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1873_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~908_q\,
	combout => \datapath|riscv_regfile|data~1877_combout\);

-- Location: LABCELL_X25_Y28_N38
\datapath|riscv_regfile|data~748feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~748feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~748feeder_combout\);

-- Location: FF_X25_Y28_N39
\datapath|riscv_regfile|data~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~748feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~748_q\);

-- Location: MLABCELL_X24_Y27_N22
\datapath|riscv_regfile|data~684feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~684feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~684feeder_combout\);

-- Location: FF_X24_Y27_N23
\datapath|riscv_regfile|data~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~684feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~684_q\);

-- Location: FF_X24_Y28_N13
\datapath|riscv_regfile|data~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~716_q\);

-- Location: MLABCELL_X29_Y31_N0
\datapath|riscv_regfile|data~620feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~620feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~620feeder_combout\);

-- Location: FF_X29_Y31_N1
\datapath|riscv_regfile|data~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~620feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~620_q\);

-- Location: MLABCELL_X24_Y27_N32
\datapath|riscv_regfile|data~556feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~556feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~556feeder_combout\);

-- Location: FF_X24_Y27_N33
\datapath|riscv_regfile|data~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~556feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~556_q\);

-- Location: FF_X24_Y28_N33
\datapath|riscv_regfile|data~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~588_q\);

-- Location: FF_X24_Y28_N35
\datapath|riscv_regfile|data~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~524_q\);

-- Location: MLABCELL_X24_Y28_N34
\datapath|riscv_regfile|data~1865\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1865_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~524_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~556_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~588_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~620_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~620_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~556_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~588_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~524_q\,
	combout => \datapath|riscv_regfile|data~1865_combout\);

-- Location: LABCELL_X25_Y29_N22
\datapath|riscv_regfile|data~652feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~652feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~652feeder_combout\);

-- Location: FF_X25_Y29_N23
\datapath|riscv_regfile|data~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~652feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~652_q\);

-- Location: MLABCELL_X24_Y28_N14
\datapath|riscv_regfile|data~1869\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1869_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1865_combout\ & (((\datapath|riscv_regfile|data~652_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1865_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~684_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1865_combout\ & (((\datapath|riscv_regfile|data~716_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1865_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~748_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~748_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~684_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~716_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1865_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~652_q\,
	combout => \datapath|riscv_regfile|data~1869_combout\);

-- Location: FF_X26_Y30_N9
\datapath|riscv_regfile|data~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~492_q\);

-- Location: MLABCELL_X29_Y29_N14
\datapath|riscv_regfile|data~428feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~428feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~428feeder_combout\);

-- Location: FF_X29_Y29_N15
\datapath|riscv_regfile|data~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~428feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~428_q\);

-- Location: FF_X26_Y30_N25
\datapath|riscv_regfile|data~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~460_q\);

-- Location: FF_X26_Y29_N13
\datapath|riscv_regfile|data~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~300_q\);

-- Location: LABCELL_X27_Y28_N22
\datapath|riscv_regfile|data~364feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~364feeder_combout\ = ( \datapath|regfilemux|f[12]~41DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[12]~41DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~364feeder_combout\);

-- Location: FF_X27_Y28_N23
\datapath|riscv_regfile|data~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~364feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~364_q\);

-- Location: FF_X26_Y29_N5
\datapath|riscv_regfile|data~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~332_q\);

-- Location: FF_X26_Y29_N23
\datapath|riscv_regfile|data~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~268_q\);

-- Location: MLABCELL_X26_Y29_N6
\datapath|riscv_regfile|data~1857\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1857_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~268_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~300_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~332_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~364_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~300_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~364_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~332_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~268_q\,
	combout => \datapath|riscv_regfile|data~1857_combout\);

-- Location: FF_X26_Y30_N27
\datapath|riscv_regfile|data~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[12]~41_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~396_q\);

-- Location: MLABCELL_X26_Y30_N26
\datapath|riscv_regfile|data~1861\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1861_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1857_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1857_combout\ & 
-- ((\datapath|riscv_regfile|data~396_q\))) # (\datapath|riscv_regfile|data~1857_combout\ & (\datapath|riscv_regfile|data~428_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1857_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1857_combout\ & ((\datapath|riscv_regfile|data~460_q\))) # (\datapath|riscv_regfile|data~1857_combout\ & (\datapath|riscv_regfile|data~492_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~492_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~428_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~460_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1857_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~396_q\,
	combout => \datapath|riscv_regfile|data~1861_combout\);

-- Location: LABCELL_X19_Y33_N6
\datapath|riscv_regfile|data~1881\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1881_combout\ = ( \datapath|riscv_regfile|data~1869_combout\ & ( \datapath|riscv_regfile|data~1861_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1853_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1877_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1869_combout\ & ( \datapath|riscv_regfile|data~1861_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1853_combout\))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1877_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1869_combout\ & ( !\datapath|riscv_regfile|data~1861_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1853_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1877_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1869_combout\ & ( !\datapath|riscv_regfile|data~1861_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1853_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1877_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1853_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1877_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1869_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1861_combout\,
	combout => \datapath|riscv_regfile|data~1881_combout\);

-- Location: MLABCELL_X18_Y33_N36
\datapath|riscv_ALU|Add1~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~57_sumout\ = SUM(( \datapath|alumux1|f[13]~11_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(13)))))) ) + ( \datapath|riscv_ALU|Add1~54\ ))
-- \datapath|riscv_ALU|Add1~58\ = CARRY(( \datapath|alumux1|f[13]~11_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(13)))))) ) + ( \datapath|riscv_ALU|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(13),
	cin => \datapath|riscv_ALU|Add1~54\,
	sumout => \datapath|riscv_ALU|Add1~57_sumout\,
	cout => \datapath|riscv_ALU|Add1~58\);

-- Location: MLABCELL_X15_Y32_N24
\datapath|riscv_ALU|ShiftLeft0~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~30_combout\ = ( \datapath|alumux1|f[12]~9_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[0]~5_combout\) ) ) ) # ( !\datapath|alumux1|f[12]~9_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[13]~11_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( \datapath|alumux1|f[12]~9_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( 
-- (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[11]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~30_combout\);

-- Location: MLABCELL_X18_Y36_N16
\datapath|riscv_ALU|ShiftLeft0~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~31_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~22_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~12_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~11_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~22_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~12_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~11_combout\)))) ) ) ) 
-- # ( \datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~22_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~12_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~11_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~22_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~12_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~11_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~30_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~22_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~31_combout\);

-- Location: MLABCELL_X18_Y36_N20
\datapath|riscv_ALU|Selector18~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector18~3_combout\ = ( \datapath|riscv_ALU|ShiftRight0~46_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~31_combout\ & ( (!\control|aluop[0]~0_combout\ & (((\control|Selector0~3_combout\)))) # (\control|aluop[0]~0_combout\ & 
-- ((!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Add1~57_sumout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~46_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~31_combout\ & 
-- ( (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Add1~57_sumout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~46_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~31_combout\ & ( (\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|riscv_ALU|Add1~57_sumout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~46_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~31_combout\ & ( (\control|aluop[0]~0_combout\ & (\datapath|riscv_ALU|Add1~57_sumout\ & \control|Selector0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001100111100100010000000110010001011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~57_sumout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~46_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~31_combout\,
	combout => \datapath|riscv_ALU|Selector18~3_combout\);

-- Location: MLABCELL_X15_Y32_N34
\datapath|riscv_ALU|Selector18~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector18~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~15_combout\ & ( \datapath|riscv_ALU|ShiftRight1~10_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~16_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~15_combout\ & ( \datapath|riscv_ALU|ShiftRight1~10_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|riscv_ALU|ShiftRight1~16_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight1~14_combout\ & \datapath|alumux2|f[2]~8_combout\)))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight1~15_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~10_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\ & ((\datapath|alumux2|f[2]~8_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftRight1~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~15_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~10_combout\ & ( 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~10_combout\,
	combout => \datapath|riscv_ALU|Selector18~0_combout\);

-- Location: LABCELL_X19_Y33_N26
\datapath|riscv_ALU|Add0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~53_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(13)))))) ) + ( \datapath|alumux1|f[13]~11_combout\ ) + ( \datapath|riscv_ALU|Add0~50\ ))
-- \datapath|riscv_ALU|Add0~54\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(13)))))) ) + ( \datapath|alumux1|f[13]~11_combout\ ) + ( \datapath|riscv_ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(13),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	cin => \datapath|riscv_ALU|Add0~50\,
	sumout => \datapath|riscv_ALU|Add0~53_sumout\,
	cout => \datapath|riscv_ALU|Add0~54\);

-- Location: MLABCELL_X18_Y36_N10
\datapath|riscv_ALU|Selector18~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector18~2_combout\ = ( \datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Add0~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Add0~53_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	combout => \datapath|riscv_ALU|Selector18~2_combout\);

-- Location: MLABCELL_X18_Y36_N2
\datapath|riscv_ALU|Selector18~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector18~4_combout\ = ( \datapath|riscv_ALU|Selector18~0_combout\ & ( \datapath|riscv_ALU|Selector18~2_combout\ & ( ((\datapath|riscv_ALU|Selector18~1_combout\) # (\datapath|riscv_ALU|Selector30~7_combout\)) # 
-- (\control|aluop[2]~1_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector18~0_combout\ & ( \datapath|riscv_ALU|Selector18~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & ((\datapath|riscv_ALU|Selector18~1_combout\) # 
-- (\control|aluop[2]~1_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector18~0_combout\ & ( !\datapath|riscv_ALU|Selector18~2_combout\ & ( ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector18~1_combout\)) # (\control|aluop[2]~1_combout\ & 
-- ((\datapath|riscv_ALU|Selector18~3_combout\)))) # (\datapath|riscv_ALU|Selector30~7_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector18~0_combout\ & ( !\datapath|riscv_ALU|Selector18~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector18~1_combout\)) # (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector18~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001110110111111101001100010011000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector18~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector18~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector18~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector18~2_combout\,
	combout => \datapath|riscv_ALU|Selector18~4_combout\);

-- Location: MLABCELL_X18_Y36_N4
\datapath|regfilemux|f[13]~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[13]~43_combout\ = ( \datapath|riscv_ir|data\(13) & ( \datapath|riscv_ALU|Selector18~4_combout\ & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(13))) ) ) ) 
-- # ( !\datapath|riscv_ir|data\(13) & ( \datapath|riscv_ALU|Selector18~4_combout\ & ( (!\control|state.s_ldr2~q\ & (!\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(13))))) ) ) ) # ( 
-- \datapath|riscv_ir|data\(13) & ( !\datapath|riscv_ALU|Selector18~4_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(13))))) ) ) ) # ( 
-- !\datapath|riscv_ir|data\(13) & ( !\datapath|riscv_ALU|Selector18~4_combout\ & ( (\datapath|riscv_MDR|data\(13) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110101001100000011101000110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_MDR|ALT_INV_data\(13),
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(13),
	dataf => \datapath|riscv_ALU|ALT_INV_Selector18~4_combout\,
	combout => \datapath|regfilemux|f[13]~43_combout\);

-- Location: FF_X24_Y27_N1
\datapath|riscv_regfile|data~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~685_q\);

-- Location: FF_X24_Y27_N37
\datapath|riscv_regfile|data~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~749_q\);

-- Location: FF_X25_Y29_N37
\datapath|riscv_regfile|data~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~717_q\);

-- Location: MLABCELL_X24_Y27_N26
\datapath|riscv_regfile|data~557feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~557feeder_combout\ = \datapath|regfilemux|f[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~557feeder_combout\);

-- Location: FF_X24_Y27_N27
\datapath|riscv_regfile|data~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~557feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~557_q\);

-- Location: MLABCELL_X29_Y31_N8
\datapath|riscv_regfile|data~621feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~621feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~621feeder_combout\);

-- Location: FF_X29_Y31_N9
\datapath|riscv_regfile|data~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~621feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~621_q\);

-- Location: FF_X25_Y31_N9
\datapath|riscv_regfile|data~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~589_q\);

-- Location: MLABCELL_X24_Y28_N6
\datapath|riscv_regfile|data~525feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~525feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~525feeder_combout\);

-- Location: FF_X24_Y28_N7
\datapath|riscv_regfile|data~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~525feeder_combout\,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~525_q\);

-- Location: LABCELL_X25_Y31_N18
\datapath|riscv_regfile|data~1931\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1931_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~525_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~557_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~589_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~621_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~557_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~621_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~589_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~525_q\,
	combout => \datapath|riscv_regfile|data~1931_combout\);

-- Location: FF_X25_Y29_N17
\datapath|riscv_regfile|data~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~653_q\);

-- Location: LABCELL_X25_Y29_N38
\datapath|riscv_regfile|data~1935\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1935_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1931_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1931_combout\ & 
-- ((\datapath|riscv_regfile|data~653_q\))) # (\datapath|riscv_regfile|data~1931_combout\ & (\datapath|riscv_regfile|data~685_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1931_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1931_combout\ & ((\datapath|riscv_regfile|data~717_q\))) # (\datapath|riscv_regfile|data~1931_combout\ & (\datapath|riscv_regfile|data~749_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~685_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~749_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~717_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1931_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~653_q\,
	combout => \datapath|riscv_regfile|data~1935_combout\);

-- Location: LABCELL_X22_Y27_N10
\datapath|riscv_regfile|data~429feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~429feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~429feeder_combout\);

-- Location: FF_X22_Y27_N11
\datapath|riscv_regfile|data~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~429feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~429_q\);

-- Location: FF_X27_Y32_N5
\datapath|riscv_regfile|data~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~493_q\);

-- Location: FF_X25_Y29_N9
\datapath|riscv_regfile|data~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~461_q\);

-- Location: FF_X26_Y29_N33
\datapath|riscv_regfile|data~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~301_q\);

-- Location: LABCELL_X27_Y28_N20
\datapath|riscv_regfile|data~365feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~365feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~365feeder_combout\);

-- Location: FF_X27_Y28_N21
\datapath|riscv_regfile|data~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~365feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~365_q\);

-- Location: FF_X26_Y29_N37
\datapath|riscv_regfile|data~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~333_q\);

-- Location: FF_X26_Y29_N1
\datapath|riscv_regfile|data~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~269_q\);

-- Location: MLABCELL_X26_Y29_N38
\datapath|riscv_regfile|data~1923\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1923_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~269_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~301_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~333_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~365_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~301_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~365_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~333_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~269_q\,
	combout => \datapath|riscv_regfile|data~1923_combout\);

-- Location: LABCELL_X22_Y27_N20
\datapath|riscv_regfile|data~397feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~397feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~397feeder_combout\);

-- Location: FF_X22_Y27_N21
\datapath|riscv_regfile|data~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~397feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~397_q\);

-- Location: LABCELL_X25_Y29_N10
\datapath|riscv_regfile|data~1927\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1927_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1923_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1923_combout\ & 
-- ((\datapath|riscv_regfile|data~397_q\))) # (\datapath|riscv_regfile|data~1923_combout\ & (\datapath|riscv_regfile|data~429_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1923_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1923_combout\ & ((\datapath|riscv_regfile|data~461_q\))) # (\datapath|riscv_regfile|data~1923_combout\ & (\datapath|riscv_regfile|data~493_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~429_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~493_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~461_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1923_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~397_q\,
	combout => \datapath|riscv_regfile|data~1927_combout\);

-- Location: FF_X18_Y36_N13
\datapath|riscv_regfile|data~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~173_q\);

-- Location: FF_X24_Y32_N29
\datapath|riscv_regfile|data~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~205_q\);

-- Location: FF_X18_Y36_N25
\datapath|riscv_regfile|data~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~237_q\);

-- Location: FF_X24_Y34_N19
\datapath|riscv_regfile|data~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~109_q\);

-- Location: MLABCELL_X26_Y34_N16
\datapath|riscv_regfile|data~45feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~45feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~45feeder_combout\);

-- Location: FF_X26_Y34_N17
\datapath|riscv_regfile|data~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~45feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~45_q\);

-- Location: MLABCELL_X26_Y34_N38
\datapath|riscv_regfile|data~77feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~77feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~77feeder_combout\);

-- Location: FF_X26_Y34_N39
\datapath|riscv_regfile|data~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~77feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~77_q\);

-- Location: MLABCELL_X26_Y34_N18
\datapath|riscv_regfile|data~13feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~13feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~13feeder_combout\);

-- Location: FF_X26_Y34_N19
\datapath|riscv_regfile|data~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~13feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~13_q\);

-- Location: MLABCELL_X26_Y34_N20
\datapath|riscv_regfile|data~1915\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1915_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~13_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~45_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~77_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~109_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~109_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~45_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~77_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~13_q\,
	combout => \datapath|riscv_regfile|data~1915_combout\);

-- Location: FF_X24_Y32_N31
\datapath|riscv_regfile|data~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~141_q\);

-- Location: MLABCELL_X24_Y32_N30
\datapath|riscv_regfile|data~1919\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1919_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1915_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1915_combout\ & 
-- ((\datapath|riscv_regfile|data~141_q\))) # (\datapath|riscv_regfile|data~1915_combout\ & (\datapath|riscv_regfile|data~173_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1915_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1915_combout\ & (\datapath|riscv_regfile|data~205_q\)) # (\datapath|riscv_regfile|data~1915_combout\ & ((\datapath|riscv_regfile|data~237_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~173_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~205_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~237_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1915_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~141_q\,
	combout => \datapath|riscv_regfile|data~1919_combout\);

-- Location: FF_X25_Y37_N39
\datapath|riscv_regfile|data~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~941_q\);

-- Location: MLABCELL_X26_Y28_N22
\datapath|riscv_regfile|data~1005feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1005feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~1005feeder_combout\);

-- Location: FF_X26_Y28_N23
\datapath|riscv_regfile|data~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1005feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1005_q\);

-- Location: FF_X18_Y36_N7
\datapath|riscv_regfile|data~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~973_q\);

-- Location: MLABCELL_X29_Y36_N24
\datapath|riscv_regfile|data~813feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~813feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~813feeder_combout\);

-- Location: FF_X29_Y36_N25
\datapath|riscv_regfile|data~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~813feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~813_q\);

-- Location: MLABCELL_X29_Y33_N6
\datapath|riscv_regfile|data~877feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~877feeder_combout\ = \datapath|regfilemux|f[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~877feeder_combout\);

-- Location: FF_X29_Y33_N7
\datapath|riscv_regfile|data~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~877feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~877_q\);

-- Location: FF_X29_Y33_N21
\datapath|riscv_regfile|data~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[13]~43_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~845_q\);

-- Location: MLABCELL_X29_Y33_N34
\datapath|riscv_regfile|data~781feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~781feeder_combout\ = \datapath|regfilemux|f[13]~43_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~781feeder_combout\);

-- Location: FF_X29_Y33_N35
\datapath|riscv_regfile|data~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~781feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~781_q\);

-- Location: MLABCELL_X29_Y33_N24
\datapath|riscv_regfile|data~1939\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1939_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~781_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~813_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~845_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~877_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~813_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~877_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~845_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~781_q\,
	combout => \datapath|riscv_regfile|data~1939_combout\);

-- Location: LABCELL_X25_Y32_N0
\datapath|riscv_regfile|data~909feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~909feeder_combout\ = ( \datapath|regfilemux|f[13]~43_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[13]~43_combout\,
	combout => \datapath|riscv_regfile|data~909feeder_combout\);

-- Location: FF_X25_Y32_N1
\datapath|riscv_regfile|data~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~909feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~909_q\);

-- Location: LABCELL_X25_Y32_N8
\datapath|riscv_regfile|data~1943\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1943_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1939_combout\ & (((\datapath|riscv_regfile|data~909_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1939_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~941_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1939_combout\ & (((\datapath|riscv_regfile|data~973_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1939_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~1005_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~941_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~1005_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~973_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1939_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~909_q\,
	combout => \datapath|riscv_regfile|data~1943_combout\);

-- Location: LABCELL_X19_Y33_N14
\datapath|riscv_regfile|data~1947\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1947_combout\ = ( \datapath|riscv_regfile|data~1919_combout\ & ( \datapath|riscv_regfile|data~1943_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # 
-- ((\datapath|riscv_regfile|data~1935_combout\)))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1927_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( !\datapath|riscv_regfile|data~1919_combout\ & ( 
-- \datapath|riscv_regfile|data~1943_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1935_combout\))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1927_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) ) ) ) # ( \datapath|riscv_regfile|data~1919_combout\ & ( !\datapath|riscv_regfile|data~1943_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1935_combout\)))) 
-- # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1927_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1919_combout\ & ( !\datapath|riscv_regfile|data~1943_combout\ & ( (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1935_combout\))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1927_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1935_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1927_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1919_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1943_combout\,
	combout => \datapath|riscv_regfile|data~1947_combout\);

-- Location: LABCELL_X19_Y33_N16
\datapath|alumux1|f[13]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[13]~11_combout\ = ( \datapath|riscv_regfile|data~1947_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(13)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1947_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|pc|ALT_INV_data\(13),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1947_combout\,
	combout => \datapath|alumux1|f[13]~11_combout\);

-- Location: LABCELL_X13_Y33_N18
\datapath|riscv_ALU|ShiftRight1~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~10_combout\ = ( \datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & 
-- (((\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) ) ) ) # ( \datapath|alumux1|f[14]~8_combout\ & 
-- ( !\datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # 
-- ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( !\datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[13]~11_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[16]~16DUPLICATE_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datad => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~10_combout\);

-- Location: LABCELL_X13_Y33_N38
\datapath|riscv_ALU|ShiftRight1~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~11_combout\ = ( \datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[11]~2_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[10]~0_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) ) ) ) # ( \datapath|alumux1|f[9]~3_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[10]~0_combout\))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[10]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~11_combout\);

-- Location: LABCELL_X13_Y33_N32
\datapath|riscv_ALU|ShiftRight0~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~20_combout\ = ( \datapath|riscv_ALU|ShiftRight1~10_combout\ & ( \datapath|riscv_ALU|ShiftRight1~11_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftRight1~10_combout\ & ( \datapath|riscv_ALU|ShiftRight1~11_combout\ & ( 
-- !\datapath|alumux2|f[2]~8_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~10_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~11_combout\ & ( \datapath|alumux2|f[2]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~10_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~11_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~20_combout\);

-- Location: LABCELL_X13_Y33_N6
\datapath|riscv_ALU|Selector22~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~0_combout\ = ( \datapath|riscv_ALU|ShiftRight0~20_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\)) # (\datapath|alumux2|f[2]~8_combout\ 
-- & ((\datapath|riscv_ALU|ShiftRight1~15_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~20_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\)) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~20_combout\,
	combout => \datapath|riscv_ALU|Selector22~0_combout\);

-- Location: LABCELL_X22_Y33_N38
\datapath|riscv_ALU|Selector22~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~2_combout\ = ( \datapath|riscv_ALU|Add0~37_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~37_sumout\,
	combout => \datapath|riscv_ALU|Selector22~2_combout\);

-- Location: LABCELL_X22_Y33_N20
\datapath|riscv_ALU|Selector22~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~4_combout\ = ( \datapath|riscv_ALU|Selector22~0_combout\ & ( \datapath|riscv_ALU|Selector22~2_combout\ & ( ((\datapath|riscv_ALU|Selector22~1_combout\) # (\control|aluop[2]~1_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector22~0_combout\ & ( \datapath|riscv_ALU|Selector22~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & ((\datapath|riscv_ALU|Selector22~1_combout\) 
-- # (\control|aluop[2]~1_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector22~0_combout\ & ( !\datapath|riscv_ALU|Selector22~2_combout\ & ( ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector22~1_combout\)) # (\control|aluop[2]~1_combout\ & 
-- ((\datapath|riscv_ALU|Selector22~3_combout\)))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector22~0_combout\ & ( !\datapath|riscv_ALU|Selector22~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector22~1_combout\)) # (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector22~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010111010111111100101010001010100111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector22~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector22~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector22~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector22~2_combout\,
	combout => \datapath|riscv_ALU|Selector22~4_combout\);

-- Location: LABCELL_X22_Y33_N8
\datapath|regfilemux|f[9]~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[9]~34_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector22~4_combout\ & ( (\datapath|riscv_MDR|data\(9) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_ALU|Selector22~4_combout\ & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(9))) ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector22~4_combout\ & 
-- ( (\datapath|riscv_MDR|data\(9) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector22~4_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011110000010100000101101011110000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(9),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector22~4_combout\,
	combout => \datapath|regfilemux|f[9]~34_combout\);

-- Location: FF_X24_Y32_N19
\datapath|riscv_regfile|data~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~233_q\);

-- Location: FF_X24_Y32_N9
\datapath|riscv_regfile|data~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~201_q\);

-- Location: FF_X22_Y28_N25
\datapath|riscv_regfile|data~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~169_q\);

-- Location: FF_X25_Y33_N23
\datapath|riscv_regfile|data~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~41_q\);

-- Location: FF_X25_Y33_N25
\datapath|riscv_regfile|data~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~73_q\);

-- Location: LABCELL_X27_Y28_N6
\datapath|riscv_regfile|data~105feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~105feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~105feeder_combout\);

-- Location: FF_X27_Y28_N7
\datapath|riscv_regfile|data~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~105feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~105_q\);

-- Location: FF_X25_Y33_N35
\datapath|riscv_regfile|data~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~9_q\);

-- Location: LABCELL_X25_Y33_N32
\datapath|riscv_regfile|data~1651\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1651_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~9_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~41_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~73_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~105_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~41_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~73_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~105_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~9_q\,
	combout => \datapath|riscv_regfile|data~1651_combout\);

-- Location: FF_X24_Y32_N35
\datapath|riscv_regfile|data~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~137_q\);

-- Location: MLABCELL_X24_Y32_N10
\datapath|riscv_regfile|data~1655\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1655_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1651_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1651_combout\ & 
-- (\datapath|riscv_regfile|data~137_q\)) # (\datapath|riscv_regfile|data~1651_combout\ & ((\datapath|riscv_regfile|data~169_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1651_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1651_combout\ & ((\datapath|riscv_regfile|data~201_q\))) # (\datapath|riscv_regfile|data~1651_combout\ & 
-- (\datapath|riscv_regfile|data~233_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~233_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~201_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~169_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1651_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~137_q\,
	combout => \datapath|riscv_regfile|data~1655_combout\);

-- Location: LABCELL_X25_Y28_N10
\datapath|riscv_regfile|data~745feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~745feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~745feeder_combout\);

-- Location: FF_X25_Y28_N11
\datapath|riscv_regfile|data~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~745feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~745_q\);

-- Location: FF_X19_Y30_N27
\datapath|riscv_regfile|data~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~713_q\);

-- Location: LABCELL_X25_Y28_N36
\datapath|riscv_regfile|data~681feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~681feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~681feeder_combout\);

-- Location: FF_X25_Y28_N37
\datapath|riscv_regfile|data~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~681feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~681_q\);

-- Location: FF_X19_Y28_N35
\datapath|riscv_regfile|data~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~617_q\);

-- Location: FF_X19_Y28_N31
\datapath|riscv_regfile|data~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~553_q\);

-- Location: FF_X19_Y30_N25
\datapath|riscv_regfile|data~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~585_q\);

-- Location: FF_X19_Y30_N23
\datapath|riscv_regfile|data~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~521_q\);

-- Location: LABCELL_X19_Y30_N20
\datapath|riscv_regfile|data~1667\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1667_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~521_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~553_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~585_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~617_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~617_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~553_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~585_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~521_q\,
	combout => \datapath|riscv_regfile|data~1667_combout\);

-- Location: FF_X25_Y29_N5
\datapath|riscv_regfile|data~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~649_q\);

-- Location: LABCELL_X19_Y30_N18
\datapath|riscv_regfile|data~1671\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1671_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1667_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1667_combout\ & 
-- (\datapath|riscv_regfile|data~649_q\)) # (\datapath|riscv_regfile|data~1667_combout\ & ((\datapath|riscv_regfile|data~681_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1667_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1667_combout\ & ((\datapath|riscv_regfile|data~713_q\))) # (\datapath|riscv_regfile|data~1667_combout\ & 
-- (\datapath|riscv_regfile|data~745_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~745_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~713_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~681_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1667_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~649_q\,
	combout => \datapath|riscv_regfile|data~1671_combout\);

-- Location: FF_X15_Y29_N29
\datapath|riscv_regfile|data~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1001_q\);

-- Location: FF_X22_Y33_N11
\datapath|riscv_regfile|data~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~969_q\);

-- Location: MLABCELL_X26_Y28_N26
\datapath|riscv_regfile|data~937feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~937feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~937feeder_combout\);

-- Location: FF_X26_Y28_N27
\datapath|riscv_regfile|data~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~937feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~937_q\);

-- Location: MLABCELL_X29_Y30_N26
\datapath|riscv_regfile|data~809feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~809feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~809feeder_combout\);

-- Location: FF_X29_Y30_N27
\datapath|riscv_regfile|data~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~809feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~809_q\);

-- Location: LABCELL_X27_Y30_N16
\datapath|riscv_regfile|data~873feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~873feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~873feeder_combout\);

-- Location: FF_X27_Y30_N17
\datapath|riscv_regfile|data~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~873feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~873_q\);

-- Location: LABCELL_X27_Y30_N4
\datapath|riscv_regfile|data~841feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~841feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~841feeder_combout\);

-- Location: FF_X27_Y30_N5
\datapath|riscv_regfile|data~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~841feeder_combout\,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~841_q\);

-- Location: LABCELL_X27_Y30_N18
\datapath|riscv_regfile|data~777feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~777feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~777feeder_combout\);

-- Location: FF_X27_Y30_N19
\datapath|riscv_regfile|data~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~777feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~777_q\);

-- Location: LABCELL_X27_Y30_N28
\datapath|riscv_regfile|data~1675\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1675_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~777_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~809_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~841_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~873_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~809_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~873_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~841_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~777_q\,
	combout => \datapath|riscv_regfile|data~1675_combout\);

-- Location: MLABCELL_X24_Y30_N24
\datapath|riscv_regfile|data~905feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~905feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~905feeder_combout\);

-- Location: FF_X24_Y30_N25
\datapath|riscv_regfile|data~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~905feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~905_q\);

-- Location: MLABCELL_X24_Y30_N32
\datapath|riscv_regfile|data~1679\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1679_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1675_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1675_combout\ & 
-- (\datapath|riscv_regfile|data~905_q\)) # (\datapath|riscv_regfile|data~1675_combout\ & ((\datapath|riscv_regfile|data~937_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1675_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1675_combout\ & ((\datapath|riscv_regfile|data~969_q\))) # (\datapath|riscv_regfile|data~1675_combout\ & 
-- (\datapath|riscv_regfile|data~1001_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1001_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~969_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~937_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1675_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~905_q\,
	combout => \datapath|riscv_regfile|data~1679_combout\);

-- Location: MLABCELL_X26_Y30_N32
\datapath|riscv_regfile|data~489feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~489feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~489feeder_combout\);

-- Location: FF_X26_Y30_N33
\datapath|riscv_regfile|data~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~489feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~489_q\);

-- Location: LABCELL_X25_Y30_N34
\datapath|riscv_regfile|data~425feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~425feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~425feeder_combout\);

-- Location: FF_X25_Y30_N35
\datapath|riscv_regfile|data~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~425feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~425_q\);

-- Location: MLABCELL_X26_Y30_N22
\datapath|riscv_regfile|data~457feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~457feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~457feeder_combout\);

-- Location: FF_X26_Y30_N23
\datapath|riscv_regfile|data~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~457feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~457_q\);

-- Location: MLABCELL_X29_Y30_N22
\datapath|riscv_regfile|data~361feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~361feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~361feeder_combout\);

-- Location: FF_X29_Y30_N23
\datapath|riscv_regfile|data~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~361feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~361_q\);

-- Location: FF_X22_Y33_N31
\datapath|riscv_regfile|data~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[9]~34_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~297_q\);

-- Location: LABCELL_X30_Y33_N20
\datapath|riscv_regfile|data~329feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~329feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~329feeder_combout\);

-- Location: FF_X30_Y33_N21
\datapath|riscv_regfile|data~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~329feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~329_q\);

-- Location: LABCELL_X30_Y33_N26
\datapath|riscv_regfile|data~265feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~265feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~265feeder_combout\);

-- Location: FF_X30_Y33_N27
\datapath|riscv_regfile|data~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~265feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~265_q\);

-- Location: LABCELL_X30_Y33_N32
\datapath|riscv_regfile|data~1659\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1659_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~265_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~297_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~329_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~361_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~361_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~297_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~329_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~265_q\,
	combout => \datapath|riscv_regfile|data~1659_combout\);

-- Location: MLABCELL_X26_Y30_N34
\datapath|riscv_regfile|data~393feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~393feeder_combout\ = ( \datapath|regfilemux|f[9]~34_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[9]~34_combout\,
	combout => \datapath|riscv_regfile|data~393feeder_combout\);

-- Location: FF_X26_Y30_N35
\datapath|riscv_regfile|data~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~393feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~393_q\);

-- Location: MLABCELL_X26_Y30_N8
\datapath|riscv_regfile|data~1663\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1663_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1659_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1659_combout\ & 
-- ((\datapath|riscv_regfile|data~393_q\))) # (\datapath|riscv_regfile|data~1659_combout\ & (\datapath|riscv_regfile|data~425_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1659_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1659_combout\ & ((\datapath|riscv_regfile|data~457_q\))) # (\datapath|riscv_regfile|data~1659_combout\ & (\datapath|riscv_regfile|data~489_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~489_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~425_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~457_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1659_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~393_q\,
	combout => \datapath|riscv_regfile|data~1663_combout\);

-- Location: LABCELL_X19_Y34_N10
\datapath|riscv_regfile|data~1683\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1683_combout\ = ( \datapath|riscv_regfile|data~1679_combout\ & ( \datapath|riscv_regfile|data~1663_combout\ & ( ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1655_combout\)) # (\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1671_combout\)))) # (\datapath|riscv_ir|data\(18)) ) ) ) # ( !\datapath|riscv_regfile|data~1679_combout\ & ( \datapath|riscv_regfile|data~1663_combout\ & ( (!\datapath|riscv_ir|data\(19) & 
-- (((\datapath|riscv_regfile|data~1655_combout\)) # (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1671_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1679_combout\ & ( 
-- !\datapath|riscv_regfile|data~1663_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1655_combout\))) # (\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1671_combout\)) # 
-- (\datapath|riscv_ir|data\(18)))) ) ) ) # ( !\datapath|riscv_regfile|data~1679_combout\ & ( !\datapath|riscv_regfile|data~1663_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1655_combout\)) # 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1671_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1655_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1671_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1679_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1663_combout\,
	combout => \datapath|riscv_regfile|data~1683_combout\);

-- Location: LABCELL_X19_Y34_N14
\datapath|alumux1|f[9]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[9]~3_combout\ = ( \datapath|riscv_regfile|data~1683_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(9))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1683_combout\ & ( (\datapath|pc|data\(9) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(9),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1683_combout\,
	combout => \datapath|alumux1|f[9]~3_combout\);

-- Location: LABCELL_X25_Y34_N20
\datapath|riscv_ALU|ShiftLeft0~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~24_combout\ = ( \datapath|alumux1|f[7]~14_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[8]~1DUPLICATE_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[9]~3_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) ) ) ) # ( !\datapath|alumux1|f[7]~14_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & 
-- ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[8]~1DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[9]~3_combout\)))) ) ) ) # ( \datapath|alumux1|f[7]~14_combout\ & ( 
-- !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[8]~1DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[9]~3_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\))) ) ) ) # ( !\datapath|alumux1|f[7]~14_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[8]~1DUPLICATE_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[9]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\,
	datad => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	datae => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~24_combout\);

-- Location: MLABCELL_X18_Y31_N10
\datapath|riscv_ALU|ShiftLeft0~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~32_combout\ = ( \datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[13]~11_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[12]~9_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[13]~11_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[12]~9_combout\))) ) ) ) # ( \datapath|alumux1|f[11]~2_combout\ & ( 
-- !\datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[13]~11_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[12]~9_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|alumux1|f[11]~2_combout\ & ( !\datapath|alumux1|f[14]~8_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[13]~11_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[12]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	datad => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datae => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~32_combout\);

-- Location: MLABCELL_X24_Y29_N6
\datapath|riscv_ALU|ShiftLeft0~33DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~15_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~14_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~15_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~14_combout\))) ) ) ) 
-- # ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~15_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~15_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\);

-- Location: MLABCELL_X18_Y33_N38
\datapath|riscv_ALU|Add1~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~61_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(14)))))) ) + ( \datapath|alumux1|f[14]~8_combout\ ) + ( \datapath|riscv_ALU|Add1~58\ ))
-- \datapath|riscv_ALU|Add1~62\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(14)))))) ) + ( \datapath|alumux1|f[14]~8_combout\ ) + ( \datapath|riscv_ALU|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|riscv_ir|ALT_INV_data\(14),
	dataf => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	cin => \datapath|riscv_ALU|Add1~58\,
	sumout => \datapath|riscv_ALU|Add1~61_sumout\,
	cout => \datapath|riscv_ALU|Add1~62\);

-- Location: LABCELL_X25_Y28_N4
\datapath|riscv_ALU|Selector17~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~3_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ & ( \datapath|riscv_ALU|Add1~61_sumout\ & ( (!\control|Selector0~3_combout\ & (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[4]~1_combout\))) # 
-- (\control|Selector0~3_combout\ & (((\datapath|riscv_ALU|ShiftRight0~47_combout\)) # (\control|aluop[0]~0_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ & ( \datapath|riscv_ALU|Add1~61_sumout\ & ( (\control|Selector0~3_combout\ 
-- & ((\datapath|riscv_ALU|ShiftRight0~47_combout\) # (\control|aluop[0]~0_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ & ( !\datapath|riscv_ALU|Add1~61_sumout\ & ( (!\control|Selector0~3_combout\ & (\control|aluop[0]~0_combout\ 
-- & (!\datapath|alumux2|f[4]~1_combout\))) # (\control|Selector0~3_combout\ & (!\control|aluop[0]~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~47_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~33DUPLICATE_combout\ & ( 
-- !\datapath|riscv_ALU|Add1~61_sumout\ & ( (\control|Selector0~3_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftRight0~47_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001000000110010000010001010101010011000101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~47_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~33DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~61_sumout\,
	combout => \datapath|riscv_ALU|Selector17~3_combout\);

-- Location: LABCELL_X19_Y33_N28
\datapath|riscv_ALU|Add0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~57_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(14)))))) ) + ( \datapath|alumux1|f[14]~8_combout\ ) + ( \datapath|riscv_ALU|Add0~54\ ))
-- \datapath|riscv_ALU|Add0~58\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(14)))))) ) + ( \datapath|alumux1|f[14]~8_combout\ ) + ( \datapath|riscv_ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(14),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	cin => \datapath|riscv_ALU|Add0~54\,
	sumout => \datapath|riscv_ALU|Add0~57_sumout\,
	cout => \datapath|riscv_ALU|Add0~58\);

-- Location: MLABCELL_X26_Y28_N2
\datapath|riscv_ALU|Selector17~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~2_combout\ = ( \datapath|riscv_ALU|Add0~57_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~57_sumout\,
	combout => \datapath|riscv_ALU|Selector17~2_combout\);

-- Location: MLABCELL_X26_Y28_N6
\datapath|riscv_ALU|Selector17~4DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector17~3_combout\ & ( \datapath|riscv_ALU|Selector17~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector17~3_combout\ & ( \datapath|riscv_ALU|Selector17~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector17~3_combout\ & ( !\datapath|riscv_ALU|Selector17~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector17~3_combout\ & ( !\datapath|riscv_ALU|Selector17~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector17~1_combout\)))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011010001111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector17~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector17~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector17~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector17~2_combout\,
	combout => \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\);

-- Location: MLABCELL_X26_Y28_N38
\datapath|regfilemux|f[14]~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[14]~40_combout\ = ( \control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ & ( (!\control|state.s_ldr2~q\ & (((!\control|state.s_LUI~q\)) # (\datapath|riscv_ir|data\(14)))) # (\control|state.s_ldr2~q\ 
-- & (((\datapath|riscv_MDR|data\(14))))) ) ) ) # ( !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ & ( (\datapath|riscv_MDR|data\(14) & \control|state.s_ldr2~q\) ) ) ) # ( \control|cmpmux_sel~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ & ( (!\control|state.s_ldr2~q\ & (\datapath|riscv_ir|data\(14) & (\control|state.s_LUI~q\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(14))))) ) ) ) # ( !\control|cmpmux_sel~0_combout\ & 
-- ( !\datapath|riscv_ALU|Selector17~4DUPLICATE_combout\ & ( (\datapath|riscv_MDR|data\(14) & \control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000100010000111100000000000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(14),
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(14),
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector17~4DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[14]~40_combout\);

-- Location: MLABCELL_X24_Y32_N4
\datapath|riscv_regfile|data~238feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~238feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~238feeder_combout\);

-- Location: FF_X24_Y32_N5
\datapath|riscv_regfile|data~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~238feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~238_q\);

-- Location: LABCELL_X22_Y28_N16
\datapath|riscv_regfile|data~174feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~174feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~174feeder_combout\);

-- Location: FF_X22_Y28_N17
\datapath|riscv_regfile|data~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~174feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~174_q\);

-- Location: MLABCELL_X24_Y32_N6
\datapath|riscv_regfile|data~206feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~206feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~206feeder_combout\);

-- Location: FF_X24_Y32_N7
\datapath|riscv_regfile|data~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~206feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~206_q\);

-- Location: FF_X25_Y33_N27
\datapath|riscv_regfile|data~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~46_q\);

-- Location: FF_X25_Y33_N13
\datapath|riscv_regfile|data~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~78_q\);

-- Location: LABCELL_X27_Y28_N24
\datapath|riscv_regfile|data~110feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~110feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~110feeder_combout\);

-- Location: FF_X27_Y28_N25
\datapath|riscv_regfile|data~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~110feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~110_q\);

-- Location: FF_X25_Y33_N39
\datapath|riscv_regfile|data~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~14_q\);

-- Location: LABCELL_X25_Y33_N36
\datapath|riscv_regfile|data~1816\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1816_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~14_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~46_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~78_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~110_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~46_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~78_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~110_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~14_q\,
	combout => \datapath|riscv_regfile|data~1816_combout\);

-- Location: FF_X24_Y32_N39
\datapath|riscv_regfile|data~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~142_q\);

-- Location: MLABCELL_X24_Y32_N36
\datapath|riscv_regfile|data~1820\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1820_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1816_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1816_combout\ & 
-- ((\datapath|riscv_regfile|data~142_q\))) # (\datapath|riscv_regfile|data~1816_combout\ & (\datapath|riscv_regfile|data~174_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1816_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1816_combout\ & ((\datapath|riscv_regfile|data~206_q\))) # (\datapath|riscv_regfile|data~1816_combout\ & (\datapath|riscv_regfile|data~238_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~238_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~174_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~206_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1816_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~142_q\,
	combout => \datapath|riscv_regfile|data~1820_combout\);

-- Location: MLABCELL_X26_Y28_N34
\datapath|riscv_regfile|data~942feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~942feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~942feeder_combout\);

-- Location: FF_X26_Y28_N35
\datapath|riscv_regfile|data~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~942feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~942_q\);

-- Location: MLABCELL_X26_Y28_N12
\datapath|riscv_regfile|data~974feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~974feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~974feeder_combout\);

-- Location: FF_X26_Y28_N13
\datapath|riscv_regfile|data~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~974feeder_combout\,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~974_q\);

-- Location: MLABCELL_X26_Y28_N16
\datapath|riscv_regfile|data~1006feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1006feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~1006feeder_combout\);

-- Location: FF_X26_Y28_N17
\datapath|riscv_regfile|data~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1006feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1006_q\);

-- Location: MLABCELL_X29_Y29_N0
\datapath|riscv_regfile|data~814feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~814feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~814feeder_combout\);

-- Location: FF_X29_Y29_N1
\datapath|riscv_regfile|data~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~814feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~814_q\);

-- Location: FF_X27_Y30_N27
\datapath|riscv_regfile|data~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~878_q\);

-- Location: FF_X27_Y30_N21
\datapath|riscv_regfile|data~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~846_q\);

-- Location: FF_X27_Y30_N3
\datapath|riscv_regfile|data~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~782_q\);

-- Location: LABCELL_X27_Y30_N0
\datapath|riscv_regfile|data~1840\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1840_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~782_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~814_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~846_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~878_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~814_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~878_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~846_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~782_q\,
	combout => \datapath|riscv_regfile|data~1840_combout\);

-- Location: MLABCELL_X24_Y30_N12
\datapath|riscv_regfile|data~910feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~910feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~910feeder_combout\);

-- Location: FF_X24_Y30_N13
\datapath|riscv_regfile|data~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~910feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~910_q\);

-- Location: MLABCELL_X24_Y30_N28
\datapath|riscv_regfile|data~1844\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1844_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1840_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1840_combout\ & 
-- ((\datapath|riscv_regfile|data~910_q\))) # (\datapath|riscv_regfile|data~1840_combout\ & (\datapath|riscv_regfile|data~942_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1840_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1840_combout\ & (\datapath|riscv_regfile|data~974_q\)) # (\datapath|riscv_regfile|data~1840_combout\ & 
-- ((\datapath|riscv_regfile|data~1006_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~942_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~974_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1006_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1840_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~910_q\,
	combout => \datapath|riscv_regfile|data~1844_combout\);

-- Location: LABCELL_X25_Y28_N14
\datapath|riscv_regfile|data~750feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~750feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~750feeder_combout\);

-- Location: FF_X25_Y28_N15
\datapath|riscv_regfile|data~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~750feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~750_q\);

-- Location: LABCELL_X25_Y28_N8
\datapath|riscv_regfile|data~686feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~686feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~686feeder_combout\);

-- Location: FF_X25_Y28_N9
\datapath|riscv_regfile|data~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~686feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~686_q\);

-- Location: FF_X24_Y28_N37
\datapath|riscv_regfile|data~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~718_q\);

-- Location: MLABCELL_X29_Y28_N34
\datapath|riscv_regfile|data~622feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~622feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~622feeder_combout\);

-- Location: FF_X29_Y28_N35
\datapath|riscv_regfile|data~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~622feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~622_q\);

-- Location: LABCELL_X25_Y28_N18
\datapath|riscv_regfile|data~558feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~558feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~558feeder_combout\);

-- Location: FF_X25_Y28_N19
\datapath|riscv_regfile|data~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~558feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~558_q\);

-- Location: FF_X24_Y28_N9
\datapath|riscv_regfile|data~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~590_q\);

-- Location: FF_X24_Y28_N11
\datapath|riscv_regfile|data~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~526_q\);

-- Location: MLABCELL_X24_Y28_N8
\datapath|riscv_regfile|data~1832\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1832_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~526_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~558_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~590_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~622_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~622_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~558_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~590_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~526_q\,
	combout => \datapath|riscv_regfile|data~1832_combout\);

-- Location: LABCELL_X25_Y29_N20
\datapath|riscv_regfile|data~654feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~654feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~654feeder_combout\);

-- Location: FF_X25_Y29_N21
\datapath|riscv_regfile|data~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~654feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~654_q\);

-- Location: MLABCELL_X24_Y28_N38
\datapath|riscv_regfile|data~1836\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1836_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1832_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1832_combout\ & 
-- ((\datapath|riscv_regfile|data~654_q\))) # (\datapath|riscv_regfile|data~1832_combout\ & (\datapath|riscv_regfile|data~686_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1832_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1832_combout\ & ((\datapath|riscv_regfile|data~718_q\))) # (\datapath|riscv_regfile|data~1832_combout\ & (\datapath|riscv_regfile|data~750_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~750_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~686_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~718_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1832_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~654_q\,
	combout => \datapath|riscv_regfile|data~1836_combout\);

-- Location: MLABCELL_X29_Y29_N36
\datapath|riscv_regfile|data~430feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~430feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~430feeder_combout\);

-- Location: FF_X29_Y29_N37
\datapath|riscv_regfile|data~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~430feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~430_q\);

-- Location: FF_X26_Y30_N15
\datapath|riscv_regfile|data~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~494_q\);

-- Location: FF_X26_Y30_N13
\datapath|riscv_regfile|data~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[14]~40_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~462_q\);

-- Location: MLABCELL_X29_Y30_N10
\datapath|riscv_regfile|data~366feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~366feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~366feeder_combout\);

-- Location: FF_X29_Y30_N11
\datapath|riscv_regfile|data~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~366feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~366_q\);

-- Location: MLABCELL_X26_Y29_N14
\datapath|riscv_regfile|data~302feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~302feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~302feeder_combout\);

-- Location: FF_X26_Y29_N15
\datapath|riscv_regfile|data~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~302feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~302_q\);

-- Location: MLABCELL_X26_Y29_N20
\datapath|riscv_regfile|data~334feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~334feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~334feeder_combout\);

-- Location: FF_X26_Y29_N21
\datapath|riscv_regfile|data~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~334feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~334_q\);

-- Location: MLABCELL_X26_Y29_N26
\datapath|riscv_regfile|data~270feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~270feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~270feeder_combout\);

-- Location: FF_X26_Y29_N27
\datapath|riscv_regfile|data~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~270feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~270_q\);

-- Location: MLABCELL_X26_Y29_N32
\datapath|riscv_regfile|data~1824\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1824_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~270_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~302_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~334_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~366_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~366_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~302_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~334_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~270_q\,
	combout => \datapath|riscv_regfile|data~1824_combout\);

-- Location: MLABCELL_X26_Y30_N16
\datapath|riscv_regfile|data~398feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~398feeder_combout\ = ( \datapath|regfilemux|f[14]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[14]~40_combout\,
	combout => \datapath|riscv_regfile|data~398feeder_combout\);

-- Location: FF_X26_Y30_N17
\datapath|riscv_regfile|data~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~398feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~398_q\);

-- Location: MLABCELL_X26_Y30_N14
\datapath|riscv_regfile|data~1828\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1828_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1824_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1824_combout\ & 
-- ((\datapath|riscv_regfile|data~398_q\))) # (\datapath|riscv_regfile|data~1824_combout\ & (\datapath|riscv_regfile|data~430_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1824_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1824_combout\ & ((\datapath|riscv_regfile|data~462_q\))) # (\datapath|riscv_regfile|data~1824_combout\ & (\datapath|riscv_regfile|data~494_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~430_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~494_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~462_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1824_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~398_q\,
	combout => \datapath|riscv_regfile|data~1828_combout\);

-- Location: MLABCELL_X24_Y30_N38
\datapath|riscv_regfile|data~1848\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1848_combout\ = ( \datapath|riscv_regfile|data~1836_combout\ & ( \datapath|riscv_regfile|data~1828_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1820_combout\)) # 
-- (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1844_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1836_combout\ & ( \datapath|riscv_regfile|data~1828_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1820_combout\)) # (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1844_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1836_combout\ & ( !\datapath|riscv_regfile|data~1828_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1820_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1844_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1836_combout\ & ( !\datapath|riscv_regfile|data~1828_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1820_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1844_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1820_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1844_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1836_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1828_combout\,
	combout => \datapath|riscv_regfile|data~1848_combout\);

-- Location: LABCELL_X19_Y33_N0
\datapath|alumux1|f[14]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[14]~8_combout\ = ( \datapath|riscv_regfile|data~1848_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(14))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1848_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(14),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1848_combout\,
	combout => \datapath|alumux1|f[14]~8_combout\);

-- Location: MLABCELL_X18_Y31_N24
\datapath|riscv_ALU|ShiftLeft0~34\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~34_combout\ = ( \datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[15]~10_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[14]~8_combout\)))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[15]~10_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[14]~8_combout\))))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( \datapath|alumux1|f[13]~11_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[15]~10_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[14]~8_combout\))))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( !\datapath|alumux1|f[13]~11_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[15]~10_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[14]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	datad => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	datae => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~34_combout\);

-- Location: LABCELL_X19_Y31_N38
\datapath|riscv_ALU|ShiftLeft0~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~35_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~34_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~26_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~34_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~26_combout\))) # (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & 
-- ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~34_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~26_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~17_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~34_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~26_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110011011000000101000101001010111110111110100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~26_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~34_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~35_combout\);

-- Location: MLABCELL_X18_Y32_N0
\datapath|riscv_ALU|Add1~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~65_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(15)))))) ) + ( \datapath|alumux1|f[15]~10_combout\ ) + ( \datapath|riscv_ALU|Add1~62\ ))
-- \datapath|riscv_ALU|Add1~66\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(15)))))) ) + ( \datapath|alumux1|f[15]~10_combout\ ) + ( \datapath|riscv_ALU|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(15),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	cin => \datapath|riscv_ALU|Add1~62\,
	sumout => \datapath|riscv_ALU|Add1~65_sumout\,
	cout => \datapath|riscv_ALU|Add1~66\);

-- Location: LABCELL_X19_Y31_N10
\datapath|riscv_ALU|Selector16~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~3_combout\ = ( \control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|Add1~65_sumout\ & ( ((!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~35_combout\)) # (\control|Selector0~3_combout\) ) ) ) # ( 
-- !\control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|Add1~65_sumout\ & ( (\control|Selector0~3_combout\ & \datapath|alumux1|f[31]~19_combout\) ) ) ) # ( \control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|Add1~65_sumout\ & ( 
-- (!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~35_combout\)) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|Add1~65_sumout\ & ( (\control|Selector0~3_combout\ & 
-- \datapath|alumux1|f[31]~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000001000100000000101000001010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~35_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~65_sumout\,
	combout => \datapath|riscv_ALU|Selector16~3_combout\);

-- Location: LABCELL_X19_Y33_N30
\datapath|riscv_ALU|Add0~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~61_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(15)))))) ) + ( \datapath|alumux1|f[15]~10_combout\ ) + ( \datapath|riscv_ALU|Add0~58\ ))
-- \datapath|riscv_ALU|Add0~62\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(15)))))) ) + ( \datapath|alumux1|f[15]~10_combout\ ) + ( \datapath|riscv_ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(15),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	cin => \datapath|riscv_ALU|Add0~58\,
	sumout => \datapath|riscv_ALU|Add0~61_sumout\,
	cout => \datapath|riscv_ALU|Add0~62\);

-- Location: MLABCELL_X24_Y31_N10
\datapath|riscv_ALU|Selector16~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~2_combout\ = ( \datapath|riscv_ALU|Add0~61_sumout\ & ( \datapath|riscv_ALU|Selector23~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~61_sumout\,
	combout => \datapath|riscv_ALU|Selector16~2_combout\);

-- Location: MLABCELL_X24_Y31_N20
\datapath|riscv_ALU|Selector16~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~4_combout\ = ( \datapath|riscv_ALU|Selector16~3_combout\ & ( \datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector16~3_combout\ & ( \datapath|riscv_ALU|Selector16~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector16~3_combout\ & ( !\datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector16~3_combout\ & ( !\datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- (!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector16~1_combout\)))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011010001111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector16~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector16~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector16~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector16~2_combout\,
	combout => \datapath|riscv_ALU|Selector16~4_combout\);

-- Location: MLABCELL_X24_Y31_N14
\datapath|regfilemux|f[15]~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[15]~42_combout\ = ( \datapath|riscv_ir|data\(15) & ( \datapath|riscv_ALU|Selector16~4_combout\ & ( (!\control|state.s_ldr2~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(15))) ) ) ) 
-- # ( !\datapath|riscv_ir|data\(15) & ( \datapath|riscv_ALU|Selector16~4_combout\ & ( (!\control|state.s_ldr2~q\ & (!\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(15))))) ) ) ) # ( 
-- \datapath|riscv_ir|data\(15) & ( !\datapath|riscv_ALU|Selector16~4_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\)))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(15))))) ) ) ) # ( 
-- !\datapath|riscv_ir|data\(15) & ( !\datapath|riscv_ALU|Selector16~4_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110100011100000011100010110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(15),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(15),
	dataf => \datapath|riscv_ALU|ALT_INV_Selector16~4_combout\,
	combout => \datapath|regfilemux|f[15]~42_combout\);

-- Location: MLABCELL_X29_Y32_N22
\datapath|riscv_regfile|data~239feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~239feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~239feeder_combout\);

-- Location: FF_X29_Y32_N23
\datapath|riscv_regfile|data~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~239feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~239_q\);

-- Location: LABCELL_X27_Y33_N4
\datapath|riscv_regfile|data~207feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~207feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~207feeder_combout\);

-- Location: FF_X27_Y33_N5
\datapath|riscv_regfile|data~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~207feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~207_q\);

-- Location: FF_X22_Y28_N11
\datapath|riscv_regfile|data~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~175_q\);

-- Location: FF_X25_Y31_N39
\datapath|riscv_regfile|data~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~111_q\);

-- Location: MLABCELL_X26_Y34_N2
\datapath|riscv_regfile|data~47feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~47feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~47feeder_combout\);

-- Location: FF_X26_Y34_N3
\datapath|riscv_regfile|data~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~47feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~47_q\);

-- Location: MLABCELL_X26_Y34_N28
\datapath|riscv_regfile|data~79feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~79feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~79feeder_combout\);

-- Location: FF_X26_Y34_N29
\datapath|riscv_regfile|data~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~79feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~79_q\);

-- Location: MLABCELL_X26_Y34_N30
\datapath|riscv_regfile|data~15feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~15feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~15feeder_combout\);

-- Location: FF_X26_Y34_N31
\datapath|riscv_regfile|data~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~15feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~15_q\);

-- Location: MLABCELL_X26_Y34_N32
\datapath|riscv_regfile|data~1882\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1882_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~15_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~47_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~79_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~111_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~111_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~47_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~79_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~15_q\,
	combout => \datapath|riscv_regfile|data~1882_combout\);

-- Location: LABCELL_X27_Y31_N4
\datapath|riscv_regfile|data~143feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~143feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~143feeder_combout\);

-- Location: FF_X27_Y31_N5
\datapath|riscv_regfile|data~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~143feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~143_q\);

-- Location: LABCELL_X27_Y33_N34
\datapath|riscv_regfile|data~1886\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1886_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1882_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1882_combout\ & 
-- (\datapath|riscv_regfile|data~143_q\)) # (\datapath|riscv_regfile|data~1882_combout\ & ((\datapath|riscv_regfile|data~175_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1882_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1882_combout\ & ((\datapath|riscv_regfile|data~207_q\))) # (\datapath|riscv_regfile|data~1882_combout\ & 
-- (\datapath|riscv_regfile|data~239_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~239_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~207_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~175_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1882_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~143_q\,
	combout => \datapath|riscv_regfile|data~1886_combout\);

-- Location: FF_X26_Y33_N5
\datapath|riscv_regfile|data~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1007_q\);

-- Location: MLABCELL_X24_Y31_N4
\datapath|riscv_regfile|data~975feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~975feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~975feeder_combout\);

-- Location: FF_X24_Y31_N5
\datapath|riscv_regfile|data~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~975feeder_combout\,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~975_q\);

-- Location: MLABCELL_X29_Y31_N12
\datapath|riscv_regfile|data~943feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~943feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~943feeder_combout\);

-- Location: FF_X29_Y31_N13
\datapath|riscv_regfile|data~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~943feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~943_q\);

-- Location: LABCELL_X30_Y31_N14
\datapath|riscv_regfile|data~815feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~815feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~815feeder_combout\);

-- Location: FF_X30_Y31_N15
\datapath|riscv_regfile|data~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~815feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~815_q\);

-- Location: FF_X29_Y33_N11
\datapath|riscv_regfile|data~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~879_q\);

-- Location: MLABCELL_X29_Y33_N12
\datapath|riscv_regfile|data~847feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~847feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~847feeder_combout\);

-- Location: FF_X29_Y33_N13
\datapath|riscv_regfile|data~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~847feeder_combout\,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~847_q\);

-- Location: FF_X29_Y33_N31
\datapath|riscv_regfile|data~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~783_q\);

-- Location: MLABCELL_X29_Y33_N28
\datapath|riscv_regfile|data~1906\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1906_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~783_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~815_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~847_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~879_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~815_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~879_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~847_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~783_q\,
	combout => \datapath|riscv_regfile|data~1906_combout\);

-- Location: LABCELL_X27_Y33_N10
\datapath|riscv_regfile|data~911feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~911feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~911feeder_combout\);

-- Location: FF_X27_Y33_N11
\datapath|riscv_regfile|data~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~911feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~911_q\);

-- Location: LABCELL_X27_Y33_N20
\datapath|riscv_regfile|data~1910\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1910_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1906_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1906_combout\ & 
-- (\datapath|riscv_regfile|data~911_q\)) # (\datapath|riscv_regfile|data~1906_combout\ & ((\datapath|riscv_regfile|data~943_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1906_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1906_combout\ & ((\datapath|riscv_regfile|data~975_q\))) # (\datapath|riscv_regfile|data~1906_combout\ & 
-- (\datapath|riscv_regfile|data~1007_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1007_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~975_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~943_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1906_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~911_q\,
	combout => \datapath|riscv_regfile|data~1910_combout\);

-- Location: MLABCELL_X29_Y29_N24
\datapath|riscv_regfile|data~431feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~431feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~431feeder_combout\);

-- Location: FF_X29_Y29_N25
\datapath|riscv_regfile|data~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~431feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~431_q\);

-- Location: MLABCELL_X26_Y30_N20
\datapath|riscv_regfile|data~495feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~495feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~495feeder_combout\);

-- Location: FF_X26_Y30_N21
\datapath|riscv_regfile|data~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~495feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~495_q\);

-- Location: FF_X25_Y29_N33
\datapath|riscv_regfile|data~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~463_q\);

-- Location: MLABCELL_X29_Y30_N2
\datapath|riscv_regfile|data~367feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~367feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~367feeder_combout\);

-- Location: FF_X29_Y30_N3
\datapath|riscv_regfile|data~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~367feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~367_q\);

-- Location: MLABCELL_X26_Y29_N10
\datapath|riscv_regfile|data~303feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~303feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~303feeder_combout\);

-- Location: FF_X26_Y29_N11
\datapath|riscv_regfile|data~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~303feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~303_q\);

-- Location: MLABCELL_X26_Y29_N28
\datapath|riscv_regfile|data~335feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~335feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~335feeder_combout\);

-- Location: FF_X26_Y29_N29
\datapath|riscv_regfile|data~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~335feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~335_q\);

-- Location: FF_X26_Y29_N3
\datapath|riscv_regfile|data~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~271_q\);

-- Location: MLABCELL_X26_Y29_N0
\datapath|riscv_regfile|data~1890\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1890_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~271_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~303_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~335_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~367_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~367_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~303_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~335_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~271_q\,
	combout => \datapath|riscv_regfile|data~1890_combout\);

-- Location: LABCELL_X25_Y26_N34
\datapath|riscv_regfile|data~399feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~399feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~399feeder_combout\);

-- Location: FF_X25_Y26_N35
\datapath|riscv_regfile|data~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~399feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~399_q\);

-- Location: LABCELL_X25_Y29_N34
\datapath|riscv_regfile|data~1894\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1894_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1890_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1890_combout\ & 
-- ((\datapath|riscv_regfile|data~399_q\))) # (\datapath|riscv_regfile|data~1890_combout\ & (\datapath|riscv_regfile|data~431_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1890_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1890_combout\ & ((\datapath|riscv_regfile|data~463_q\))) # (\datapath|riscv_regfile|data~1890_combout\ & (\datapath|riscv_regfile|data~495_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~431_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~495_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~463_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1890_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~399_q\,
	combout => \datapath|riscv_regfile|data~1894_combout\);

-- Location: MLABCELL_X24_Y27_N30
\datapath|riscv_regfile|data~687feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~687feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~687feeder_combout\);

-- Location: FF_X24_Y27_N31
\datapath|riscv_regfile|data~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~687feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~687_q\);

-- Location: MLABCELL_X24_Y27_N34
\datapath|riscv_regfile|data~751feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~751feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~751feeder_combout\);

-- Location: FF_X24_Y27_N35
\datapath|riscv_regfile|data~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~751feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~751_q\);

-- Location: FF_X25_Y29_N19
\datapath|riscv_regfile|data~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~719_q\);

-- Location: FF_X25_Y28_N3
\datapath|riscv_regfile|data~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~559_q\);

-- Location: MLABCELL_X29_Y31_N24
\datapath|riscv_regfile|data~623feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~623feeder_combout\ = ( \datapath|regfilemux|f[15]~42_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[15]~42_combout\,
	combout => \datapath|riscv_regfile|data~623feeder_combout\);

-- Location: FF_X29_Y31_N25
\datapath|riscv_regfile|data~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~623feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~623_q\);

-- Location: FF_X24_Y28_N17
\datapath|riscv_regfile|data~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~591_q\);

-- Location: FF_X24_Y28_N19
\datapath|riscv_regfile|data~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~527_q\);

-- Location: MLABCELL_X24_Y28_N16
\datapath|riscv_regfile|data~1898\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1898_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~527_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~559_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~591_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~623_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~559_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~623_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~591_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~527_q\,
	combout => \datapath|riscv_regfile|data~1898_combout\);

-- Location: FF_X25_Y29_N3
\datapath|riscv_regfile|data~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[15]~42_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~655_q\);

-- Location: LABCELL_X25_Y29_N14
\datapath|riscv_regfile|data~1902\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1902_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1898_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1898_combout\ & 
-- ((\datapath|riscv_regfile|data~655_q\))) # (\datapath|riscv_regfile|data~1898_combout\ & (\datapath|riscv_regfile|data~687_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1898_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1898_combout\ & ((\datapath|riscv_regfile|data~719_q\))) # (\datapath|riscv_regfile|data~1898_combout\ & (\datapath|riscv_regfile|data~751_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~687_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~751_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~719_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1898_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~655_q\,
	combout => \datapath|riscv_regfile|data~1902_combout\);

-- Location: MLABCELL_X26_Y33_N24
\datapath|riscv_regfile|data~1914\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1914_combout\ = ( \datapath|riscv_regfile|data~1894_combout\ & ( \datapath|riscv_regfile|data~1902_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1886_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1910_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1894_combout\ & ( \datapath|riscv_regfile|data~1902_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1886_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1910_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1894_combout\ & ( !\datapath|riscv_regfile|data~1902_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1886_combout\))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1910_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1894_combout\ & ( !\datapath|riscv_regfile|data~1902_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1886_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1910_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1886_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1910_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1894_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1902_combout\,
	combout => \datapath|riscv_regfile|data~1914_combout\);

-- Location: LABCELL_X19_Y33_N10
\datapath|alumux1|f[15]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[15]~10_combout\ = ( \datapath|riscv_regfile|data~1914_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(15))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1914_combout\ & ( (\datapath|pc|data\(15) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(15),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1914_combout\,
	combout => \datapath|alumux1|f[15]~10_combout\);

-- Location: MLABCELL_X18_Y32_N2
\datapath|riscv_ALU|Add1~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~69_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(16)))))) ) + ( \datapath|alumux1|f[16]~16_combout\ ) + ( \datapath|riscv_ALU|Add1~66\ ))
-- \datapath|riscv_ALU|Add1~70\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(16)))))) ) + ( \datapath|alumux1|f[16]~16_combout\ ) + ( \datapath|riscv_ALU|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(16),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[16]~16_combout\,
	cin => \datapath|riscv_ALU|Add1~66\,
	sumout => \datapath|riscv_ALU|Add1~69_sumout\,
	cout => \datapath|riscv_ALU|Add1~70\);

-- Location: MLABCELL_X18_Y32_N4
\datapath|riscv_ALU|Add1~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~73_sumout\ = SUM(( \datapath|alumux1|f[17]~30_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(17)))))) ) + ( \datapath|riscv_ALU|Add1~70\ ))
-- \datapath|riscv_ALU|Add1~74\ = CARRY(( \datapath|alumux1|f[17]~30_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(17)))))) ) + ( \datapath|riscv_ALU|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010100011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(17),
	datad => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	cin => \datapath|riscv_ALU|Add1~70\,
	sumout => \datapath|riscv_ALU|Add1~73_sumout\,
	cout => \datapath|riscv_ALU|Add1~74\);

-- Location: MLABCELL_X18_Y32_N6
\datapath|riscv_ALU|Add1~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~77_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(18)))))) ) + ( \datapath|alumux1|f[18]~29_combout\ ) + ( \datapath|riscv_ALU|Add1~74\ ))
-- \datapath|riscv_ALU|Add1~78\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(18)))))) ) + ( \datapath|alumux1|f[18]~29_combout\ ) + ( \datapath|riscv_ALU|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(18),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	cin => \datapath|riscv_ALU|Add1~74\,
	sumout => \datapath|riscv_ALU|Add1~77_sumout\,
	cout => \datapath|riscv_ALU|Add1~78\);

-- Location: MLABCELL_X18_Y32_N8
\datapath|riscv_ALU|Add1~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~81_sumout\ = SUM(( \datapath|alumux1|f[19]~31_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(19)))))) ) + ( \datapath|riscv_ALU|Add1~78\ ))
-- \datapath|riscv_ALU|Add1~82\ = CARRY(( \datapath|alumux1|f[19]~31_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(19)))))) ) + ( \datapath|riscv_ALU|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010100011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(19),
	datad => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	dataf => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	cin => \datapath|riscv_ALU|Add1~78\,
	sumout => \datapath|riscv_ALU|Add1~81_sumout\,
	cout => \datapath|riscv_ALU|Add1~82\);

-- Location: LABCELL_X19_Y31_N24
\datapath|riscv_ALU|ShiftLeft0~44\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~44_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftLeft0~34_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( 
-- (\datapath|riscv_ALU|ShiftLeft0~34_combout\ & !\datapath|alumux2|f[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~34_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~44_combout\);

-- Location: MLABCELL_X18_Y28_N8
\datapath|riscv_ALU|Selector12~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~0_combout\ = ( \datapath|riscv_ALU|Add1~81_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~44_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\) # 
-- ((\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~7_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add1~81_sumout\ & ( 
-- \datapath|riscv_ALU|ShiftLeft0~44_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (((\datapath|riscv_ALU|ShiftLeft0~7_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\))) ) ) ) # ( \datapath|riscv_ALU|Add1~81_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~44_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- ((!\datapath|riscv_ALU|Selector30~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~7_combout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Add1~81_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~44_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) # 
-- (\datapath|riscv_ALU|Selector7~0_combout\ & (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~7_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~43_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add1~81_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~44_combout\,
	combout => \datapath|riscv_ALU|Selector12~0_combout\);

-- Location: LABCELL_X19_Y33_N32
\datapath|riscv_ALU|Add0~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~65_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(16)))))) ) + ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ ) + ( \datapath|riscv_ALU|Add0~62\ ))
-- \datapath|riscv_ALU|Add0~66\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(16)))))) ) + ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ ) + ( \datapath|riscv_ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(16),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	cin => \datapath|riscv_ALU|Add0~62\,
	sumout => \datapath|riscv_ALU|Add0~65_sumout\,
	cout => \datapath|riscv_ALU|Add0~66\);

-- Location: LABCELL_X19_Y33_N34
\datapath|riscv_ALU|Add0~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~69_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(17)))))) ) + ( \datapath|alumux1|f[17]~30_combout\ ) + ( \datapath|riscv_ALU|Add0~66\ ))
-- \datapath|riscv_ALU|Add0~70\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(17)))))) ) + ( \datapath|alumux1|f[17]~30_combout\ ) + ( \datapath|riscv_ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(17),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	cin => \datapath|riscv_ALU|Add0~66\,
	sumout => \datapath|riscv_ALU|Add0~69_sumout\,
	cout => \datapath|riscv_ALU|Add0~70\);

-- Location: LABCELL_X19_Y33_N36
\datapath|riscv_ALU|Add0~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~73_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(18)))))) ) + ( \datapath|alumux1|f[18]~29_combout\ ) + ( \datapath|riscv_ALU|Add0~70\ ))
-- \datapath|riscv_ALU|Add0~74\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(18)))))) ) + ( \datapath|alumux1|f[18]~29_combout\ ) + ( \datapath|riscv_ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(18),
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	cin => \datapath|riscv_ALU|Add0~70\,
	sumout => \datapath|riscv_ALU|Add0~73_sumout\,
	cout => \datapath|riscv_ALU|Add0~74\);

-- Location: LABCELL_X19_Y33_N38
\datapath|riscv_ALU|Add0~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~77_sumout\ = SUM(( \datapath|alumux1|f[19]~31_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(19)))))) ) + ( \datapath|riscv_ALU|Add0~74\ ))
-- \datapath|riscv_ALU|Add0~78\ = CARRY(( \datapath|alumux1|f[19]~31_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(19)))))) ) + ( \datapath|riscv_ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(19),
	datad => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	cin => \datapath|riscv_ALU|Add0~74\,
	sumout => \datapath|riscv_ALU|Add0~77_sumout\,
	cout => \datapath|riscv_ALU|Add0~78\);

-- Location: MLABCELL_X18_Y28_N14
\datapath|riscv_ALU|Selector12~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~1_combout\ = ( \datapath|riscv_ALU|Selector12~0_combout\ & ( \datapath|riscv_ALU|Add0~77_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector12~0_combout\ & ( \datapath|riscv_ALU|Add0~77_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector12~0_combout\ & ( !\datapath|riscv_ALU|Add0~77_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector12~0_combout\ & ( !\datapath|riscv_ALU|Add0~77_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~32_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector12~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~77_sumout\,
	combout => \datapath|riscv_ALU|Selector12~1_combout\);

-- Location: MLABCELL_X18_Y28_N4
\datapath|regfilemux|f[19]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[19]~30_combout\ = ( \datapath|riscv_ALU|Selector12~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((\datapath|riscv_ALU|Selector12~3_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[19]~29_combout\) 
-- ) ) # ( !\datapath|riscv_ALU|Selector12~1_combout\ & ( ((!\control|aluop[2]~1_combout\ & (\datapath|regfilemux|f[31]~0_combout\ & \datapath|riscv_ALU|Selector12~3_combout\))) # (\datapath|regfilemux|f[19]~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector12~3_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[19]~29_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector12~1_combout\,
	combout => \datapath|regfilemux|f[19]~30_combout\);

-- Location: FF_X15_Y29_N25
\datapath|riscv_regfile|data~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1011_q\);

-- Location: FF_X18_Y28_N3
\datapath|riscv_regfile|data~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~947_q\);

-- Location: FF_X18_Y28_N37
\datapath|riscv_regfile|data~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~979_q\);

-- Location: FF_X21_Y28_N11
\datapath|riscv_regfile|data~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~819_q\);

-- Location: FF_X18_Y27_N5
\datapath|riscv_regfile|data~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~883_q\);

-- Location: FF_X16_Y29_N25
\datapath|riscv_regfile|data~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~851_q\);

-- Location: FF_X16_Y29_N5
\datapath|riscv_regfile|data~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~787_q\);

-- Location: LABCELL_X16_Y29_N26
\datapath|riscv_regfile|data~1543\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1543_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~787_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~819_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~851_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~883_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~819_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~883_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~851_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~787_q\,
	combout => \datapath|riscv_regfile|data~1543_combout\);

-- Location: LABCELL_X16_Y29_N18
\datapath|riscv_regfile|data~915feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~915feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~915feeder_combout\);

-- Location: FF_X16_Y29_N19
\datapath|riscv_regfile|data~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~915feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~915_q\);

-- Location: LABCELL_X16_Y29_N36
\datapath|riscv_regfile|data~1547\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1547_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1543_combout\ & (((\datapath|riscv_regfile|data~915_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1543_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~947_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1543_combout\ & (((\datapath|riscv_regfile|data~979_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1543_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~1011_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1011_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~947_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~979_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1543_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~915_q\,
	combout => \datapath|riscv_regfile|data~1547_combout\);

-- Location: MLABCELL_X21_Y30_N24
\datapath|riscv_regfile|data~243feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~243feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~243feeder_combout\);

-- Location: FF_X21_Y30_N25
\datapath|riscv_regfile|data~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~243feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~243_q\);

-- Location: MLABCELL_X21_Y30_N12
\datapath|riscv_regfile|data~211feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~211feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~211feeder_combout\);

-- Location: FF_X21_Y30_N13
\datapath|riscv_regfile|data~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~211feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~211_q\);

-- Location: FF_X13_Y29_N29
\datapath|riscv_regfile|data~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~179_q\);

-- Location: MLABCELL_X21_Y27_N4
\datapath|riscv_regfile|data~51feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~51feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~51feeder_combout\);

-- Location: FF_X21_Y27_N5
\datapath|riscv_regfile|data~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~51feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~51_q\);

-- Location: LABCELL_X22_Y30_N6
\datapath|riscv_regfile|data~115feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~115feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~115feeder_combout\);

-- Location: FF_X22_Y30_N7
\datapath|riscv_regfile|data~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~115feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~115_q\);

-- Location: FF_X21_Y29_N1
\datapath|riscv_regfile|data~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~83_q\);

-- Location: FF_X21_Y29_N3
\datapath|riscv_regfile|data~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~19_q\);

-- Location: MLABCELL_X21_Y29_N2
\datapath|riscv_regfile|data~1519\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1519_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~19_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~51_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~83_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~115_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~51_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~115_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~83_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~19_q\,
	combout => \datapath|riscv_regfile|data~1519_combout\);

-- Location: FF_X21_Y30_N35
\datapath|riscv_regfile|data~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~147_q\);

-- Location: MLABCELL_X21_Y30_N32
\datapath|riscv_regfile|data~1523\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1523_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1519_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1519_combout\ & 
-- (\datapath|riscv_regfile|data~147_q\)) # (\datapath|riscv_regfile|data~1519_combout\ & ((\datapath|riscv_regfile|data~179_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1519_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1519_combout\ & ((\datapath|riscv_regfile|data~211_q\))) # (\datapath|riscv_regfile|data~1519_combout\ & 
-- (\datapath|riscv_regfile|data~243_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~243_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~211_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~179_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1519_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~147_q\,
	combout => \datapath|riscv_regfile|data~1523_combout\);

-- Location: MLABCELL_X15_Y27_N22
\datapath|riscv_regfile|data~691feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~691feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~691feeder_combout\);

-- Location: FF_X15_Y27_N23
\datapath|riscv_regfile|data~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~691feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~691_q\);

-- Location: LABCELL_X19_Y27_N28
\datapath|riscv_regfile|data~755feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~755feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~755feeder_combout\);

-- Location: FF_X19_Y27_N29
\datapath|riscv_regfile|data~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~755feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~755_q\);

-- Location: MLABCELL_X15_Y28_N4
\datapath|riscv_regfile|data~723feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~723feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~723feeder_combout\);

-- Location: FF_X15_Y28_N5
\datapath|riscv_regfile|data~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~723feeder_combout\,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~723_q\);

-- Location: FF_X16_Y28_N23
\datapath|riscv_regfile|data~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~627_q\);

-- Location: FF_X19_Y28_N3
\datapath|riscv_regfile|data~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~563_q\);

-- Location: FF_X16_Y28_N17
\datapath|riscv_regfile|data~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~595_q\);

-- Location: FF_X16_Y28_N35
\datapath|riscv_regfile|data~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~531_q\);

-- Location: LABCELL_X16_Y28_N18
\datapath|riscv_regfile|data~1535\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1535_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~531_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~563_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~595_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~627_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~627_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~563_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~595_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~531_q\,
	combout => \datapath|riscv_regfile|data~1535_combout\);

-- Location: FF_X13_Y29_N3
\datapath|riscv_regfile|data~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~659_q\);

-- Location: MLABCELL_X15_Y28_N22
\datapath|riscv_regfile|data~1539\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1539_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1535_combout\ & (((\datapath|riscv_regfile|data~659_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1535_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~691_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1535_combout\ & (((\datapath|riscv_regfile|data~723_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1535_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~755_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~691_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~755_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~723_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1535_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~659_q\,
	combout => \datapath|riscv_regfile|data~1539_combout\);

-- Location: LABCELL_X13_Y30_N34
\datapath|riscv_regfile|data~435feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~435feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~435feeder_combout\);

-- Location: FF_X13_Y30_N35
\datapath|riscv_regfile|data~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~435feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~435_q\);

-- Location: MLABCELL_X15_Y30_N0
\datapath|riscv_regfile|data~467feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~467feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~467feeder_combout\);

-- Location: FF_X15_Y30_N1
\datapath|riscv_regfile|data~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~467feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~467_q\);

-- Location: FF_X13_Y28_N3
\datapath|riscv_regfile|data~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~499_q\);

-- Location: MLABCELL_X29_Y30_N16
\datapath|riscv_regfile|data~371feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~371feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~371feeder_combout\);

-- Location: FF_X29_Y30_N17
\datapath|riscv_regfile|data~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~371feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~371_q\);

-- Location: LABCELL_X30_Y33_N10
\datapath|riscv_regfile|data~307feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~307feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~307feeder_combout\);

-- Location: FF_X30_Y33_N11
\datapath|riscv_regfile|data~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~307feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~307_q\);

-- Location: LABCELL_X30_Y33_N38
\datapath|riscv_regfile|data~339feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~339feeder_combout\ = ( \datapath|regfilemux|f[19]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[19]~30_combout\,
	combout => \datapath|riscv_regfile|data~339feeder_combout\);

-- Location: FF_X30_Y33_N39
\datapath|riscv_regfile|data~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~339feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~339_q\);

-- Location: FF_X30_Y33_N3
\datapath|riscv_regfile|data~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~275_q\);

-- Location: LABCELL_X30_Y33_N0
\datapath|riscv_regfile|data~1527\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1527_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~275_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~307_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~339_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~371_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~371_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~307_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~339_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~275_q\,
	combout => \datapath|riscv_regfile|data~1527_combout\);

-- Location: FF_X15_Y31_N15
\datapath|riscv_regfile|data~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[19]~30_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~403_q\);

-- Location: MLABCELL_X15_Y30_N30
\datapath|riscv_regfile|data~1531\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1531_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1527_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1527_combout\ & 
-- ((\datapath|riscv_regfile|data~403_q\))) # (\datapath|riscv_regfile|data~1527_combout\ & (\datapath|riscv_regfile|data~435_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1527_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1527_combout\ & (\datapath|riscv_regfile|data~467_q\)) # (\datapath|riscv_regfile|data~1527_combout\ & 
-- ((\datapath|riscv_regfile|data~499_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~435_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~467_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~499_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1527_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~403_q\,
	combout => \datapath|riscv_regfile|data~1531_combout\);

-- Location: LABCELL_X16_Y30_N38
\datapath|riscv_regfile|data~1551\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1551_combout\ = ( \datapath|riscv_regfile|data~1539_combout\ & ( \datapath|riscv_regfile|data~1531_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1523_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1547_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1539_combout\ & ( \datapath|riscv_regfile|data~1531_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1523_combout\)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1547_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1539_combout\ & ( !\datapath|riscv_regfile|data~1531_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1523_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1547_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1539_combout\ & ( !\datapath|riscv_regfile|data~1531_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1523_combout\)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1547_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1547_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1523_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1539_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1531_combout\,
	combout => \datapath|riscv_regfile|data~1551_combout\);

-- Location: MLABCELL_X15_Y32_N28
\datapath|alumux1|f[19]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[19]~31_combout\ = ( \datapath|riscv_regfile|data~1551_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(19)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1551_combout\ & ( (\datapath|pc|data\(19) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(19),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1551_combout\,
	combout => \datapath|alumux1|f[19]~31_combout\);

-- Location: MLABCELL_X15_Y31_N22
\datapath|riscv_ALU|ShiftRight1~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~25_combout\ = ( \datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[21]~27_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[19]~31_combout\)))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\ & 
-- (!\datapath|alumux2|f[1]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[19]~31_combout\) # (\datapath|alumux2|f[1]~6_combout\)))) ) ) ) # ( \datapath|alumux1|f[20]~28_combout\ & ( !\datapath|alumux1|f[21]~27_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\)) # (\datapath|alumux1|f[18]~29_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|alumux2|f[1]~6_combout\ & \datapath|alumux1|f[19]~31_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[20]~28_combout\ & ( !\datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[19]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	datae => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~25_combout\);

-- Location: MLABCELL_X15_Y31_N24
\datapath|riscv_ALU|ShiftRight1~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~26_combout\ = ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~24_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~22_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~24_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # ((\datapath|riscv_ALU|ShiftRight1~22_combout\)))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # ((\datapath|riscv_ALU|ShiftRight1~24_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~22_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~24_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~26_combout\);

-- Location: MLABCELL_X15_Y31_N8
\datapath|riscv_ALU|Selector13~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector13~2_combout\ = ( \datapath|alumux2|f[4]~1_combout\ & ( \datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\datapath|alumux2|f[18]~22_combout\ & (((\datapath|alumux1|f[18]~29_combout\ & !\control|aluop[0]~0_combout\)))) # 
-- (\datapath|alumux2|f[18]~22_combout\ & ((!\datapath|alumux1|f[18]~29_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[18]~29_combout\ & (\control|Selector0~3_combout\)))) ) ) ) # ( !\datapath|alumux2|f[4]~1_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[18]~22_combout\ & ((\datapath|alumux1|f[18]~29_combout\))) # (\datapath|alumux2|f[18]~22_combout\ & ((!\datapath|alumux1|f[18]~29_combout\) # 
-- (\control|Selector0~3_combout\))))) # (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\) # ((\datapath|alumux2|f[18]~22_combout\ & \datapath|alumux1|f[18]~29_combout\)))) ) ) ) # ( \datapath|alumux2|f[4]~1_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\datapath|alumux2|f[18]~22_combout\ & (((\datapath|alumux1|f[18]~29_combout\ & !\control|aluop[0]~0_combout\)))) # (\datapath|alumux2|f[18]~22_combout\ & ((!\datapath|alumux1|f[18]~29_combout\ & 
-- ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[18]~29_combout\ & (\control|Selector0~3_combout\)))) ) ) ) # ( !\datapath|alumux2|f[4]~1_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\datapath|alumux2|f[18]~22_combout\ & 
-- (((\datapath|alumux1|f[18]~29_combout\ & !\control|aluop[0]~0_combout\)))) # (\datapath|alumux2|f[18]~22_combout\ & ((!\datapath|alumux1|f[18]~29_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[18]~29_combout\ & 
-- (\control|Selector0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110100000001001111010000000100111101101010110011110100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[18]~22_combout\,
	datac => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	datad => \control|ALT_INV_aluop[0]~0_combout\,
	datae => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~26_combout\,
	combout => \datapath|riscv_ALU|Selector13~2_combout\);

-- Location: MLABCELL_X15_Y31_N28
\datapath|riscv_ALU|ShiftRight0~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~26_combout\ = ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~24_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~24_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # ((\datapath|riscv_ALU|ShiftRight0~25_combout\)))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight1~25_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # ((\datapath|riscv_ALU|ShiftRight1~24_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~25_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~24_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~26_combout\);

-- Location: MLABCELL_X18_Y29_N26
\datapath|riscv_ALU|ShiftLeft0~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~42_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~15_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~15_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- !\datapath|alumux2|f[3]~3_combout\ ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~15_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( \datapath|alumux2|f[3]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~42_combout\);

-- Location: MLABCELL_X18_Y29_N36
\datapath|riscv_ALU|Selector13~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector13~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~41_combout\ & ( \datapath|riscv_ALU|Add1~77_sumout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\) # ((!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~4_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~42_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~41_combout\ & ( \datapath|riscv_ALU|Add1~77_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~4_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~42_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~41_combout\ & ( !\datapath|riscv_ALU|Add1~77_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~4_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~42_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~41_combout\ & ( 
-- !\datapath|riscv_ALU|Add1~77_sumout\ & ( (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~4_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~42_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~4_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~42_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~41_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~77_sumout\,
	combout => \datapath|riscv_ALU|Selector13~0_combout\);

-- Location: MLABCELL_X18_Y29_N32
\datapath|riscv_ALU|Selector13~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector13~1_combout\ = ( \datapath|riscv_ALU|Selector13~0_combout\ & ( \datapath|riscv_ALU|Add0~73_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector13~0_combout\ & ( \datapath|riscv_ALU|Add0~73_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (((\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector13~0_combout\ & ( !\datapath|riscv_ALU|Add0~73_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (((!\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector13~0_combout\ & ( !\datapath|riscv_ALU|Add0~73_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~26_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector13~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~73_sumout\,
	combout => \datapath|riscv_ALU|Selector13~1_combout\);

-- Location: MLABCELL_X18_Y29_N12
\datapath|regfilemux|f[18]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[18]~26_combout\ = ( \datapath|riscv_ALU|Selector13~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((\datapath|riscv_ALU|Selector13~2_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[18]~25_combout\) 
-- ) ) # ( !\datapath|riscv_ALU|Selector13~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & (!\control|aluop[2]~1_combout\ & \datapath|riscv_ALU|Selector13~2_combout\))) # (\datapath|regfilemux|f[18]~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000011110100111100011111010111110001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[18]~25_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector13~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector13~1_combout\,
	combout => \datapath|regfilemux|f[18]~26_combout\);

-- Location: FF_X18_Y29_N13
\datapath|riscv_regfile|data~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regfilemux|f[18]~26_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1010_q\);

-- Location: FF_X18_Y29_N33
\datapath|riscv_regfile|data~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~978_q\);

-- Location: FF_X18_Y29_N1
\datapath|riscv_regfile|data~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~882_q\);

-- Location: FF_X21_Y28_N35
\datapath|riscv_regfile|data~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~818_q\);

-- Location: FF_X16_Y29_N33
\datapath|riscv_regfile|data~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~850_q\);

-- Location: FF_X16_Y29_N11
\datapath|riscv_regfile|data~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~786_q\);

-- Location: LABCELL_X16_Y29_N34
\datapath|riscv_regfile|data~1477\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1477_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~786_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~818_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~850_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~882_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~882_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~818_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~850_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~786_q\,
	combout => \datapath|riscv_regfile|data~1477_combout\);

-- Location: MLABCELL_X24_Y30_N26
\datapath|riscv_regfile|data~946feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~946feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~946feeder_combout\);

-- Location: FF_X24_Y30_N27
\datapath|riscv_regfile|data~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~946feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~946_q\);

-- Location: FF_X16_Y29_N23
\datapath|riscv_regfile|data~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~914_q\);

-- Location: LABCELL_X16_Y29_N20
\datapath|riscv_regfile|data~1481\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1481_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1477_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1477_combout\ & 
-- (\datapath|riscv_regfile|data~914_q\)) # (\datapath|riscv_regfile|data~1477_combout\ & ((\datapath|riscv_regfile|data~946_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1477_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1477_combout\ & (((\datapath|riscv_regfile|data~978_q\)))) # (\datapath|riscv_regfile|data~1477_combout\ & 
-- (\datapath|riscv_regfile|data~1010_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101010000001011011101100000101111111110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~1010_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~978_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1477_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~946_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~914_q\,
	combout => \datapath|riscv_regfile|data~1481_combout\);

-- Location: LABCELL_X13_Y29_N12
\datapath|riscv_regfile|data~178feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~178feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~178feeder_combout\);

-- Location: FF_X13_Y29_N13
\datapath|riscv_regfile|data~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~178feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~178_q\);

-- Location: FF_X21_Y29_N29
\datapath|riscv_regfile|data~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~210_q\);

-- Location: LABCELL_X22_Y27_N0
\datapath|riscv_regfile|data~242feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~242feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~242feeder_combout\);

-- Location: FF_X22_Y27_N1
\datapath|riscv_regfile|data~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~242feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~242_q\);

-- Location: LABCELL_X13_Y32_N32
\datapath|riscv_regfile|data~50feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~50feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~50feeder_combout\);

-- Location: FF_X13_Y32_N33
\datapath|riscv_regfile|data~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~50feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~50_q\);

-- Location: FF_X21_Y29_N9
\datapath|riscv_regfile|data~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~82_q\);

-- Location: FF_X12_Y30_N39
\datapath|riscv_regfile|data~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~114_q\);

-- Location: FF_X21_Y29_N11
\datapath|riscv_regfile|data~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~18_q\);

-- Location: MLABCELL_X21_Y29_N10
\datapath|riscv_regfile|data~1453\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1453_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~18_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~50_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~82_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~114_q\))))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110001110111011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~50_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~82_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~114_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~18_q\,
	combout => \datapath|riscv_regfile|data~1453_combout\);

-- Location: MLABCELL_X12_Y29_N38
\datapath|riscv_regfile|data~146feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~146feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~146feeder_combout\);

-- Location: FF_X12_Y29_N39
\datapath|riscv_regfile|data~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~146feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~146_q\);

-- Location: MLABCELL_X21_Y29_N30
\datapath|riscv_regfile|data~1457\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1457_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1453_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1453_combout\ & 
-- ((\datapath|riscv_regfile|data~146_q\))) # (\datapath|riscv_regfile|data~1453_combout\ & (\datapath|riscv_regfile|data~178_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1453_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1453_combout\ & (\datapath|riscv_regfile|data~210_q\)) # (\datapath|riscv_regfile|data~1453_combout\ & ((\datapath|riscv_regfile|data~242_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~178_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~210_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~242_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1453_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~146_q\,
	combout => \datapath|riscv_regfile|data~1457_combout\);

-- Location: LABCELL_X13_Y30_N36
\datapath|riscv_regfile|data~498feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~498feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~498feeder_combout\);

-- Location: FF_X13_Y30_N37
\datapath|riscv_regfile|data~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~498feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~498_q\);

-- Location: LABCELL_X11_Y29_N6
\datapath|riscv_regfile|data~434feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~434feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~434feeder_combout\);

-- Location: FF_X11_Y29_N7
\datapath|riscv_regfile|data~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~434feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~434_q\);

-- Location: LABCELL_X11_Y29_N36
\datapath|riscv_regfile|data~466feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~466feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~466feeder_combout\);

-- Location: FF_X11_Y29_N37
\datapath|riscv_regfile|data~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~466feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~466_q\);

-- Location: LABCELL_X11_Y33_N30
\datapath|riscv_regfile|data~306feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~306feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~306feeder_combout\);

-- Location: FF_X11_Y33_N31
\datapath|riscv_regfile|data~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~306feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~306_q\);

-- Location: MLABCELL_X12_Y33_N10
\datapath|riscv_regfile|data~370feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~370feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~370feeder_combout\);

-- Location: FF_X12_Y33_N11
\datapath|riscv_regfile|data~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~370feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~370_q\);

-- Location: FF_X12_Y33_N33
\datapath|riscv_regfile|data~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~338_q\);

-- Location: MLABCELL_X12_Y33_N22
\datapath|riscv_regfile|data~274feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~274feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~274feeder_combout\);

-- Location: FF_X12_Y33_N23
\datapath|riscv_regfile|data~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~274feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~274_q\);

-- Location: MLABCELL_X12_Y33_N34
\datapath|riscv_regfile|data~1461\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1461_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~274_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~306_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~338_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~370_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~306_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~370_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~338_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~274_q\,
	combout => \datapath|riscv_regfile|data~1461_combout\);

-- Location: LABCELL_X11_Y29_N26
\datapath|riscv_regfile|data~402feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~402feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~402feeder_combout\);

-- Location: FF_X11_Y29_N27
\datapath|riscv_regfile|data~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~402feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~402_q\);

-- Location: LABCELL_X11_Y29_N10
\datapath|riscv_regfile|data~1465\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1465_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1461_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1461_combout\ & 
-- ((\datapath|riscv_regfile|data~402_q\))) # (\datapath|riscv_regfile|data~1461_combout\ & (\datapath|riscv_regfile|data~434_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1461_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1461_combout\ & ((\datapath|riscv_regfile|data~466_q\))) # (\datapath|riscv_regfile|data~1461_combout\ & (\datapath|riscv_regfile|data~498_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~498_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~434_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~466_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1461_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~402_q\,
	combout => \datapath|riscv_regfile|data~1465_combout\);

-- Location: LABCELL_X19_Y27_N32
\datapath|riscv_regfile|data~754feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~754feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~754feeder_combout\);

-- Location: FF_X19_Y27_N33
\datapath|riscv_regfile|data~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~754feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~754_q\);

-- Location: LABCELL_X19_Y27_N14
\datapath|riscv_regfile|data~690feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~690feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~690feeder_combout\);

-- Location: FF_X19_Y27_N15
\datapath|riscv_regfile|data~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~690feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~690_q\);

-- Location: FF_X15_Y28_N29
\datapath|riscv_regfile|data~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~722_q\);

-- Location: FF_X19_Y28_N19
\datapath|riscv_regfile|data~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~562_q\);

-- Location: FF_X16_Y28_N37
\datapath|riscv_regfile|data~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~626_q\);

-- Location: FF_X16_Y28_N1
\datapath|riscv_regfile|data~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~594_q\);

-- Location: FF_X16_Y28_N3
\datapath|riscv_regfile|data~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[18]~26_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~530_q\);

-- Location: LABCELL_X16_Y28_N2
\datapath|riscv_regfile|data~1469\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1469_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~530_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~562_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~594_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~626_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~562_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~626_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~594_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~530_q\,
	combout => \datapath|riscv_regfile|data~1469_combout\);

-- Location: LABCELL_X13_Y29_N24
\datapath|riscv_regfile|data~658feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~658feeder_combout\ = ( \datapath|regfilemux|f[18]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[18]~26_combout\,
	combout => \datapath|riscv_regfile|data~658feeder_combout\);

-- Location: FF_X13_Y29_N25
\datapath|riscv_regfile|data~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~658feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~658_q\);

-- Location: MLABCELL_X15_Y28_N30
\datapath|riscv_regfile|data~1473\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1473_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1469_combout\ & (((\datapath|riscv_regfile|data~658_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1469_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~690_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1469_combout\ & (((\datapath|riscv_regfile|data~722_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1469_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~754_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~754_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~690_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~722_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1469_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~658_q\,
	combout => \datapath|riscv_regfile|data~1473_combout\);

-- Location: LABCELL_X16_Y29_N6
\datapath|riscv_regfile|data~1485\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1485_combout\ = ( \datapath|riscv_regfile|data~1465_combout\ & ( \datapath|riscv_regfile|data~1473_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1457_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1481_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1465_combout\ & ( \datapath|riscv_regfile|data~1473_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1457_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1481_combout\))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1465_combout\ & ( !\datapath|riscv_regfile|data~1473_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1457_combout\)))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1481_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1465_combout\ & ( !\datapath|riscv_regfile|data~1473_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1457_combout\)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1481_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1481_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1457_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1465_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1473_combout\,
	combout => \datapath|riscv_regfile|data~1485_combout\);

-- Location: LABCELL_X16_Y36_N36
\datapath|riscv_ALU|ShiftRight1~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~4_combout\ = ( \datapath|riscv_regfile|data~1485_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(18)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1485_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & (!\control|Selector0~1_combout\ & \datapath|pc|data\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000001010100010000000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(18),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1485_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~4_combout\);

-- Location: LABCELL_X16_Y36_N0
\datapath|riscv_ALU|ShiftRight1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~5_combout\ = ( \datapath|riscv_regfile|data~1551_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(19)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1551_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & (\datapath|pc|data\(19) & !\control|Selector0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(19),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1551_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~5_combout\);

-- Location: LABCELL_X16_Y36_N8
\datapath|riscv_ALU|ShiftRight1~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~6_combout\ = ( \datapath|riscv_ALU|ShiftRight1~5_combout\ & ( \datapath|riscv_ALU|ShiftRight0~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~4_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight0~12_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~5_combout\ & ( \datapath|riscv_ALU|ShiftRight0~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- (((\datapath|riscv_ALU|ShiftRight1~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~12_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~5_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~13_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~12_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~5_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~4_combout\) # (\datapath|riscv_ALU|ShiftRight0~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000010011001100110001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~12_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~4_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~13_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~6_combout\);

-- Location: MLABCELL_X15_Y36_N26
\datapath|riscv_ALU|ShiftRight0~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~10_combout\ = ( \datapath|alumux2|f[1]~6_combout\ & ( \datapath|riscv_regfile|data~1320_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(22)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)) ) ) ) # ( \datapath|alumux2|f[1]~6_combout\ & ( !\datapath|riscv_regfile|data~1320_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|pc|ALT_INV_data\(22),
	datae => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1320_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~10_combout\);

-- Location: LABCELL_X16_Y36_N22
\datapath|riscv_ALU|ShiftRight1~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~3_combout\ = ( \datapath|riscv_ALU|ShiftRight0~11_combout\ & ( \datapath|riscv_ALU|ShiftRight1~2_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight0~10_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight1~1_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~11_combout\ & ( \datapath|riscv_ALU|ShiftRight1~2_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & 
-- (((\datapath|riscv_ALU|ShiftRight0~10_combout\) # (\datapath|riscv_ALU|ShiftRight1~1_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~11_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~2_combout\ & ( 
-- (\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight0~10_combout\) # (\datapath|riscv_ALU|ShiftRight1~1_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~11_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~2_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~10_combout\) # (\datapath|riscv_ALU|ShiftRight1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000100110011001100010011001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~10_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~11_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~2_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~3_combout\);

-- Location: LABCELL_X19_Y35_N38
\datapath|riscv_ALU|ShiftRight1~42\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~42_combout\ = ( \datapath|riscv_ALU|ShiftRight0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight1~3_combout\ & ( !\datapath|alumux2|f[4]~1_combout\ ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~3_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~3_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftRight0~8_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~3_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~3_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & ((\datapath|riscv_ALU|ShiftRight1~6_combout\) # (\datapath|alumux2|f[3]~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~3_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~3_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~6_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000001111110000000011011101000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~6_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~3_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~42_combout\);

-- Location: LABCELL_X19_Y35_N6
\datapath|riscv_ALU|ShiftRight0~48\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~48_combout\ = ( \datapath|riscv_ALU|ShiftRight1~42_combout\ ) # ( !\datapath|riscv_ALU|ShiftRight1~42_combout\ & ( (\datapath|alumux2|f[4]~1_combout\ & \datapath|alumux1|f[31]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~42_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~48_combout\);

-- Location: LABCELL_X19_Y35_N4
\datapath|riscv_ALU|ShiftLeft0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~37_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~28_combout\) # (\datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~37_combout\);

-- Location: MLABCELL_X24_Y33_N18
\datapath|riscv_ALU|ShiftRight0~50\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~50_combout\ = ( \datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[16]~16_combout\ ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[16]~16_combout\ & ( !\datapath|alumux2|f[1]~6_combout\ ) ) ) # ( 
-- \datapath|alumux1|f[14]~8_combout\ & ( !\datapath|alumux1|f[16]~16_combout\ & ( \datapath|alumux2|f[1]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[16]~16_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~50_combout\);

-- Location: LABCELL_X25_Y33_N26
\datapath|riscv_ALU|ShiftRight0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~49_combout\ = ( \datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[13]~11_combout\) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[13]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~49_combout\);

-- Location: LABCELL_X25_Y33_N14
\datapath|riscv_ALU|ShiftLeft0~36\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~36_combout\ = ( \datapath|riscv_ALU|ShiftRight0~49_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight0~50_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~20_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~49_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~50_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~20_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~49_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~36_combout\);

-- Location: LABCELL_X19_Y35_N0
\datapath|riscv_ALU|ShiftLeft0~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~38_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~37_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\) # ((\datapath|alumux1|f[0]~7_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~1_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~37_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)))) # 
-- (\datapath|alumux2|f[4]~1_combout\ & (\datapath|alumux1|f[0]~7_combout\ & (\datapath|riscv_ALU|ShiftLeft0~1_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~37_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( 
-- (!\datapath|alumux2|f[4]~1_combout\ & (((\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[4]~1_combout\ & (\datapath|alumux1|f[0]~7_combout\ & (\datapath|riscv_ALU|ShiftLeft0~1_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~37_combout\ 
-- & ( !\datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (\datapath|alumux1|f[0]~7_combout\ & (\datapath|riscv_ALU|ShiftLeft0~1_combout\ & \datapath|alumux2|f[4]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000011111000111110001000000011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~36_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~38_combout\);

-- Location: LABCELL_X13_Y35_N2
\datapath|riscv_ALU|f~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|f~1_combout\ = ( \datapath|riscv_ir|data\(31) & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ ) ) # ( !\datapath|riscv_ir|data\(31) & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ ) ) # ( \datapath|riscv_ir|data\(31) & ( 
-- !\datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( ((!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\)) # (\datapath|riscv_ir|data\(16)) ) ) ) # ( !\datapath|riscv_ir|data\(31) & ( !\datapath|alumux1|f[16]~16DUPLICATE_combout\ & 
-- ( (\datapath|riscv_ir|data\(16) & (\control|alumux2_sel[0]~0_combout\ & \control|alumux2_sel[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111111111111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(16),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|riscv_ALU|f~1_combout\);

-- Location: LABCELL_X25_Y30_N14
\datapath|riscv_ALU|f~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|f~2_combout\ = ( \control|alumux2_sel[0]~0_combout\ & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & 
-- ((\datapath|riscv_ir|data\(16)))) ) ) ) # ( !\control|alumux2_sel[0]~0_combout\ & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( \datapath|riscv_ir|data\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(16),
	datae => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|riscv_ALU|f~2_combout\);

-- Location: LABCELL_X13_Y35_N36
\datapath|riscv_ALU|f~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|f~3_combout\ = ( \datapath|riscv_ir|data\(31) & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( (!\datapath|riscv_ir|data\(16) & (\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ir|data\(31) & ( \datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( (!\datapath|riscv_ir|data\(16)) # ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\)) ) ) ) # ( \datapath|riscv_ir|data\(31) & ( 
-- !\datapath|alumux1|f[16]~16DUPLICATE_combout\ & ( ((!\control|alumux2_sel[1]~1_combout\) # (!\control|alumux2_sel[0]~0_combout\)) # (\datapath|riscv_ir|data\(16)) ) ) ) # ( !\datapath|riscv_ir|data\(31) & ( !\datapath|alumux1|f[16]~16DUPLICATE_combout\ & 
-- ( (\datapath|riscv_ir|data\(16) & (\control|alumux2_sel[1]~1_combout\ & \control|alumux2_sel[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111111111111010111111111111110100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(16),
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|alumux1|ALT_INV_f[16]~16DUPLICATE_combout\,
	combout => \datapath|riscv_ALU|f~3_combout\);

-- Location: LABCELL_X19_Y35_N16
\datapath|riscv_ALU|Selector15~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector15~0_combout\ = ( !\control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|f~3_combout\))) # (\control|Selector0~3_combout\ & 
-- ((((\datapath|riscv_ALU|f~1_combout\))) # (\control|aluop[2]~1_combout\))) ) ) # ( \control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|ShiftRight1~42_combout\))) # 
-- (\control|Selector0~3_combout\ & ((((\datapath|riscv_ALU|f~2_combout\))) # (\control|aluop[2]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~42_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_f~1_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_f~2_combout\,
	datag => \datapath|riscv_ALU|ALT_INV_f~3_combout\,
	combout => \datapath|riscv_ALU|Selector15~0_combout\);

-- Location: LABCELL_X19_Y35_N20
\datapath|riscv_ALU|Selector15~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector15~4_combout\ = ( !\control|aluop[0]~0_combout\ & ( (!\control|aluop[2]~1_combout\ & ((((\datapath|riscv_ALU|Selector15~0_combout\))))) # (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector15~0_combout\ & 
-- (((\datapath|riscv_ALU|Add0~65_sumout\)))) # (\datapath|riscv_ALU|Selector15~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~48_combout\)))) ) ) # ( \control|aluop[0]~0_combout\ & ( (!\control|aluop[2]~1_combout\ & 
-- ((((\datapath|riscv_ALU|Selector15~0_combout\))))) # (\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector15~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~38_combout\)) # (\datapath|riscv_ALU|Selector15~0_combout\ & 
-- ((\datapath|riscv_ALU|Add1~69_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~48_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~38_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector15~0_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~69_sumout\,
	datag => \datapath|riscv_ALU|ALT_INV_Add0~65_sumout\,
	combout => \datapath|riscv_ALU|Selector15~4_combout\);

-- Location: LABCELL_X19_Y35_N14
\datapath|regfilemux|f[16]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[16]~24_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector15~4_combout\ & ( (!\control|state.s_ldr2~q\ & (\datapath|riscv_ir|data\(16) & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & 
-- (((\datapath|riscv_MDR|data\(16))))) ) ) ) # ( !\control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector15~4_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\ & ((\datapath|riscv_MDR|data\(16)))) ) ) ) 
-- # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector15~4_combout\ & ( (!\control|state.s_ldr2~q\ & (\datapath|riscv_ir|data\(16) & (\control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(16))))) ) ) ) # ( 
-- !\control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector15~4_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000001000011011100001100001111110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(16),
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(16),
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector15~4_combout\,
	combout => \datapath|regfilemux|f[16]~24_combout\);

-- Location: MLABCELL_X21_Y30_N38
\datapath|riscv_regfile|data~240feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~240feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~240feeder_combout\);

-- Location: FF_X21_Y30_N39
\datapath|riscv_regfile|data~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~240feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~240_q\);

-- Location: FF_X21_Y30_N21
\datapath|riscv_regfile|data~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~208_q\);

-- Location: FF_X19_Y35_N31
\datapath|riscv_regfile|data~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~176_q\);

-- Location: LABCELL_X30_Y30_N24
\datapath|riscv_regfile|data~48feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~48feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~48feeder_combout\);

-- Location: FF_X30_Y30_N25
\datapath|riscv_regfile|data~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~48feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~48_q\);

-- Location: LABCELL_X22_Y30_N4
\datapath|riscv_regfile|data~80feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~80feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~80feeder_combout\);

-- Location: FF_X22_Y30_N5
\datapath|riscv_regfile|data~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~80feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~80_q\);

-- Location: FF_X22_Y30_N25
\datapath|riscv_regfile|data~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~112_q\);

-- Location: FF_X22_Y30_N3
\datapath|riscv_regfile|data~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~16_q\);

-- Location: LABCELL_X22_Y30_N0
\datapath|riscv_regfile|data~1420\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1420_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~16_q\)))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~48_q\)))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~80_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~112_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~48_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~80_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~112_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~16_q\,
	combout => \datapath|riscv_regfile|data~1420_combout\);

-- Location: MLABCELL_X21_Y30_N26
\datapath|riscv_regfile|data~144feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~144feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~144feeder_combout\);

-- Location: FF_X21_Y30_N27
\datapath|riscv_regfile|data~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~144feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~144_q\);

-- Location: MLABCELL_X21_Y30_N22
\datapath|riscv_regfile|data~1424\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1424_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1420_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1420_combout\ & 
-- (\datapath|riscv_regfile|data~144_q\)) # (\datapath|riscv_regfile|data~1420_combout\ & ((\datapath|riscv_regfile|data~176_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1420_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1420_combout\ & ((\datapath|riscv_regfile|data~208_q\))) # (\datapath|riscv_regfile|data~1420_combout\ & 
-- (\datapath|riscv_regfile|data~240_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~240_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~208_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~176_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1420_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~144_q\,
	combout => \datapath|riscv_regfile|data~1424_combout\);

-- Location: LABCELL_X13_Y31_N34
\datapath|riscv_regfile|data~624feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~624feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~624feeder_combout\);

-- Location: FF_X13_Y31_N35
\datapath|riscv_regfile|data~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~624feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~624_q\);

-- Location: FF_X15_Y33_N19
\datapath|riscv_regfile|data~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~592_q\);

-- Location: MLABCELL_X12_Y35_N32
\datapath|riscv_regfile|data~560feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~560feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~560feeder_combout\);

-- Location: FF_X12_Y35_N33
\datapath|riscv_regfile|data~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~560feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~560_q\);

-- Location: FF_X15_Y33_N31
\datapath|riscv_regfile|data~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~528_q\);

-- Location: MLABCELL_X15_Y33_N28
\datapath|riscv_regfile|data~1436\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1436_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~528_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~560_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~592_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~624_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~624_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~592_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~560_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~528_q\,
	combout => \datapath|riscv_regfile|data~1436_combout\);

-- Location: FF_X15_Y33_N25
\datapath|riscv_regfile|data~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~720_q\);

-- Location: MLABCELL_X15_Y27_N26
\datapath|riscv_regfile|data~688feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~688feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~688feeder_combout\);

-- Location: FF_X15_Y27_N27
\datapath|riscv_regfile|data~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~688feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~688_q\);

-- Location: LABCELL_X16_Y27_N8
\datapath|riscv_regfile|data~752feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~752feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~752feeder_combout\);

-- Location: FF_X16_Y27_N9
\datapath|riscv_regfile|data~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~752feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~752_q\);

-- Location: MLABCELL_X12_Y35_N6
\datapath|riscv_regfile|data~656feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~656feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~656feeder_combout\);

-- Location: FF_X12_Y35_N7
\datapath|riscv_regfile|data~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~656feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~656_q\);

-- Location: MLABCELL_X15_Y33_N26
\datapath|riscv_regfile|data~1440\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1440_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_regfile|data~1436_combout\ & (\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~656_q\))) # (\datapath|riscv_regfile|data~1436_combout\ & 
-- ((!\datapath|riscv_ir|data\(17)) # (((\datapath|riscv_regfile|data~688_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_regfile|data~1436_combout\ & (\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~720_q\))) # 
-- (\datapath|riscv_regfile|data~1436_combout\ & ((!\datapath|riscv_ir|data\(17)) # (((\datapath|riscv_regfile|data~752_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1436_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~720_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~688_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~752_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~656_q\,
	combout => \datapath|riscv_regfile|data~1440_combout\);

-- Location: LABCELL_X13_Y30_N8
\datapath|riscv_regfile|data~432feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~432feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~432feeder_combout\);

-- Location: FF_X13_Y30_N9
\datapath|riscv_regfile|data~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~432feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~432_q\);

-- Location: FF_X11_Y33_N1
\datapath|riscv_regfile|data~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~464_q\);

-- Location: FF_X12_Y30_N19
\datapath|riscv_regfile|data~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~496_q\);

-- Location: FF_X12_Y33_N29
\datapath|riscv_regfile|data~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~368_q\);

-- Location: MLABCELL_X12_Y32_N22
\datapath|riscv_regfile|data~304feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~304feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~304feeder_combout\);

-- Location: FF_X12_Y32_N23
\datapath|riscv_regfile|data~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~304feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~304_q\);

-- Location: FF_X12_Y33_N37
\datapath|riscv_regfile|data~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~336_q\);

-- Location: FF_X12_Y33_N17
\datapath|riscv_regfile|data~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~272_q\);

-- Location: MLABCELL_X12_Y33_N38
\datapath|riscv_regfile|data~1428\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1428_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~272_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~304_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~336_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~368_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~368_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~304_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~336_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~272_q\,
	combout => \datapath|riscv_regfile|data~1428_combout\);

-- Location: FF_X11_Y33_N37
\datapath|riscv_regfile|data~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~400_q\);

-- Location: LABCELL_X11_Y33_N34
\datapath|riscv_regfile|data~1432\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1432_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1428_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1428_combout\ & 
-- ((\datapath|riscv_regfile|data~400_q\))) # (\datapath|riscv_regfile|data~1428_combout\ & (\datapath|riscv_regfile|data~432_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1428_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1428_combout\ & (\datapath|riscv_regfile|data~464_q\)) # (\datapath|riscv_regfile|data~1428_combout\ & 
-- ((\datapath|riscv_regfile|data~496_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~432_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~464_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~496_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1428_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~400_q\,
	combout => \datapath|riscv_regfile|data~1432_combout\);

-- Location: FF_X19_Y35_N11
\datapath|riscv_regfile|data~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~944_q\);

-- Location: FF_X19_Y35_N13
\datapath|riscv_regfile|data~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~976_q\);

-- Location: LABCELL_X16_Y27_N36
\datapath|riscv_regfile|data~1008feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1008feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~1008feeder_combout\);

-- Location: FF_X16_Y27_N37
\datapath|riscv_regfile|data~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1008feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1008_q\);

-- Location: LABCELL_X19_Y27_N0
\datapath|riscv_regfile|data~880feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~880feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~880feeder_combout\);

-- Location: FF_X19_Y27_N1
\datapath|riscv_regfile|data~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~880feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~880_q\);

-- Location: LABCELL_X22_Y34_N14
\datapath|riscv_regfile|data~816feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~816feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~816feeder_combout\);

-- Location: FF_X22_Y34_N15
\datapath|riscv_regfile|data~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~816feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~816_q\);

-- Location: FF_X21_Y31_N5
\datapath|riscv_regfile|data~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~848_q\);

-- Location: FF_X21_Y31_N19
\datapath|riscv_regfile|data~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[16]~24_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~784_q\);

-- Location: MLABCELL_X21_Y31_N16
\datapath|riscv_regfile|data~1444\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1444_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~784_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~816_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~848_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~880_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~880_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~816_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~848_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~784_q\,
	combout => \datapath|riscv_regfile|data~1444_combout\);

-- Location: MLABCELL_X15_Y35_N10
\datapath|riscv_regfile|data~912feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~912feeder_combout\ = ( \datapath|regfilemux|f[16]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[16]~24_combout\,
	combout => \datapath|riscv_regfile|data~912feeder_combout\);

-- Location: FF_X15_Y35_N11
\datapath|riscv_regfile|data~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~912feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~912_q\);

-- Location: MLABCELL_X15_Y35_N14
\datapath|riscv_regfile|data~1448\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1448_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1444_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1444_combout\ & 
-- ((\datapath|riscv_regfile|data~912_q\))) # (\datapath|riscv_regfile|data~1444_combout\ & (\datapath|riscv_regfile|data~944_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1444_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1444_combout\ & (\datapath|riscv_regfile|data~976_q\)) # (\datapath|riscv_regfile|data~1444_combout\ & ((\datapath|riscv_regfile|data~1008_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~944_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~976_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1008_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1444_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~912_q\,
	combout => \datapath|riscv_regfile|data~1448_combout\);

-- Location: MLABCELL_X15_Y33_N16
\datapath|riscv_regfile|data~1452\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1452_combout\ = ( \datapath|riscv_regfile|data~1432_combout\ & ( \datapath|riscv_regfile|data~1448_combout\ & ( ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1424_combout\)) # (\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1440_combout\)))) # (\datapath|riscv_ir|data\(18)) ) ) ) # ( !\datapath|riscv_regfile|data~1432_combout\ & ( \datapath|riscv_regfile|data~1448_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1424_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1440_combout\))))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) ) ) ) # ( \datapath|riscv_regfile|data~1432_combout\ & ( 
-- !\datapath|riscv_regfile|data~1448_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1424_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1440_combout\))))) # 
-- (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) ) ) ) # ( !\datapath|riscv_regfile|data~1432_combout\ & ( !\datapath|riscv_regfile|data~1448_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1424_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1440_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1424_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1440_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1432_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1448_combout\,
	combout => \datapath|riscv_regfile|data~1452_combout\);

-- Location: MLABCELL_X15_Y33_N0
\datapath|alumux1|f[16]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[16]~16_combout\ = ( \datapath|pc|data\(16) & ( \datapath|riscv_regfile|data~1452_combout\ & ( (!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|pc|data\(16) & ( 
-- \datapath|riscv_regfile|data~1452_combout\ & ( (\control|Selector0~1_combout\ & \datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( \datapath|pc|data\(16) & ( !\datapath|riscv_regfile|data~1452_combout\ & ( !\control|Selector0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|pc|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1452_combout\,
	combout => \datapath|alumux1|f[16]~16_combout\);

-- Location: MLABCELL_X18_Y29_N14
\datapath|riscv_ALU|ShiftRight0~52\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~52_combout\ = ( \datapath|alumux1|f[18]~29_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[16]~16_combout\) ) ) # ( !\datapath|alumux1|f[18]~29_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[16]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[16]~16_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~52_combout\);

-- Location: LABCELL_X19_Y36_N28
\datapath|riscv_ALU|ShiftRight0~51\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~51_combout\ = ( \datapath|alumux1|f[15]~10_combout\ & ( (\datapath|alumux1|f[17]~30_combout\) # (\datapath|alumux2|f[1]~6_combout\) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[17]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~51_combout\);

-- Location: MLABCELL_X18_Y29_N22
\datapath|riscv_ALU|ShiftLeft0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~41_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( ((\datapath|alumux2|f[0]~5_combout\) # (\datapath|riscv_ALU|ShiftRight0~52_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|alumux2|f[0]~5_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight0~52_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( ((\datapath|riscv_ALU|ShiftRight0~52_combout\ & !\datapath|alumux2|f[0]~5_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight0~52_combout\ & 
-- !\datapath|alumux2|f[0]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110011001100001100110011000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~51_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~41_combout\);

-- Location: MLABCELL_X15_Y32_N16
\datapath|riscv_ALU|ShiftLeft0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~49_combout\ = ( \datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[22]~25_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[19]~31_combout\)))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[22]~25_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[19]~31_combout\))) ) ) ) # ( \datapath|alumux1|f[20]~28_combout\ & ( 
-- !\datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[22]~25_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[19]~31_combout\)))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( !\datapath|alumux1|f[21]~27_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[22]~25_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[19]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	datad => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	datae => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~49_combout\);

-- Location: MLABCELL_X21_Y32_N18
\datapath|riscv_ALU|ShiftLeft0~50\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~50_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( (\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftLeft0~49_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- (\datapath|riscv_ALU|ShiftLeft0~49_combout\ & !\datapath|alumux2|f[3]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~49_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~50_combout\);

-- Location: MLABCELL_X18_Y32_N10
\datapath|riscv_ALU|Add1~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~85_sumout\ = SUM(( (!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(20)))))) ) + ( \datapath|alumux1|f[20]~28_combout\ ) + ( \datapath|riscv_ALU|Add1~82\ ))
-- \datapath|riscv_ALU|Add1~86\ = CARRY(( (!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(20)))))) ) + ( \datapath|alumux1|f[20]~28_combout\ ) + ( \datapath|riscv_ALU|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(20),
	dataf => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	cin => \datapath|riscv_ALU|Add1~82\,
	sumout => \datapath|riscv_ALU|Add1~85_sumout\,
	cout => \datapath|riscv_ALU|Add1~86\);

-- Location: MLABCELL_X18_Y32_N12
\datapath|riscv_ALU|Add1~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~89_sumout\ = SUM(( \datapath|alumux1|f[21]~27_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(21)))))) ) + ( \datapath|riscv_ALU|Add1~86\ ))
-- \datapath|riscv_ALU|Add1~90\ = CARRY(( \datapath|alumux1|f[21]~27_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(21)))))) ) + ( \datapath|riscv_ALU|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(21),
	cin => \datapath|riscv_ALU|Add1~86\,
	sumout => \datapath|riscv_ALU|Add1~89_sumout\,
	cout => \datapath|riscv_ALU|Add1~90\);

-- Location: MLABCELL_X18_Y32_N14
\datapath|riscv_ALU|Add1~93\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~93_sumout\ = SUM(( \datapath|alumux1|f[22]~25_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(22)))))) ) + ( \datapath|riscv_ALU|Add1~90\ ))
-- \datapath|riscv_ALU|Add1~94\ = CARRY(( \datapath|alumux1|f[22]~25_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(22)))))) ) + ( \datapath|riscv_ALU|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(22),
	cin => \datapath|riscv_ALU|Add1~90\,
	sumout => \datapath|riscv_ALU|Add1~93_sumout\,
	cout => \datapath|riscv_ALU|Add1~94\);

-- Location: MLABCELL_X18_Y29_N18
\datapath|riscv_ALU|Selector9~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~50_combout\ & ( \datapath|riscv_ALU|Add1~93_sumout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\) # ((!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~16_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~41_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~50_combout\ & ( \datapath|riscv_ALU|Add1~93_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~16_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~41_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~50_combout\ & ( !\datapath|riscv_ALU|Add1~93_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~16_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~41_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~50_combout\ & ( 
-- !\datapath|riscv_ALU|Add1~93_sumout\ & ( (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~16_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~41_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~16_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~50_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~93_sumout\,
	combout => \datapath|riscv_ALU|Selector9~0_combout\);

-- Location: LABCELL_X19_Y32_N2
\datapath|riscv_ALU|Add0~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~85_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(21)))))) ) + ( \datapath|alumux1|f[21]~27_combout\ ) + ( \datapath|riscv_ALU|Add0~82\ ))
-- \datapath|riscv_ALU|Add0~86\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(21)))))) ) + ( \datapath|alumux1|f[21]~27_combout\ ) + ( \datapath|riscv_ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(21),
	dataf => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	cin => \datapath|riscv_ALU|Add0~82\,
	sumout => \datapath|riscv_ALU|Add0~85_sumout\,
	cout => \datapath|riscv_ALU|Add0~86\);

-- Location: LABCELL_X19_Y32_N4
\datapath|riscv_ALU|Add0~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~89_sumout\ = SUM(( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(22)))))) ) + ( \datapath|alumux1|f[22]~25_combout\ ) + ( \datapath|riscv_ALU|Add0~86\ ))
-- \datapath|riscv_ALU|Add0~90\ = CARRY(( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(22)))))) ) + ( \datapath|alumux1|f[22]~25_combout\ ) + ( \datapath|riscv_ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(22),
	dataf => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	cin => \datapath|riscv_ALU|Add0~86\,
	sumout => \datapath|riscv_ALU|Add0~89_sumout\,
	cout => \datapath|riscv_ALU|Add0~90\);

-- Location: MLABCELL_X18_Y29_N28
\datapath|riscv_ALU|Selector9~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~1_combout\ = ( \datapath|riscv_ALU|Selector9~0_combout\ & ( \datapath|riscv_ALU|Add0~89_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~37_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~0_combout\ & ( \datapath|riscv_ALU|Add0~89_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~37_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( \datapath|riscv_ALU|Selector9~0_combout\ & ( !\datapath|riscv_ALU|Add0~89_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~37_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~0_combout\ & ( !\datapath|riscv_ALU|Add0~89_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~37_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~37_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector9~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~89_sumout\,
	combout => \datapath|riscv_ALU|Selector9~1_combout\);

-- Location: MLABCELL_X18_Y29_N0
\datapath|regfilemux|f[22]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[22]~17_combout\ = ( \datapath|riscv_ALU|Selector9~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((!\datapath|riscv_ALU|Selector9~3_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[22]~16_combout\) ) 
-- ) # ( !\datapath|riscv_ALU|Selector9~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & (!\datapath|riscv_ALU|Selector9~3_combout\ & !\control|aluop[2]~1_combout\))) # (\datapath|regfilemux|f[22]~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011011100110011001101110011011101110111001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[22]~16_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector9~3_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector9~1_combout\,
	combout => \datapath|regfilemux|f[22]~17_combout\);

-- Location: FF_X18_Y35_N21
\datapath|riscv_regfile|data~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~374_q\);

-- Location: FF_X16_Y34_N39
\datapath|riscv_regfile|data~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~342_q\);

-- Location: MLABCELL_X12_Y32_N28
\datapath|riscv_regfile|data~310feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~310feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~310feeder_combout\);

-- Location: FF_X12_Y32_N29
\datapath|riscv_regfile|data~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~310feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~310_q\);

-- Location: FF_X16_Y34_N23
\datapath|riscv_regfile|data~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~278_q\);

-- Location: LABCELL_X16_Y34_N20
\datapath|riscv_regfile|data~1296\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1296_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~278_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~310_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~342_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~374_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~374_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~342_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~310_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~278_q\,
	combout => \datapath|riscv_regfile|data~1296_combout\);

-- Location: LABCELL_X13_Y30_N38
\datapath|riscv_regfile|data~502feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~502feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~502feeder_combout\);

-- Location: FF_X13_Y30_N39
\datapath|riscv_regfile|data~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~502feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~502_q\);

-- Location: FF_X16_Y34_N25
\datapath|riscv_regfile|data~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~470_q\);

-- Location: LABCELL_X13_Y30_N24
\datapath|riscv_regfile|data~438feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~438feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~438feeder_combout\);

-- Location: FF_X13_Y30_N25
\datapath|riscv_regfile|data~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~438feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~438_q\);

-- Location: FF_X15_Y31_N5
\datapath|riscv_regfile|data~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~406_q\);

-- Location: LABCELL_X16_Y34_N26
\datapath|riscv_regfile|data~1300\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1300_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_regfile|data~1296_combout\ & (((\datapath|riscv_regfile|data~406_q\ & ((\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_regfile|data~1296_combout\ & 
-- ((((!\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~438_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_regfile|data~1296_combout\ & (((\datapath|riscv_regfile|data~470_q\ & ((\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_regfile|data~1296_combout\ & ((((!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~502_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1296_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_data~502_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~470_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~438_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~406_q\,
	combout => \datapath|riscv_regfile|data~1300_combout\);

-- Location: FF_X18_Y32_N33
\datapath|riscv_regfile|data~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~694_q\);

-- Location: LABCELL_X19_Y27_N26
\datapath|riscv_regfile|data~758feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~758feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~758feeder_combout\);

-- Location: FF_X19_Y27_N27
\datapath|riscv_regfile|data~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~758feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~758_q\);

-- Location: FF_X18_Y30_N9
\datapath|riscv_regfile|data~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~726_q\);

-- Location: LABCELL_X13_Y31_N0
\datapath|riscv_regfile|data~630feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~630feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~630feeder_combout\);

-- Location: FF_X13_Y31_N1
\datapath|riscv_regfile|data~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~630feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~630_q\);

-- Location: FF_X18_Y27_N29
\datapath|riscv_regfile|data~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~566_q\);

-- Location: FF_X18_Y30_N5
\datapath|riscv_regfile|data~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~598_q\);

-- Location: FF_X18_Y30_N7
\datapath|riscv_regfile|data~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~534_q\);

-- Location: MLABCELL_X18_Y30_N6
\datapath|riscv_regfile|data~1304\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1304_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~534_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~566_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~598_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~630_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~630_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~566_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~598_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~534_q\,
	combout => \datapath|riscv_regfile|data~1304_combout\);

-- Location: LABCELL_X13_Y29_N4
\datapath|riscv_regfile|data~662feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~662feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~662feeder_combout\);

-- Location: FF_X13_Y29_N5
\datapath|riscv_regfile|data~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~662feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~662_q\);

-- Location: MLABCELL_X18_Y30_N10
\datapath|riscv_regfile|data~1308\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1308_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1304_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1304_combout\ & 
-- ((\datapath|riscv_regfile|data~662_q\))) # (\datapath|riscv_regfile|data~1304_combout\ & (\datapath|riscv_regfile|data~694_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1304_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1304_combout\ & ((\datapath|riscv_regfile|data~726_q\))) # (\datapath|riscv_regfile|data~1304_combout\ & (\datapath|riscv_regfile|data~758_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~694_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~758_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~726_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1304_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~662_q\,
	combout => \datapath|riscv_regfile|data~1308_combout\);

-- Location: LABCELL_X13_Y29_N26
\datapath|riscv_regfile|data~182feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~182feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~182feeder_combout\);

-- Location: FF_X13_Y29_N27
\datapath|riscv_regfile|data~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~182feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~182_q\);

-- Location: FF_X21_Y30_N17
\datapath|riscv_regfile|data~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~214_q\);

-- Location: FF_X22_Y30_N27
\datapath|riscv_regfile|data~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~118_q\);

-- Location: FF_X22_Y30_N17
\datapath|riscv_regfile|data~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~86_q\);

-- Location: FF_X27_Y32_N31
\datapath|riscv_regfile|data~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~54_q\);

-- Location: FF_X22_Y30_N31
\datapath|riscv_regfile|data~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~22_q\);

-- Location: LABCELL_X22_Y30_N18
\datapath|riscv_regfile|data~1288\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1288_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~22_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~54_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~86_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~118_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~118_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~86_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~54_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~22_q\,
	combout => \datapath|riscv_regfile|data~1288_combout\);

-- Location: FF_X15_Y32_N3
\datapath|riscv_regfile|data~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~246_q\);

-- Location: MLABCELL_X21_Y30_N2
\datapath|riscv_regfile|data~150feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~150feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~150feeder_combout\);

-- Location: FF_X21_Y30_N3
\datapath|riscv_regfile|data~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~150feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~150_q\);

-- Location: MLABCELL_X21_Y30_N18
\datapath|riscv_regfile|data~1292\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1292_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1288_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1288_combout\ & 
-- (((\datapath|riscv_regfile|data~150_q\)))) # (\datapath|riscv_regfile|data~1288_combout\ & (\datapath|riscv_regfile|data~182_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1288_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1288_combout\ & (\datapath|riscv_regfile|data~214_q\)) # (\datapath|riscv_regfile|data~1288_combout\ & 
-- ((\datapath|riscv_regfile|data~246_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~182_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~214_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1288_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~246_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~150_q\,
	combout => \datapath|riscv_regfile|data~1292_combout\);

-- Location: FF_X18_Y29_N21
\datapath|riscv_regfile|data~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1014_q\);

-- Location: FF_X18_Y29_N5
\datapath|riscv_regfile|data~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~982_q\);

-- Location: FF_X18_Y29_N3
\datapath|riscv_regfile|data~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~886_q\);

-- Location: FF_X22_Y29_N1
\datapath|riscv_regfile|data~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~854_q\);

-- Location: MLABCELL_X12_Y29_N10
\datapath|riscv_regfile|data~822feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~822feeder_combout\ = ( \datapath|regfilemux|f[22]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[22]~17_combout\,
	combout => \datapath|riscv_regfile|data~822feeder_combout\);

-- Location: FF_X12_Y29_N11
\datapath|riscv_regfile|data~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~822feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~822_q\);

-- Location: FF_X22_Y29_N3
\datapath|riscv_regfile|data~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~790_q\);

-- Location: LABCELL_X22_Y29_N2
\datapath|riscv_regfile|data~1312\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1312_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~790_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~822_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~854_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~886_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~886_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~854_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~822_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~790_q\,
	combout => \datapath|riscv_regfile|data~1312_combout\);

-- Location: FF_X18_Y35_N1
\datapath|riscv_regfile|data~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~950_q\);

-- Location: FF_X22_Y29_N7
\datapath|riscv_regfile|data~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[22]~17_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~918_q\);

-- Location: LABCELL_X22_Y29_N4
\datapath|riscv_regfile|data~1316\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1316_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1312_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1312_combout\ & 
-- (\datapath|riscv_regfile|data~918_q\)) # (\datapath|riscv_regfile|data~1312_combout\ & ((\datapath|riscv_regfile|data~950_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1312_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1312_combout\ & (((\datapath|riscv_regfile|data~982_q\)))) # (\datapath|riscv_regfile|data~1312_combout\ & 
-- (\datapath|riscv_regfile|data~1014_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1014_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~982_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1312_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~950_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~918_q\,
	combout => \datapath|riscv_regfile|data~1316_combout\);

-- Location: LABCELL_X16_Y34_N12
\datapath|riscv_regfile|data~1320\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1320_combout\ = ( \datapath|riscv_regfile|data~1292_combout\ & ( \datapath|riscv_regfile|data~1316_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # 
-- ((\datapath|riscv_regfile|data~1308_combout\)))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1300_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( !\datapath|riscv_regfile|data~1292_combout\ & ( 
-- \datapath|riscv_regfile|data~1316_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1308_combout\)))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1300_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) ) ) ) # ( \datapath|riscv_regfile|data~1292_combout\ & ( !\datapath|riscv_regfile|data~1316_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1308_combout\)))) 
-- # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1300_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1292_combout\ & ( !\datapath|riscv_regfile|data~1316_combout\ & ( (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1308_combout\)))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1300_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1300_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1308_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1292_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1316_combout\,
	combout => \datapath|riscv_regfile|data~1320_combout\);

-- Location: LABCELL_X16_Y34_N36
\datapath|alumux1|f[22]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[22]~25_combout\ = ( \datapath|riscv_regfile|data~1320_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(22)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1320_combout\ & ( (\datapath|pc|data\(22) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110101010100001111000000000000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(22),
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1320_combout\,
	combout => \datapath|alumux1|f[22]~25_combout\);

-- Location: MLABCELL_X15_Y31_N16
\datapath|riscv_ALU|ShiftRight1~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~24_combout\ = ( \datapath|alumux1|f[24]~24_combout\ & ( \datapath|alumux1|f[25]~23_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[22]~25_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[23]~26_combout\))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[24]~24_combout\ & ( \datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[22]~25_combout\ & 
-- !\datapath|alumux2|f[1]~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\)) # (\datapath|alumux1|f[23]~26_combout\))) ) ) ) # ( \datapath|alumux1|f[24]~24_combout\ & ( !\datapath|alumux1|f[25]~23_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[22]~25_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[23]~26_combout\ & ((!\datapath|alumux2|f[1]~6_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[24]~24_combout\ & ( !\datapath|alumux1|f[25]~23_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[22]~25_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[23]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~24_combout\);

-- Location: LABCELL_X19_Y29_N32
\datapath|riscv_ALU|ShiftRight0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~37_combout\ = ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~25_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight0~25_combout\)) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~37_combout\);

-- Location: LABCELL_X19_Y29_N20
\datapath|riscv_ALU|Selector25~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector25~2_combout\ = ( \datapath|riscv_ALU|ShiftRight0~37_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # ((\datapath|riscv_ALU|Add1~29_sumout\)))) # 
-- (\datapath|riscv_ALU|Selector30~5_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~16_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~37_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & 
-- (\datapath|riscv_ALU|Selector30~4_combout\ & (\datapath|riscv_ALU|Add1~29_sumout\))) # (\datapath|riscv_ALU|Selector30~5_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~29_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~37_combout\,
	combout => \datapath|riscv_ALU|Selector25~2_combout\);

-- Location: LABCELL_X19_Y34_N2
\datapath|riscv_ALU|ShiftRight1~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~20_combout\ = ( \datapath|alumux1|f[7]~14_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[9]~3_combout\) ) ) # ( !\datapath|alumux1|f[7]~14_combout\ & ( (\datapath|alumux1|f[9]~3_combout\ & 
-- \datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~20_combout\);

-- Location: LABCELL_X19_Y29_N8
\datapath|riscv_ALU|ShiftRight1~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~21_combout\ = ( \datapath|riscv_ALU|ShiftRight1~20_combout\ & ( ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[6]~12_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[8]~1_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~20_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[6]~12_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[8]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111111111110010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	datac => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~21_combout\);

-- Location: LABCELL_X19_Y29_N2
\datapath|riscv_ALU|Selector25~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector25~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~21_combout\ & ( \datapath|riscv_ALU|ShiftRight1~18_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # ((!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~19_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~25_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~21_combout\ & ( \datapath|riscv_ALU|ShiftRight1~18_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|alumux2|f[3]~3_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~19_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~25_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~18_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((!\datapath|alumux2|f[3]~3_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~19_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~25_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~18_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~19_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight1~25_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~19_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~21_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~18_combout\,
	combout => \datapath|riscv_ALU|Selector25~0_combout\);

-- Location: LABCELL_X19_Y34_N30
\datapath|riscv_ALU|Add0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~21_sumout\ = SUM(( (\datapath|riscv_ir|data\(25) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[5]~15_combout\ ) + ( \datapath|riscv_ALU|Add0~18\ ))
-- \datapath|riscv_ALU|Add0~22\ = CARRY(( (\datapath|riscv_ir|data\(25) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[5]~15_combout\ ) + ( \datapath|riscv_ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	cin => \datapath|riscv_ALU|Add0~18\,
	sumout => \datapath|riscv_ALU|Add0~21_sumout\,
	cout => \datapath|riscv_ALU|Add0~22\);

-- Location: LABCELL_X19_Y34_N32
\datapath|riscv_ALU|Add0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~25_sumout\ = SUM(( \datapath|alumux1|f[6]~12_combout\ ) + ( (\datapath|riscv_ir|data\(26) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~22\ ))
-- \datapath|riscv_ALU|Add0~26\ = CARRY(( \datapath|alumux1|f[6]~12_combout\ ) + ( (\datapath|riscv_ir|data\(26) & (((!\control|state.s_auipc~q\) # (\control|state.s_SW_calc_addr~q\)) # (\control|state.s_BR~q\))) ) + ( \datapath|riscv_ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_BR~q\,
	datab => \control|ALT_INV_state.s_auipc~q\,
	datac => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datad => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(26),
	cin => \datapath|riscv_ALU|Add0~22\,
	sumout => \datapath|riscv_ALU|Add0~25_sumout\,
	cout => \datapath|riscv_ALU|Add0~26\);

-- Location: LABCELL_X25_Y29_N0
\datapath|alumux2|f[6]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[6]~11_combout\ = ( \datapath|riscv_ir|data\(26) & ( (!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(26),
	combout => \datapath|alumux2|f[6]~11_combout\);

-- Location: LABCELL_X19_Y29_N38
\datapath|riscv_ALU|Selector25~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector25~1_combout\ = ( \control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~40_combout\ & ( (!\control|Selector0~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~34_combout\)))) # (\control|Selector0~3_combout\ & 
-- (\datapath|alumux1|f[6]~12_combout\ & ((\datapath|alumux2|f[6]~11_combout\)))) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~40_combout\ & ( (!\datapath|alumux1|f[6]~12_combout\ & ((\datapath|alumux2|f[6]~11_combout\))) # 
-- (\datapath|alumux1|f[6]~12_combout\ & ((!\datapath|alumux2|f[6]~11_combout\) # (\control|Selector0~3_combout\))) ) ) ) # ( \control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~40_combout\ & ( (\control|Selector0~3_combout\ & 
-- (\datapath|alumux1|f[6]~12_combout\ & \datapath|alumux2|f[6]~11_combout\)) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~40_combout\ & ( (!\datapath|alumux1|f[6]~12_combout\ & ((\datapath|alumux2|f[6]~11_combout\))) # 
-- (\datapath|alumux1|f[6]~12_combout\ & ((!\datapath|alumux2|f[6]~11_combout\) # (\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111011101000000000001000100110011110111011010000010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datab => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\,
	datad => \datapath|alumux2|ALT_INV_f[6]~11_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~40_combout\,
	combout => \datapath|riscv_ALU|Selector25~1_combout\);

-- Location: LABCELL_X19_Y29_N16
\datapath|riscv_ALU|Selector25~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector25~3_combout\ = ( \datapath|riscv_ALU|Add0~25_sumout\ & ( \datapath|riscv_ALU|Selector25~1_combout\ & ( ((!\datapath|riscv_ALU|Selector30~9_combout\ & ((\datapath|riscv_ALU|Selector25~0_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector25~2_combout\))) # (\datapath|riscv_ALU|Selector30~8_combout\) ) ) ) # ( !\datapath|riscv_ALU|Add0~25_sumout\ & ( \datapath|riscv_ALU|Selector25~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector25~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (\datapath|riscv_ALU|Selector25~2_combout\))) ) ) ) # ( \datapath|riscv_ALU|Add0~25_sumout\ & ( !\datapath|riscv_ALU|Selector25~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & 
-- ((\datapath|riscv_ALU|Selector25~0_combout\)))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector25~2_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~25_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector25~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\ & ((\datapath|riscv_ALU|Selector25~0_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- (\datapath|riscv_ALU|Selector25~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector25~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector25~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~25_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector25~1_combout\,
	combout => \datapath|riscv_ALU|Selector25~3_combout\);

-- Location: LABCELL_X19_Y29_N12
\datapath|regfilemux|f[6]~44\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[6]~44_combout\ = ( \control|state.s_ldr2~q\ & ( \datapath|riscv_ALU|Selector25~3_combout\ & ( \datapath|riscv_MDR|data\(6) ) ) ) # ( !\control|state.s_ldr2~q\ & ( \datapath|riscv_ALU|Selector25~3_combout\ & ( 
-- (!\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_LUI~q\ & (\datapath|riscv_MDR|data\(6) & !\control|cmpmux_sel~0_combout\)) ) ) ) # ( \control|state.s_ldr2~q\ & ( !\datapath|riscv_ALU|Selector25~3_combout\ & ( 
-- \datapath|riscv_MDR|data\(6) ) ) ) # ( !\control|state.s_ldr2~q\ & ( !\datapath|riscv_ALU|Selector25~3_combout\ & ( (\control|state.s_LUI~q\ & (\datapath|riscv_MDR|data\(6) & !\control|cmpmux_sel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000001100110011001100011010000110100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_MDR|ALT_INV_data\(6),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector25~3_combout\,
	combout => \datapath|regfilemux|f[6]~44_combout\);

-- Location: MLABCELL_X21_Y26_N26
\datapath|riscv_regfile|data~998feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~998feeder_combout\ = ( \datapath|regfilemux|f[6]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44_combout\,
	combout => \datapath|riscv_regfile|data~998feeder_combout\);

-- Location: FF_X21_Y26_N27
\datapath|riscv_regfile|data~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~998feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~998_q\);

-- Location: LABCELL_X19_Y29_N14
\datapath|regfilemux|f[6]~44DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[6]~44DUPLICATE_combout\ = ( \control|state.s_ldr2~q\ & ( \datapath|riscv_ALU|Selector25~3_combout\ & ( \datapath|riscv_MDR|data\(6) ) ) ) # ( !\control|state.s_ldr2~q\ & ( \datapath|riscv_ALU|Selector25~3_combout\ & ( 
-- (!\control|state.s_LUI~q\ & ((\control|cmpmux_sel~0_combout\))) # (\control|state.s_LUI~q\ & (\datapath|riscv_MDR|data\(6) & !\control|cmpmux_sel~0_combout\)) ) ) ) # ( \control|state.s_ldr2~q\ & ( !\datapath|riscv_ALU|Selector25~3_combout\ & ( 
-- \datapath|riscv_MDR|data\(6) ) ) ) # ( !\control|state.s_ldr2~q\ & ( !\datapath|riscv_ALU|Selector25~3_combout\ & ( (\control|state.s_LUI~q\ & (\datapath|riscv_MDR|data\(6) & !\control|cmpmux_sel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000001100110011001100010001101010100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \datapath|riscv_MDR|ALT_INV_data\(6),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector25~3_combout\,
	combout => \datapath|regfilemux|f[6]~44DUPLICATE_combout\);

-- Location: MLABCELL_X29_Y31_N6
\datapath|riscv_regfile|data~934feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~934feeder_combout\ = ( \datapath|regfilemux|f[6]~44DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~934feeder_combout\);

-- Location: FF_X29_Y31_N7
\datapath|riscv_regfile|data~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~934feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~934_q\);

-- Location: FF_X19_Y29_N27
\datapath|riscv_regfile|data~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~966_q\);

-- Location: MLABCELL_X21_Y28_N16
\datapath|riscv_regfile|data~806feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~806feeder_combout\ = ( \datapath|regfilemux|f[6]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44_combout\,
	combout => \datapath|riscv_regfile|data~806feeder_combout\);

-- Location: FF_X21_Y28_N17
\datapath|riscv_regfile|data~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~806feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~806_q\);

-- Location: LABCELL_X27_Y30_N34
\datapath|riscv_regfile|data~870feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~870feeder_combout\ = ( \datapath|regfilemux|f[6]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44_combout\,
	combout => \datapath|riscv_regfile|data~870feeder_combout\);

-- Location: FF_X27_Y30_N35
\datapath|riscv_regfile|data~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~870feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~870_q\);

-- Location: FF_X22_Y29_N29
\datapath|riscv_regfile|data~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~838_q\);

-- Location: FF_X22_Y29_N31
\datapath|riscv_regfile|data~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~774_q\);

-- Location: LABCELL_X22_Y29_N30
\datapath|riscv_regfile|data~1972\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1972_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~774_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~806_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~838_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~870_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~806_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~870_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~838_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~774_q\,
	combout => \datapath|riscv_regfile|data~1972_combout\);

-- Location: FF_X22_Y29_N19
\datapath|riscv_regfile|data~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~902_q\);

-- Location: LABCELL_X22_Y29_N16
\datapath|riscv_regfile|data~1976\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1976_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1972_combout\ & (((\datapath|riscv_regfile|data~902_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1972_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~934_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1972_combout\ & (((\datapath|riscv_regfile|data~966_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1972_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~998_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~998_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~934_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~966_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1972_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~902_q\,
	combout => \datapath|riscv_regfile|data~1976_combout\);

-- Location: FF_X22_Y27_N31
\datapath|riscv_regfile|data~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~422_q\);

-- Location: MLABCELL_X29_Y29_N28
\datapath|riscv_regfile|data~486feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~486feeder_combout\ = ( \datapath|regfilemux|f[6]~44DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~486feeder_combout\);

-- Location: FF_X29_Y29_N29
\datapath|riscv_regfile|data~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~486feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~486_q\);

-- Location: FF_X24_Y29_N25
\datapath|riscv_regfile|data~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~454_q\);

-- Location: LABCELL_X27_Y28_N26
\datapath|riscv_regfile|data~358feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~358feeder_combout\ = ( \datapath|regfilemux|f[6]~44DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~358feeder_combout\);

-- Location: FF_X27_Y28_N27
\datapath|riscv_regfile|data~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~358feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~358_q\);

-- Location: FF_X26_Y29_N7
\datapath|riscv_regfile|data~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~294_q\);

-- Location: FF_X24_Y29_N37
\datapath|riscv_regfile|data~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~326_q\);

-- Location: FF_X26_Y29_N17
\datapath|riscv_regfile|data~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~262_q\);

-- Location: MLABCELL_X24_Y29_N38
\datapath|riscv_regfile|data~1956\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1956_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~262_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~294_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~326_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~358_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~358_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~294_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~326_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~262_q\,
	combout => \datapath|riscv_regfile|data~1956_combout\);

-- Location: FF_X22_Y27_N27
\datapath|riscv_regfile|data~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~390_q\);

-- Location: MLABCELL_X24_Y29_N26
\datapath|riscv_regfile|data~1960\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1960_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1956_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1956_combout\ & 
-- ((\datapath|riscv_regfile|data~390_q\))) # (\datapath|riscv_regfile|data~1956_combout\ & (\datapath|riscv_regfile|data~422_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1956_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1956_combout\ & ((\datapath|riscv_regfile|data~454_q\))) # (\datapath|riscv_regfile|data~1956_combout\ & (\datapath|riscv_regfile|data~486_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~422_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~486_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~454_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1956_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~390_q\,
	combout => \datapath|riscv_regfile|data~1960_combout\);

-- Location: FF_X24_Y27_N3
\datapath|riscv_regfile|data~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~742_q\);

-- Location: FF_X24_Y27_N5
\datapath|riscv_regfile|data~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~678_q\);

-- Location: FF_X24_Y28_N1
\datapath|riscv_regfile|data~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~710_q\);

-- Location: FF_X24_Y27_N29
\datapath|riscv_regfile|data~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~550_q\);

-- Location: MLABCELL_X21_Y26_N30
\datapath|riscv_regfile|data~614feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~614feeder_combout\ = ( \datapath|regfilemux|f[6]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44_combout\,
	combout => \datapath|riscv_regfile|data~614feeder_combout\);

-- Location: FF_X21_Y26_N31
\datapath|riscv_regfile|data~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~614feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~614_q\);

-- Location: FF_X24_Y28_N29
\datapath|riscv_regfile|data~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~582_q\);

-- Location: FF_X24_Y28_N31
\datapath|riscv_regfile|data~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~518_q\);

-- Location: MLABCELL_X24_Y28_N28
\datapath|riscv_regfile|data~1964\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1964_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~518_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~550_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~582_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~614_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~550_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~614_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~582_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~518_q\,
	combout => \datapath|riscv_regfile|data~1964_combout\);

-- Location: LABCELL_X25_Y29_N30
\datapath|riscv_regfile|data~646feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~646feeder_combout\ = ( \datapath|regfilemux|f[6]~44_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44_combout\,
	combout => \datapath|riscv_regfile|data~646feeder_combout\);

-- Location: FF_X25_Y29_N31
\datapath|riscv_regfile|data~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~646feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~646_q\);

-- Location: MLABCELL_X24_Y28_N2
\datapath|riscv_regfile|data~1968\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1968_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1964_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1964_combout\ & 
-- ((\datapath|riscv_regfile|data~646_q\))) # (\datapath|riscv_regfile|data~1964_combout\ & (\datapath|riscv_regfile|data~678_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1964_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1964_combout\ & ((\datapath|riscv_regfile|data~710_q\))) # (\datapath|riscv_regfile|data~1964_combout\ & (\datapath|riscv_regfile|data~742_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~742_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~678_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~710_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1964_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~646_q\,
	combout => \datapath|riscv_regfile|data~1968_combout\);

-- Location: FF_X22_Y27_N17
\datapath|riscv_regfile|data~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~230_q\);

-- Location: FF_X22_Y28_N13
\datapath|riscv_regfile|data~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~166_q\);

-- Location: FF_X24_Y29_N9
\datapath|riscv_regfile|data~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~198_q\);

-- Location: LABCELL_X25_Y27_N20
\datapath|riscv_regfile|data~102feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~102feeder_combout\ = ( \datapath|regfilemux|f[6]~44DUPLICATE_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[6]~44DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|data~102feeder_combout\);

-- Location: FF_X25_Y27_N21
\datapath|riscv_regfile|data~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~102feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~102_q\);

-- Location: FF_X21_Y27_N3
\datapath|riscv_regfile|data~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~38_q\);

-- Location: FF_X21_Y27_N25
\datapath|riscv_regfile|data~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~70_q\);

-- Location: FF_X21_Y27_N37
\datapath|riscv_regfile|data~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44DUPLICATE_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~6_q\);

-- Location: MLABCELL_X21_Y27_N12
\datapath|riscv_regfile|data~1948\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1948_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~6_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) 
-- # (\datapath|riscv_regfile|data~38_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~70_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~102_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~102_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~38_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~70_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~6_q\,
	combout => \datapath|riscv_regfile|data~1948_combout\);

-- Location: FF_X22_Y28_N37
\datapath|riscv_regfile|data~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[6]~44_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~134_q\);

-- Location: MLABCELL_X24_Y29_N10
\datapath|riscv_regfile|data~1952\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1952_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1948_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1948_combout\ & 
-- ((\datapath|riscv_regfile|data~134_q\))) # (\datapath|riscv_regfile|data~1948_combout\ & (\datapath|riscv_regfile|data~166_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1948_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1948_combout\ & ((\datapath|riscv_regfile|data~198_q\))) # (\datapath|riscv_regfile|data~1948_combout\ & (\datapath|riscv_regfile|data~230_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~230_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~166_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~198_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1948_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~134_q\,
	combout => \datapath|riscv_regfile|data~1952_combout\);

-- Location: MLABCELL_X24_Y29_N20
\datapath|riscv_regfile|data~1980\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1980_combout\ = ( \datapath|riscv_regfile|data~1968_combout\ & ( \datapath|riscv_regfile|data~1952_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1960_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1976_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1968_combout\ & ( \datapath|riscv_regfile|data~1952_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1960_combout\)))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1976_combout\))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1968_combout\ & ( !\datapath|riscv_regfile|data~1952_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1960_combout\)))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1976_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1968_combout\ & ( !\datapath|riscv_regfile|data~1952_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1960_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1976_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1976_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1960_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1968_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1952_combout\,
	combout => \datapath|riscv_regfile|data~1980_combout\);

-- Location: MLABCELL_X24_Y29_N0
\datapath|alumux1|f[6]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[6]~12_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1980_combout\ & ( (!\datapath|pc|data\(6)) # (\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1980_combout\ & ( (!\control|Selector0~1_combout\ & !\datapath|pc|data\(6)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1980_combout\ & ( (!\control|Selector0~1_combout\ & 
-- !\datapath|pc|data\(6)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1980_combout\ & ( (!\control|Selector0~1_combout\ & !\datapath|pc|data\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(6),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1980_combout\,
	combout => \datapath|alumux1|f[6]~12_combout\);

-- Location: MLABCELL_X18_Y33_N24
\datapath|riscv_ALU|Add1~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~33_sumout\ = SUM(( (!\datapath|riscv_ir|data\(27)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[7]~14_combout\ ) + ( \datapath|riscv_ALU|Add1~30\ ))
-- \datapath|riscv_ALU|Add1~34\ = CARRY(( (!\datapath|riscv_ir|data\(27)) # ((\control|state.s_auipc~q\ & (!\control|state.s_SW_calc_addr~q\ & !\control|state.s_BR~q\))) ) + ( \datapath|alumux1|f[7]~14_combout\ ) + ( \datapath|riscv_ALU|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_auipc~q\,
	datab => \control|ALT_INV_state.s_SW_calc_addr~q\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(27),
	dataf => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	cin => \datapath|riscv_ALU|Add1~30\,
	sumout => \datapath|riscv_ALU|Add1~33_sumout\,
	cout => \datapath|riscv_ALU|Add1~34\);

-- Location: LABCELL_X19_Y31_N28
\datapath|riscv_ALU|ShiftLeft0~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~19_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # (!\datapath|riscv_ALU|ShiftLeft0~17_combout\))) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~18_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & !\datapath|riscv_ALU|ShiftLeft0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~17_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~18_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~19_combout\);

-- Location: LABCELL_X22_Y31_N18
\datapath|riscv_ALU|Selector24~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector24~2_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & (((\datapath|riscv_ALU|Selector30~5_combout\)) # (\datapath|riscv_ALU|ShiftRight0~38_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~4_combout\ & (((\datapath|riscv_ALU|Add1~33_sumout\ & !\datapath|riscv_ALU|Selector30~5_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & 
-- ((!\datapath|riscv_ALU|Selector30~4_combout\ & (\datapath|riscv_ALU|ShiftRight0~38_combout\)) # (\datapath|riscv_ALU|Selector30~4_combout\ & ((\datapath|riscv_ALU|Add1~33_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110000000000100111101010100010011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~38_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~33_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~19_combout\,
	combout => \datapath|riscv_ALU|Selector24~2_combout\);

-- Location: LABCELL_X19_Y29_N6
\datapath|riscv_ALU|ShiftRight1~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~29_combout\ = ( \datapath|riscv_ALU|ShiftRight1~20_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[8]~1_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[10]~0_combout\))) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~20_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[8]~1_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[10]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~29_combout\);

-- Location: MLABCELL_X18_Y31_N20
\datapath|riscv_ALU|Selector24~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector24~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~27_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~31_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~29_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~27_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~31_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~27_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~31_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~27_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~31_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~27_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~29_combout\,
	combout => \datapath|riscv_ALU|Selector24~0_combout\);

-- Location: LABCELL_X22_Y31_N36
\datapath|riscv_ALU|Selector24~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector24~3_combout\ = ( \datapath|riscv_ALU|Selector24~2_combout\ & ( \datapath|riscv_ALU|Selector24~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # ((!\datapath|riscv_ALU|Selector30~9_combout\ & 
-- (\datapath|riscv_ALU|Selector24~1_combout\)) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((\datapath|riscv_ALU|Add0~29_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector24~2_combout\ & ( \datapath|riscv_ALU|Selector24~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Selector24~1_combout\)))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- ((\datapath|riscv_ALU|Add0~29_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector24~2_combout\ & ( !\datapath|riscv_ALU|Selector24~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (\datapath|riscv_ALU|Selector24~1_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~29_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector24~2_combout\ & ( 
-- !\datapath|riscv_ALU|Selector24~0_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector24~1_combout\)) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- ((\datapath|riscv_ALU|Add0~29_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector24~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~29_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector24~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector24~0_combout\,
	combout => \datapath|riscv_ALU|Selector24~3_combout\);

-- Location: LABCELL_X22_Y28_N4
\datapath|regfilemux|f[7]~46\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[7]~46_combout\ = ( \datapath|riscv_MDR|data\(7) & ( \datapath|riscv_ALU|Selector24~3_combout\ & ( (!\control|state.s_LUI~q\ $ (!\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\) ) ) ) # ( !\datapath|riscv_MDR|data\(7) & 
-- ( \datapath|riscv_ALU|Selector24~3_combout\ & ( (!\control|state.s_LUI~q\ & (!\control|state.s_ldr2~q\ & \control|cmpmux_sel~0_combout\)) ) ) ) # ( \datapath|riscv_MDR|data\(7) & ( !\datapath|riscv_ALU|Selector24~3_combout\ & ( ((\control|state.s_LUI~q\ & 
-- !\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000111100000000101000000101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_MDR|ALT_INV_data\(7),
	dataf => \datapath|riscv_ALU|ALT_INV_Selector24~3_combout\,
	combout => \datapath|regfilemux|f[7]~46_combout\);

-- Location: FF_X29_Y28_N27
\datapath|riscv_regfile|data~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~231_q\);

-- Location: LABCELL_X27_Y33_N30
\datapath|riscv_regfile|data~199feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~199feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~199feeder_combout\);

-- Location: FF_X27_Y33_N31
\datapath|riscv_regfile|data~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~199feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~199_q\);

-- Location: FF_X22_Y28_N23
\datapath|riscv_regfile|data~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~167_q\);

-- Location: MLABCELL_X26_Y34_N8
\datapath|riscv_regfile|data~39feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~39feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~39feeder_combout\);

-- Location: FF_X26_Y34_N9
\datapath|riscv_regfile|data~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~39feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~39_q\);

-- Location: FF_X26_Y34_N5
\datapath|riscv_regfile|data~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~71_q\);

-- Location: FF_X27_Y28_N29
\datapath|riscv_regfile|data~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~103_q\);

-- Location: MLABCELL_X26_Y34_N0
\datapath|riscv_regfile|data~7feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~7feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~7feeder_combout\);

-- Location: FF_X26_Y34_N1
\datapath|riscv_regfile|data~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~7feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~7_q\);

-- Location: MLABCELL_X26_Y34_N24
\datapath|riscv_regfile|data~2014\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2014_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~7_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~39_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~71_q\ & ((!\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~103_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~39_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~71_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~103_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~7_q\,
	combout => \datapath|riscv_regfile|data~2014_combout\);

-- Location: FF_X22_Y28_N31
\datapath|riscv_regfile|data~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~135_q\);

-- Location: LABCELL_X27_Y33_N18
\datapath|riscv_regfile|data~2018\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2018_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2014_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2014_combout\ & 
-- (\datapath|riscv_regfile|data~135_q\)) # (\datapath|riscv_regfile|data~2014_combout\ & ((\datapath|riscv_regfile|data~167_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2014_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2014_combout\ & ((\datapath|riscv_regfile|data~199_q\))) # (\datapath|riscv_regfile|data~2014_combout\ & 
-- (\datapath|riscv_regfile|data~231_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~231_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~199_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~167_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2014_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~135_q\,
	combout => \datapath|riscv_regfile|data~2018_combout\);

-- Location: MLABCELL_X26_Y28_N18
\datapath|riscv_regfile|data~999feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~999feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~999feeder_combout\);

-- Location: FF_X26_Y28_N19
\datapath|riscv_regfile|data~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~999feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~999_q\);

-- Location: FF_X22_Y28_N27
\datapath|riscv_regfile|data~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~967_q\);

-- Location: FF_X29_Y31_N35
\datapath|riscv_regfile|data~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~935_q\);

-- Location: MLABCELL_X29_Y33_N0
\datapath|riscv_regfile|data~871feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~871feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~871feeder_combout\);

-- Location: FF_X29_Y33_N1
\datapath|riscv_regfile|data~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~871feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~871_q\);

-- Location: MLABCELL_X29_Y29_N22
\datapath|riscv_regfile|data~807feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~807feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~807feeder_combout\);

-- Location: FF_X29_Y29_N23
\datapath|riscv_regfile|data~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~807feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~807_q\);

-- Location: MLABCELL_X29_Y33_N32
\datapath|riscv_regfile|data~839feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~839feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~839feeder_combout\);

-- Location: FF_X29_Y33_N33
\datapath|riscv_regfile|data~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~839feeder_combout\,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~839_q\);

-- Location: MLABCELL_X29_Y33_N22
\datapath|riscv_regfile|data~775feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~775feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~775feeder_combout\);

-- Location: FF_X29_Y33_N23
\datapath|riscv_regfile|data~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~775feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~775_q\);

-- Location: MLABCELL_X29_Y33_N36
\datapath|riscv_regfile|data~2038\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2038_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~775_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~807_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~839_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~871_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~871_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~807_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~839_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~775_q\,
	combout => \datapath|riscv_regfile|data~2038_combout\);

-- Location: LABCELL_X27_Y33_N6
\datapath|riscv_regfile|data~903feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~903feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~903feeder_combout\);

-- Location: FF_X27_Y33_N7
\datapath|riscv_regfile|data~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~903feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~903_q\);

-- Location: LABCELL_X27_Y33_N0
\datapath|riscv_regfile|data~2042\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2042_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2038_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2038_combout\ & 
-- (\datapath|riscv_regfile|data~903_q\)) # (\datapath|riscv_regfile|data~2038_combout\ & ((\datapath|riscv_regfile|data~935_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2038_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2038_combout\ & ((\datapath|riscv_regfile|data~967_q\))) # (\datapath|riscv_regfile|data~2038_combout\ & 
-- (\datapath|riscv_regfile|data~999_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~999_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~967_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~935_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2038_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~903_q\,
	combout => \datapath|riscv_regfile|data~2042_combout\);

-- Location: LABCELL_X27_Y35_N2
\datapath|riscv_regfile|data~423feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~423feeder_combout\ = \datapath|regfilemux|f[7]~46_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~423feeder_combout\);

-- Location: FF_X27_Y35_N3
\datapath|riscv_regfile|data~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~423feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~423_q\);

-- Location: LABCELL_X27_Y33_N8
\datapath|riscv_regfile|data~455feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~455feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~455feeder_combout\);

-- Location: FF_X27_Y33_N9
\datapath|riscv_regfile|data~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~455feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~455_q\);

-- Location: MLABCELL_X29_Y29_N8
\datapath|riscv_regfile|data~487feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~487feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~487feeder_combout\);

-- Location: FF_X29_Y29_N9
\datapath|riscv_regfile|data~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~487feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~487_q\);

-- Location: MLABCELL_X26_Y29_N24
\datapath|riscv_regfile|data~295feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~295feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~295feeder_combout\);

-- Location: FF_X26_Y29_N25
\datapath|riscv_regfile|data~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~295feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~295_q\);

-- Location: FF_X27_Y28_N1
\datapath|riscv_regfile|data~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~359_q\);

-- Location: MLABCELL_X26_Y29_N8
\datapath|riscv_regfile|data~327feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~327feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~327feeder_combout\);

-- Location: FF_X26_Y29_N9
\datapath|riscv_regfile|data~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~327feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~327_q\);

-- Location: MLABCELL_X26_Y29_N30
\datapath|riscv_regfile|data~263feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~263feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~263feeder_combout\);

-- Location: FF_X26_Y29_N31
\datapath|riscv_regfile|data~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~263feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~263_q\);

-- Location: MLABCELL_X26_Y29_N16
\datapath|riscv_regfile|data~2022\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2022_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~263_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~295_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~327_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~359_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~295_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~359_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~327_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~263_q\,
	combout => \datapath|riscv_regfile|data~2022_combout\);

-- Location: FF_X29_Y28_N7
\datapath|riscv_regfile|data~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~391_q\);

-- Location: LABCELL_X27_Y33_N14
\datapath|riscv_regfile|data~2026\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2026_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2022_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2022_combout\ & 
-- ((\datapath|riscv_regfile|data~391_q\))) # (\datapath|riscv_regfile|data~2022_combout\ & (\datapath|riscv_regfile|data~423_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2022_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2022_combout\ & (\datapath|riscv_regfile|data~455_q\)) # (\datapath|riscv_regfile|data~2022_combout\ & 
-- ((\datapath|riscv_regfile|data~487_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~423_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~455_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~487_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2022_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~391_q\,
	combout => \datapath|riscv_regfile|data~2026_combout\);

-- Location: MLABCELL_X24_Y27_N20
\datapath|riscv_regfile|data~679feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~679feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~679feeder_combout\);

-- Location: FF_X24_Y27_N21
\datapath|riscv_regfile|data~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~679feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~679_q\);

-- Location: MLABCELL_X24_Y27_N10
\datapath|riscv_regfile|data~743feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~743feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~743feeder_combout\);

-- Location: FF_X24_Y27_N11
\datapath|riscv_regfile|data~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~743feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~743_q\);

-- Location: FF_X24_Y28_N25
\datapath|riscv_regfile|data~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~711_q\);

-- Location: MLABCELL_X24_Y27_N16
\datapath|riscv_regfile|data~551feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~551feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~551feeder_combout\);

-- Location: FF_X24_Y27_N17
\datapath|riscv_regfile|data~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~551feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~551_q\);

-- Location: FF_X29_Y28_N11
\datapath|riscv_regfile|data~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~615_q\);

-- Location: FF_X24_Y28_N5
\datapath|riscv_regfile|data~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~583_q\);

-- Location: FF_X24_Y28_N23
\datapath|riscv_regfile|data~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[7]~46_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~519_q\);

-- Location: MLABCELL_X24_Y28_N20
\datapath|riscv_regfile|data~2030\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2030_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~519_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~551_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~583_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~615_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~551_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~615_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~583_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~519_q\,
	combout => \datapath|riscv_regfile|data~2030_combout\);

-- Location: LABCELL_X25_Y29_N28
\datapath|riscv_regfile|data~647feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~647feeder_combout\ = ( \datapath|regfilemux|f[7]~46_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[7]~46_combout\,
	combout => \datapath|riscv_regfile|data~647feeder_combout\);

-- Location: FF_X25_Y29_N29
\datapath|riscv_regfile|data~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~647feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~647_q\);

-- Location: MLABCELL_X24_Y28_N26
\datapath|riscv_regfile|data~2034\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2034_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2030_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2030_combout\ & 
-- ((\datapath|riscv_regfile|data~647_q\))) # (\datapath|riscv_regfile|data~2030_combout\ & (\datapath|riscv_regfile|data~679_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2030_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2030_combout\ & ((\datapath|riscv_regfile|data~711_q\))) # (\datapath|riscv_regfile|data~2030_combout\ & (\datapath|riscv_regfile|data~743_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~679_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~743_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~711_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2030_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~647_q\,
	combout => \datapath|riscv_regfile|data~2034_combout\);

-- Location: MLABCELL_X26_Y33_N20
\datapath|riscv_regfile|data~2046\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2046_combout\ = ( \datapath|riscv_regfile|data~2026_combout\ & ( \datapath|riscv_regfile|data~2034_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~2018_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~2042_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~2026_combout\ & ( \datapath|riscv_regfile|data~2034_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~2018_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2042_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~2026_combout\ & ( !\datapath|riscv_regfile|data~2034_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~2018_combout\))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~2042_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~2026_combout\ & ( !\datapath|riscv_regfile|data~2034_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~2018_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2042_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~2018_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~2042_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~2026_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2034_combout\,
	combout => \datapath|riscv_regfile|data~2046_combout\);

-- Location: MLABCELL_X26_Y33_N34
\datapath|alumux1|f[7]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[7]~14_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~2046_combout\ & ( (\control|Selector0~1_combout\) # (\datapath|pc|data\(7)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~2046_combout\ & ( (\datapath|pc|data\(7) & !\control|Selector0~1_combout\) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~2046_combout\ & ( (\datapath|pc|data\(7) & 
-- !\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~2046_combout\ & ( (\datapath|pc|data\(7) & !\control|Selector0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pc|ALT_INV_data\(7),
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2046_combout\,
	combout => \datapath|alumux1|f[7]~14_combout\);

-- Location: MLABCELL_X24_Y36_N12
\datapath|riscv_ALU|Selector23~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~5_combout\ = ( \datapath|riscv_ALU|ShiftRight0~39_combout\ & ( \datapath|riscv_ALU|Add1~37_sumout\ & ( (\control|aluop[0]~0_combout\ & (((!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~21_combout\)) # 
-- (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~39_combout\ & ( \datapath|riscv_ALU|Add1~37_sumout\ & ( ((!\datapath|alumux2|f[4]~1_combout\ & (\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftLeft0~21_combout\))) # 
-- (\control|Selector0~3_combout\) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~39_combout\ & ( !\datapath|riscv_ALU|Add1~37_sumout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (\control|aluop[0]~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~21_combout\ & 
-- !\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~39_combout\ & ( !\datapath|riscv_ALU|Add1~37_sumout\ & ( (!\control|aluop[0]~0_combout\ & (((\control|Selector0~3_combout\)))) # (\control|aluop[0]~0_combout\ & 
-- (!\datapath|alumux2|f[4]~1_combout\ & (\datapath|riscv_ALU|ShiftLeft0~21_combout\ & !\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001100000000100000000000000010111111110000001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~21_combout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~39_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~37_sumout\,
	combout => \datapath|riscv_ALU|Selector23~5_combout\);

-- Location: LABCELL_X25_Y31_N12
\datapath|alumux2|f[8]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[8]~13_combout\ = ( \control|alumux2_sel[1]~1_combout\ & ( (\datapath|riscv_ir|data\(28) & !\control|alumux2_sel[0]~0_combout\) ) ) # ( !\control|alumux2_sel[1]~1_combout\ & ( \datapath|riscv_ir|data\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(28),
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	dataf => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	combout => \datapath|alumux2|f[8]~13_combout\);

-- Location: MLABCELL_X21_Y36_N30
\datapath|riscv_ALU|ShiftRight0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~9_combout\ = ( !\datapath|riscv_ALU|ShiftRight0~8_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~8_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~9_combout\);

-- Location: MLABCELL_X24_Y36_N6
\datapath|riscv_ALU|Selector23~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~3_combout\ = ( \control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~9_combout\ & ( (!\datapath|alumux2|f[8]~13_combout\ & (!\control|aluop[0]~0_combout\ & \datapath|alumux1|f[8]~1_combout\)) # 
-- (\datapath|alumux2|f[8]~13_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[8]~1_combout\))) ) ) ) # ( !\control|Selector0~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~9_combout\ & ( (!\control|aluop[0]~0_combout\ & 
-- (!\datapath|alumux2|f[8]~13_combout\ $ (!\datapath|alumux1|f[8]~1_combout\))) ) ) ) # ( \control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~9_combout\ & ( (!\datapath|alumux2|f[8]~13_combout\ & (!\control|aluop[0]~0_combout\ & 
-- \datapath|alumux1|f[8]~1_combout\)) # (\datapath|alumux2|f[8]~13_combout\ & ((!\control|aluop[0]~0_combout\) # (\datapath|alumux1|f[8]~1_combout\))) ) ) ) # ( !\control|Selector0~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~9_combout\ & ( 
-- (!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[8]~13_combout\ $ (!\datapath|alumux1|f[8]~1_combout\)))) # (\control|aluop[0]~0_combout\ & (!\datapath|alumux2|f[3]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101011001010001100001111001100110000110000000011000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[8]~13_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	datae => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~9_combout\,
	combout => \datapath|riscv_ALU|Selector23~3_combout\);

-- Location: MLABCELL_X24_Y36_N0
\datapath|riscv_ALU|Selector23~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~4_combout\ = ( \datapath|riscv_ALU|Selector23~1_combout\ & ( \datapath|riscv_ALU|Add0~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~33_sumout\,
	combout => \datapath|riscv_ALU|Selector23~4_combout\);

-- Location: LABCELL_X25_Y34_N18
\datapath|riscv_ALU|ShiftRight1~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~7_combout\ = ( \datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[8]~1DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[9]~3_combout\))) # (\datapath|alumux2|f[1]~6_combout\) ) ) ) # ( !\datapath|alumux1|f[11]~2_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[8]~1DUPLICATE_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[9]~3_combout\))) ) ) ) # ( \datapath|alumux1|f[11]~2_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[8]~1DUPLICATE_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux1|f[9]~3_combout\)) # (\datapath|alumux2|f[1]~6_combout\))) ) ) ) # ( 
-- !\datapath|alumux1|f[11]~2_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[8]~1DUPLICATE_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[9]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\,
	datae => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~7_combout\);

-- Location: LABCELL_X25_Y34_N6
\datapath|riscv_ALU|Selector23~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~0_combout\ = ( !\datapath|riscv_ALU|ShiftRight1~6_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~6_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~3_combout\,
	combout => \datapath|riscv_ALU|Selector23~0_combout\);

-- Location: MLABCELL_X24_Y36_N16
\datapath|riscv_ALU|Selector23~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~2_combout\ = ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( \datapath|riscv_ALU|Selector23~0_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight1~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( \datapath|riscv_ALU|Selector23~0_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~8_combout\ & 
-- \datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( !\datapath|riscv_ALU|Selector23~0_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftRight1~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( !\datapath|riscv_ALU|Selector23~0_combout\ & ( ((\datapath|riscv_ALU|ShiftRight1~8_combout\ & \datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111111111110101111100000000000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector23~0_combout\,
	combout => \datapath|riscv_ALU|Selector23~2_combout\);

-- Location: MLABCELL_X24_Y36_N32
\datapath|riscv_ALU|Selector23~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector23~6_combout\ = ( \datapath|riscv_ALU|Selector23~4_combout\ & ( \datapath|riscv_ALU|Selector23~2_combout\ & ( ((\datapath|riscv_ALU|Selector23~3_combout\) # (\datapath|riscv_ALU|Selector30~7_combout\)) # 
-- (\control|aluop[2]~1_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector23~4_combout\ & ( \datapath|riscv_ALU|Selector23~2_combout\ & ( ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector23~3_combout\))) # (\control|aluop[2]~1_combout\ & 
-- (\datapath|riscv_ALU|Selector23~5_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector23~4_combout\ & ( !\datapath|riscv_ALU|Selector23~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- ((\datapath|riscv_ALU|Selector23~3_combout\) # (\control|aluop[2]~1_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector23~4_combout\ & ( !\datapath|riscv_ALU|Selector23~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector23~3_combout\))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector23~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100010001001100110000110111101111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector23~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector23~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector23~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector23~2_combout\,
	combout => \datapath|riscv_ALU|Selector23~6_combout\);

-- Location: MLABCELL_X24_Y36_N22
\datapath|regfilemux|f[8]~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[8]~32_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_ALU|Selector23~6_combout\ & ( (\datapath|riscv_MDR|data\(8) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_ALU|Selector23~6_combout\ & ( (!\control|state.s_ldr2~q\ & (\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\ & ((\datapath|riscv_MDR|data\(8)))) ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector23~6_combout\ & 
-- ( (\datapath|riscv_MDR|data\(8) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( !\datapath|riscv_ALU|Selector23~6_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111001100001100001111110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(8),
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector23~6_combout\,
	combout => \datapath|regfilemux|f[8]~32_combout\);

-- Location: MLABCELL_X24_Y30_N14
\datapath|riscv_regfile|data~936feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~936feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~936feeder_combout\);

-- Location: FF_X24_Y30_N15
\datapath|riscv_regfile|data~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~936feeder_combout\,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~936_q\);

-- Location: FF_X24_Y36_N25
\datapath|riscv_regfile|data~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~968_q\);

-- Location: FF_X18_Y29_N25
\datapath|riscv_regfile|data~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1000_q\);

-- Location: MLABCELL_X29_Y34_N22
\datapath|riscv_regfile|data~808feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~808feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~808feeder_combout\);

-- Location: FF_X29_Y34_N23
\datapath|riscv_regfile|data~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~808feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~808_q\);

-- Location: MLABCELL_X29_Y33_N14
\datapath|riscv_regfile|data~872feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~872feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~872feeder_combout\);

-- Location: FF_X29_Y33_N15
\datapath|riscv_regfile|data~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~872feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~872_q\);

-- Location: MLABCELL_X29_Y33_N4
\datapath|riscv_regfile|data~840feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~840feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~840feeder_combout\);

-- Location: FF_X29_Y33_N5
\datapath|riscv_regfile|data~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~840feeder_combout\,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~840_q\);

-- Location: MLABCELL_X29_Y33_N2
\datapath|riscv_regfile|data~776feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~776feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~776feeder_combout\);

-- Location: FF_X29_Y33_N3
\datapath|riscv_regfile|data~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~776feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~776_q\);

-- Location: MLABCELL_X29_Y33_N10
\datapath|riscv_regfile|data~1609\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1609_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~776_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~808_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~840_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~872_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~808_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~872_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~840_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~776_q\,
	combout => \datapath|riscv_regfile|data~1609_combout\);

-- Location: MLABCELL_X24_Y30_N8
\datapath|riscv_regfile|data~904feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~904feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~904feeder_combout\);

-- Location: FF_X24_Y30_N9
\datapath|riscv_regfile|data~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~904feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~904_q\);

-- Location: MLABCELL_X24_Y30_N16
\datapath|riscv_regfile|data~1613\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1613_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1609_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1609_combout\ & 
-- ((\datapath|riscv_regfile|data~904_q\))) # (\datapath|riscv_regfile|data~1609_combout\ & (\datapath|riscv_regfile|data~936_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1609_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1609_combout\ & (\datapath|riscv_regfile|data~968_q\)) # (\datapath|riscv_regfile|data~1609_combout\ & 
-- ((\datapath|riscv_regfile|data~1000_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~936_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~968_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1000_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1609_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~904_q\,
	combout => \datapath|riscv_regfile|data~1613_combout\);

-- Location: MLABCELL_X24_Y27_N8
\datapath|riscv_regfile|data~744feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~744feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~744feeder_combout\);

-- Location: FF_X24_Y27_N9
\datapath|riscv_regfile|data~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~744feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~744_q\);

-- Location: FF_X24_Y33_N29
\datapath|riscv_regfile|data~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~712_q\);

-- Location: FF_X25_Y28_N35
\datapath|riscv_regfile|data~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~680_q\);

-- Location: FF_X24_Y33_N1
\datapath|riscv_regfile|data~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~584_q\);

-- Location: FF_X19_Y28_N21
\datapath|riscv_regfile|data~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~552_q\);

-- Location: LABCELL_X19_Y28_N8
\datapath|riscv_regfile|data~616feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~616feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~616feeder_combout\);

-- Location: FF_X19_Y28_N9
\datapath|riscv_regfile|data~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~616feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~616_q\);

-- Location: FF_X24_Y33_N35
\datapath|riscv_regfile|data~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~520_q\);

-- Location: MLABCELL_X24_Y33_N2
\datapath|riscv_regfile|data~1601\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1601_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~520_q\)) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~552_q\)))))) # (\datapath|riscv_ir|data\(17) & (\datapath|riscv_ir|data\(15))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~584_q\)) # (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~616_q\)))))) # (\datapath|riscv_ir|data\(17) & (\datapath|riscv_ir|data\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~584_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~552_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~616_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~520_q\,
	combout => \datapath|riscv_regfile|data~1601_combout\);

-- Location: LABCELL_X27_Y35_N38
\datapath|riscv_regfile|data~648feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~648feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~648feeder_combout\);

-- Location: FF_X27_Y35_N39
\datapath|riscv_regfile|data~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~648feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~648_q\);

-- Location: MLABCELL_X24_Y33_N30
\datapath|riscv_regfile|data~1605\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1605_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1601_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1601_combout\ & 
-- (\datapath|riscv_regfile|data~648_q\)) # (\datapath|riscv_regfile|data~1601_combout\ & ((\datapath|riscv_regfile|data~680_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1601_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1601_combout\ & ((\datapath|riscv_regfile|data~712_q\))) # (\datapath|riscv_regfile|data~1601_combout\ & 
-- (\datapath|riscv_regfile|data~744_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~744_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~712_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~680_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1601_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~648_q\,
	combout => \datapath|riscv_regfile|data~1605_combout\);

-- Location: LABCELL_X22_Y28_N34
\datapath|riscv_regfile|data~168feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~168feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~168feeder_combout\);

-- Location: FF_X22_Y28_N35
\datapath|riscv_regfile|data~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~168feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~168_q\);

-- Location: FF_X21_Y30_N29
\datapath|riscv_regfile|data~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~200_q\);

-- Location: FF_X15_Y32_N7
\datapath|riscv_regfile|data~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~232_q\);

-- Location: FF_X25_Y33_N9
\datapath|riscv_regfile|data~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~40_q\);

-- Location: FF_X25_Y33_N21
\datapath|riscv_regfile|data~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~72_q\);

-- Location: MLABCELL_X29_Y34_N18
\datapath|riscv_regfile|data~104feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~104feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~104feeder_combout\);

-- Location: FF_X29_Y34_N19
\datapath|riscv_regfile|data~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~104feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~104_q\);

-- Location: FF_X25_Y33_N19
\datapath|riscv_regfile|data~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~8_q\);

-- Location: LABCELL_X25_Y33_N16
\datapath|riscv_regfile|data~1585\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1585_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~8_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~40_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~72_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) 
-- & (((\datapath|riscv_regfile|data~104_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~40_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~72_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~104_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~8_q\,
	combout => \datapath|riscv_regfile|data~1585_combout\);

-- Location: MLABCELL_X21_Y30_N36
\datapath|riscv_regfile|data~136feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~136feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~136feeder_combout\);

-- Location: FF_X21_Y30_N37
\datapath|riscv_regfile|data~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~136feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~136_q\);

-- Location: MLABCELL_X21_Y30_N30
\datapath|riscv_regfile|data~1589\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1589_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1585_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1585_combout\ & 
-- ((\datapath|riscv_regfile|data~136_q\))) # (\datapath|riscv_regfile|data~1585_combout\ & (\datapath|riscv_regfile|data~168_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1585_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1585_combout\ & (\datapath|riscv_regfile|data~200_q\)) # (\datapath|riscv_regfile|data~1585_combout\ & 
-- ((\datapath|riscv_regfile|data~232_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~168_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~200_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~232_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1585_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~136_q\,
	combout => \datapath|riscv_regfile|data~1589_combout\);

-- Location: MLABCELL_X26_Y36_N36
\datapath|riscv_regfile|data~424feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~424feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~424feeder_combout\);

-- Location: FF_X26_Y36_N37
\datapath|riscv_regfile|data~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~424feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~424_q\);

-- Location: FF_X24_Y36_N21
\datapath|riscv_regfile|data~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~456_q\);

-- Location: FF_X26_Y30_N19
\datapath|riscv_regfile|data~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~488_q\);

-- Location: MLABCELL_X32_Y33_N34
\datapath|riscv_regfile|data~360feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~360feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~360feeder_combout\);

-- Location: FF_X32_Y33_N35
\datapath|riscv_regfile|data~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~360feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~360_q\);

-- Location: LABCELL_X30_Y33_N36
\datapath|riscv_regfile|data~296feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~296feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~296feeder_combout\);

-- Location: FF_X30_Y33_N37
\datapath|riscv_regfile|data~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~296feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~296_q\);

-- Location: LABCELL_X30_Y33_N8
\datapath|riscv_regfile|data~328feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~328feeder_combout\ = ( \datapath|regfilemux|f[8]~32_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[8]~32_combout\,
	combout => \datapath|riscv_regfile|data~328feeder_combout\);

-- Location: FF_X30_Y33_N9
\datapath|riscv_regfile|data~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~328feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~328_q\);

-- Location: FF_X30_Y33_N19
\datapath|riscv_regfile|data~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~264_q\);

-- Location: LABCELL_X30_Y33_N16
\datapath|riscv_regfile|data~1593\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1593_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~264_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~296_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~328_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~360_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~360_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~296_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~328_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~264_q\,
	combout => \datapath|riscv_regfile|data~1593_combout\);

-- Location: FF_X24_Y36_N11
\datapath|riscv_regfile|data~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[8]~32_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~392_q\);

-- Location: MLABCELL_X24_Y36_N8
\datapath|riscv_regfile|data~1597\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1597_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1593_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1593_combout\ & 
-- ((\datapath|riscv_regfile|data~392_q\))) # (\datapath|riscv_regfile|data~1593_combout\ & (\datapath|riscv_regfile|data~424_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1593_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1593_combout\ & (\datapath|riscv_regfile|data~456_q\)) # (\datapath|riscv_regfile|data~1593_combout\ & ((\datapath|riscv_regfile|data~488_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~424_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~456_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~488_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1593_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~392_q\,
	combout => \datapath|riscv_regfile|data~1597_combout\);

-- Location: MLABCELL_X24_Y33_N32
\datapath|riscv_regfile|data~1617\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1617_combout\ = ( \datapath|riscv_regfile|data~1589_combout\ & ( \datapath|riscv_regfile|data~1597_combout\ & ( (!\datapath|riscv_ir|data\(19)) # ((!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1605_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1613_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1589_combout\ & ( \datapath|riscv_regfile|data~1597_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1605_combout\))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1613_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1589_combout\ & ( !\datapath|riscv_regfile|data~1597_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1605_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1613_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1589_combout\ & ( 
-- !\datapath|riscv_regfile|data~1597_combout\ & ( (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1605_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1613_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1613_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1605_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1589_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1597_combout\,
	combout => \datapath|riscv_regfile|data~1617_combout\);

-- Location: MLABCELL_X24_Y33_N20
\datapath|alumux1|f[8]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[8]~1_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( (\datapath|pc|data\(8)) # (\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1617_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(8)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( (!\control|Selector0~1_combout\ & 
-- \datapath|pc|data\(8)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(8),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1617_combout\,
	combout => \datapath|alumux1|f[8]~1_combout\);

-- Location: MLABCELL_X18_Y31_N6
\datapath|riscv_ALU|ShiftLeft0~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~26_combout\ = ( \datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[8]~1_combout\)))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( \datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[11]~2_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[8]~1_combout\))) ) ) ) # ( \datapath|alumux1|f[9]~3_combout\ & ( 
-- !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[8]~1_combout\)))) ) ) ) # ( !\datapath|alumux1|f[9]~3_combout\ & ( !\datapath|alumux1|f[10]~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[11]~2_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[8]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[8]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[11]~2_combout\,
	datae => \datapath|alumux1|ALT_INV_f[9]~3_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[10]~0_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~26_combout\);

-- Location: MLABCELL_X15_Y32_N30
\datapath|riscv_ALU|ShiftRight0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~53_combout\ = ( \datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[17]~30_combout\) ) ) # ( !\datapath|alumux1|f[19]~31_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[17]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~53_combout\);

-- Location: MLABCELL_X18_Y28_N26
\datapath|riscv_ALU|ShiftLeft0~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~43_combout\ = ( \datapath|riscv_ALU|ShiftRight0~53_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|riscv_ALU|ShiftRight0~52_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~26_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~53_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~52_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~26_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~53_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~43_combout\);

-- Location: MLABCELL_X15_Y32_N0
\datapath|riscv_ALU|ShiftLeft0~51\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~51_combout\ = ( \datapath|alumux1|f[23]~26_combout\ & ( \datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[21]~27_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[20]~28_combout\)))) ) ) ) # ( !\datapath|alumux1|f[23]~26_combout\ & ( \datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[21]~27_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[20]~28_combout\))))) ) ) ) # ( \datapath|alumux1|f[23]~26_combout\ & ( 
-- !\datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[21]~27_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[20]~28_combout\))))) ) ) ) # ( !\datapath|alumux1|f[23]~26_combout\ & ( !\datapath|alumux1|f[22]~25_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[21]~27_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[20]~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	datad => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	datae => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~51_combout\);

-- Location: LABCELL_X19_Y31_N2
\datapath|riscv_ALU|ShiftLeft0~52\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~52_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~34_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~51_combout\) # (\datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~34_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~51_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~51_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~34_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~52_combout\);

-- Location: MLABCELL_X18_Y32_N16
\datapath|riscv_ALU|Add1~97\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~97_sumout\ = SUM(( \datapath|alumux1|f[23]~26_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(23)))))) ) + ( \datapath|riscv_ALU|Add1~94\ ))
-- \datapath|riscv_ALU|Add1~98\ = CARRY(( \datapath|alumux1|f[23]~26_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(23)))))) ) + ( \datapath|riscv_ALU|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000101011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(23),
	cin => \datapath|riscv_ALU|Add1~94\,
	sumout => \datapath|riscv_ALU|Add1~97_sumout\,
	cout => \datapath|riscv_ALU|Add1~98\);

-- Location: MLABCELL_X18_Y28_N34
\datapath|riscv_ALU|Selector8~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( \datapath|riscv_ALU|Add1~97_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\) # ((!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~52_combout\))) # (\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~43_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( \datapath|riscv_ALU|Add1~97_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~52_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~43_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( !\datapath|riscv_ALU|Add1~97_sumout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~52_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~19_combout\ & ( 
-- !\datapath|riscv_ALU|Add1~97_sumout\ & ( (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~52_combout\))) # (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~43_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~52_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~19_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~97_sumout\,
	combout => \datapath|riscv_ALU|Selector8~0_combout\);

-- Location: LABCELL_X19_Y32_N6
\datapath|riscv_ALU|Add0~93\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~93_sumout\ = SUM(( \datapath|alumux1|f[23]~26_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(23)))))) ) + ( \datapath|riscv_ALU|Add0~90\ ))
-- \datapath|riscv_ALU|Add0~94\ = CARRY(( \datapath|alumux1|f[23]~26_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(23)))))) ) + ( \datapath|riscv_ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(23),
	cin => \datapath|riscv_ALU|Add0~90\,
	sumout => \datapath|riscv_ALU|Add0~93_sumout\,
	cout => \datapath|riscv_ALU|Add0~94\);

-- Location: MLABCELL_X18_Y28_N38
\datapath|riscv_ALU|Selector8~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~1_combout\ = ( \datapath|riscv_ALU|Selector8~0_combout\ & ( \datapath|riscv_ALU|Add0~93_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~38_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector8~0_combout\ & ( \datapath|riscv_ALU|Add0~93_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~38_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( \datapath|riscv_ALU|Selector8~0_combout\ & ( !\datapath|riscv_ALU|Add0~93_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~38_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector8~0_combout\ & ( !\datapath|riscv_ALU|Add0~93_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~38_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~38_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector8~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~93_sumout\,
	combout => \datapath|riscv_ALU|Selector8~1_combout\);

-- Location: MLABCELL_X18_Y28_N6
\datapath|regfilemux|f[23]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[23]~21_combout\ = ( \datapath|riscv_ALU|Selector8~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((!\datapath|riscv_ALU|Selector8~3_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[23]~20_combout\) ) 
-- ) # ( !\datapath|riscv_ALU|Selector8~1_combout\ & ( ((!\control|aluop[2]~1_combout\ & (\datapath|regfilemux|f[31]~0_combout\ & !\datapath|riscv_ALU|Selector8~3_combout\))) # (\datapath|regfilemux|f[23]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100001111001011110000111100111111000111110011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[23]~20_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector8~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector8~1_combout\,
	combout => \datapath|regfilemux|f[23]~21_combout\);

-- Location: FF_X18_Y29_N35
\datapath|riscv_regfile|data~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1015_q\);

-- Location: FF_X18_Y28_N19
\datapath|riscv_regfile|data~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~951_q\);

-- Location: FF_X18_Y28_N13
\datapath|riscv_regfile|data~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~983_q\);

-- Location: LABCELL_X16_Y27_N34
\datapath|riscv_regfile|data~887feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~887feeder_combout\ = ( \datapath|regfilemux|f[23]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~21_combout\,
	combout => \datapath|riscv_regfile|data~887feeder_combout\);

-- Location: FF_X16_Y27_N35
\datapath|riscv_regfile|data~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~887feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~887_q\);

-- Location: FF_X21_Y28_N31
\datapath|riscv_regfile|data~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~823_q\);

-- Location: FF_X22_Y29_N25
\datapath|riscv_regfile|data~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~855_q\);

-- Location: FF_X22_Y29_N27
\datapath|riscv_regfile|data~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~791_q\);

-- Location: LABCELL_X22_Y29_N24
\datapath|riscv_regfile|data~1378\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1378_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~791_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~823_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~855_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~887_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~887_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~823_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~855_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~791_q\,
	combout => \datapath|riscv_regfile|data~1378_combout\);

-- Location: FF_X22_Y29_N39
\datapath|riscv_regfile|data~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~919_q\);

-- Location: LABCELL_X22_Y29_N36
\datapath|riscv_regfile|data~1382\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1382_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1378_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1378_combout\ & 
-- ((\datapath|riscv_regfile|data~919_q\))) # (\datapath|riscv_regfile|data~1378_combout\ & (\datapath|riscv_regfile|data~951_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1378_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1378_combout\ & ((\datapath|riscv_regfile|data~983_q\))) # (\datapath|riscv_regfile|data~1378_combout\ & (\datapath|riscv_regfile|data~1015_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1015_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~951_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~983_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1378_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~919_q\,
	combout => \datapath|riscv_regfile|data~1382_combout\);

-- Location: FF_X13_Y30_N15
\datapath|riscv_regfile|data~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~503_q\);

-- Location: FF_X16_Y30_N13
\datapath|riscv_regfile|data~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~471_q\);

-- Location: FF_X13_Y30_N11
\datapath|riscv_regfile|data~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~439_q\);

-- Location: FF_X18_Y31_N19
\datapath|riscv_regfile|data~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~375_q\);

-- Location: FF_X16_Y30_N33
\datapath|riscv_regfile|data~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~343_q\);

-- Location: FF_X22_Y33_N19
\datapath|riscv_regfile|data~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~311_q\);

-- Location: FF_X16_Y30_N27
\datapath|riscv_regfile|data~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~279_q\);

-- Location: LABCELL_X16_Y30_N24
\datapath|riscv_regfile|data~1362\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1362_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~279_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~311_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~343_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~375_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~375_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~343_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~311_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~279_q\,
	combout => \datapath|riscv_regfile|data~1362_combout\);

-- Location: FF_X13_Y30_N33
\datapath|riscv_regfile|data~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~407_q\);

-- Location: LABCELL_X16_Y30_N14
\datapath|riscv_regfile|data~1366\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1366_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1362_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1362_combout\ & 
-- (\datapath|riscv_regfile|data~407_q\)) # (\datapath|riscv_regfile|data~1362_combout\ & ((\datapath|riscv_regfile|data~439_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1362_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1362_combout\ & ((\datapath|riscv_regfile|data~471_q\))) # (\datapath|riscv_regfile|data~1362_combout\ & 
-- (\datapath|riscv_regfile|data~503_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~503_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~471_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~439_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1362_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~407_q\,
	combout => \datapath|riscv_regfile|data~1366_combout\);

-- Location: FF_X21_Y30_N19
\datapath|riscv_regfile|data~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~247_q\);

-- Location: LABCELL_X13_Y29_N8
\datapath|riscv_regfile|data~183feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~183feeder_combout\ = ( \datapath|regfilemux|f[23]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~21_combout\,
	combout => \datapath|riscv_regfile|data~183feeder_combout\);

-- Location: FF_X13_Y29_N9
\datapath|riscv_regfile|data~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~183feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~183_q\);

-- Location: FF_X21_Y30_N9
\datapath|riscv_regfile|data~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~215_q\);

-- Location: FF_X22_Y30_N19
\datapath|riscv_regfile|data~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~119_q\);

-- Location: FF_X22_Y30_N33
\datapath|riscv_regfile|data~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~87_q\);

-- Location: MLABCELL_X21_Y27_N34
\datapath|riscv_regfile|data~55feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~55feeder_combout\ = ( \datapath|regfilemux|f[23]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~21_combout\,
	combout => \datapath|riscv_regfile|data~55feeder_combout\);

-- Location: FF_X21_Y27_N35
\datapath|riscv_regfile|data~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~55feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~55_q\);

-- Location: FF_X22_Y30_N35
\datapath|riscv_regfile|data~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~23_q\);

-- Location: LABCELL_X22_Y30_N34
\datapath|riscv_regfile|data~1354\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1354_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~23_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~55_q\))))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~87_q\)))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~119_q\)))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~119_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~87_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~55_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~23_q\,
	combout => \datapath|riscv_regfile|data~1354_combout\);

-- Location: FF_X21_Y30_N31
\datapath|riscv_regfile|data~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~151_q\);

-- Location: MLABCELL_X21_Y30_N10
\datapath|riscv_regfile|data~1358\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1358_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1354_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1354_combout\ & 
-- ((\datapath|riscv_regfile|data~151_q\))) # (\datapath|riscv_regfile|data~1354_combout\ & (\datapath|riscv_regfile|data~183_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1354_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1354_combout\ & ((\datapath|riscv_regfile|data~215_q\))) # (\datapath|riscv_regfile|data~1354_combout\ & (\datapath|riscv_regfile|data~247_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~247_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~183_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~215_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1354_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~151_q\,
	combout => \datapath|riscv_regfile|data~1358_combout\);

-- Location: FF_X13_Y28_N21
\datapath|riscv_regfile|data~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~759_q\);

-- Location: FF_X13_Y28_N27
\datapath|riscv_regfile|data~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~695_q\);

-- Location: FF_X15_Y28_N25
\datapath|riscv_regfile|data~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~727_q\);

-- Location: FF_X18_Y27_N3
\datapath|riscv_regfile|data~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~567_q\);

-- Location: LABCELL_X16_Y28_N30
\datapath|riscv_regfile|data~631feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~631feeder_combout\ = ( \datapath|regfilemux|f[23]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~21_combout\,
	combout => \datapath|riscv_regfile|data~631feeder_combout\);

-- Location: FF_X16_Y28_N31
\datapath|riscv_regfile|data~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~631feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~631_q\);

-- Location: FF_X18_Y30_N13
\datapath|riscv_regfile|data~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~599_q\);

-- Location: FF_X18_Y30_N39
\datapath|riscv_regfile|data~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[23]~21_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~535_q\);

-- Location: MLABCELL_X18_Y30_N36
\datapath|riscv_regfile|data~1370\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1370_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~535_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~567_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~599_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~631_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~567_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~631_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~599_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~535_q\,
	combout => \datapath|riscv_regfile|data~1370_combout\);

-- Location: LABCELL_X13_Y29_N38
\datapath|riscv_regfile|data~663feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~663feeder_combout\ = ( \datapath|regfilemux|f[23]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[23]~21_combout\,
	combout => \datapath|riscv_regfile|data~663feeder_combout\);

-- Location: FF_X13_Y29_N39
\datapath|riscv_regfile|data~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~663feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~663_q\);

-- Location: MLABCELL_X15_Y28_N26
\datapath|riscv_regfile|data~1374\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1374_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1370_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1370_combout\ & 
-- ((\datapath|riscv_regfile|data~663_q\))) # (\datapath|riscv_regfile|data~1370_combout\ & (\datapath|riscv_regfile|data~695_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1370_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1370_combout\ & ((\datapath|riscv_regfile|data~727_q\))) # (\datapath|riscv_regfile|data~1370_combout\ & (\datapath|riscv_regfile|data~759_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~759_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~695_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~727_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1370_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~663_q\,
	combout => \datapath|riscv_regfile|data~1374_combout\);

-- Location: LABCELL_X16_Y30_N28
\datapath|riscv_regfile|data~1386\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1386_combout\ = ( \datapath|riscv_regfile|data~1358_combout\ & ( \datapath|riscv_regfile|data~1374_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1366_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1382_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1358_combout\ & ( \datapath|riscv_regfile|data~1374_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1366_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1382_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1358_combout\ & ( !\datapath|riscv_regfile|data~1374_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1366_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1382_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1358_combout\ & ( 
-- !\datapath|riscv_regfile|data~1374_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1366_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1382_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1382_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1366_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1358_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1374_combout\,
	combout => \datapath|riscv_regfile|data~1386_combout\);

-- Location: LABCELL_X16_Y30_N16
\datapath|riscv_ALU|ShiftRight0~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~11_combout\ = ( \datapath|riscv_regfile|data~1386_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(23)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1386_combout\ & ( (\datapath|pc|data\(23) & (!\control|Selector0~1_combout\ & \datapath|alumux2|f[1]~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001101010000000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|pc|ALT_INV_data\(23),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1386_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~11_combout\);

-- Location: LABCELL_X16_Y36_N26
\datapath|riscv_ALU|ShiftRight1~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~37_combout\ = ( \datapath|riscv_ALU|ShiftRight0~10_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight1~2_combout\ & !\datapath|riscv_ALU|ShiftRight0~11_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~10_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight1~1_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~2_combout\ & 
-- !\datapath|riscv_ALU|ShiftRight0~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100010001000110110001000100001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~11_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~37_combout\);

-- Location: MLABCELL_X21_Y36_N28
\datapath|riscv_ALU|ShiftRight1~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~38_combout\ = ( \datapath|riscv_ALU|ShiftRight1~37_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|riscv_ALU|ShiftRight1~36_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~35_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~37_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # 
-- ((!\datapath|riscv_ALU|ShiftRight1~36_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111001000111110111100100001110011010000000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~38_combout\);

-- Location: LABCELL_X22_Y36_N34
\datapath|riscv_ALU|Selector11~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~4_combout\ = ( \datapath|riscv_ALU|Selector11~3_combout\ & ( \datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux1|f[20]~28_combout\ $ 
-- (\datapath|alumux2|f[20]~24_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~3_combout\ & ( \datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (!\datapath|riscv_ALU|Selector23~1_combout\ & (((!\datapath|riscv_ALU|Selector11~2_combout\)))) # 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux1|f[20]~28_combout\ $ ((\datapath|alumux2|f[20]~24_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector11~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~38_combout\ & ( 
-- (\datapath|riscv_ALU|Selector23~1_combout\ & (!\datapath|alumux1|f[20]~28_combout\ $ (\datapath|alumux2|f[20]~24_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~38_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector23~1_combout\) # (!\datapath|alumux1|f[20]~28_combout\ $ (\datapath|alumux2|f[20]~24_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100111111001000010010000100111111001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	datab => \datapath|alumux2|ALT_INV_f[20]~24_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector23~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector11~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector11~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~38_combout\,
	combout => \datapath|riscv_ALU|Selector11~4_combout\);

-- Location: MLABCELL_X21_Y36_N6
\datapath|riscv_ALU|ShiftRight0~35DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ = ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\ & 
-- !\datapath|riscv_ALU|ShiftRight1~37_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\ & !\datapath|riscv_ALU|ShiftRight1~37_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & (\datapath|alumux2|f[2]~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\) # (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) 
-- # (\datapath|alumux1|f[31]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100111101110011010000110111110001001100011100000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\);

-- Location: LABCELL_X22_Y35_N22
\datapath|riscv_ALU|ShiftLeft0~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~10_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux2|f[3]~2_combout\ & (\datapath|riscv_ALU|ShiftLeft0~8_combout\ & \datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux2|f[3]~2_combout\ & (\datapath|riscv_ALU|ShiftLeft0~8_combout\ & \datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( 
-- (!\datapath|alumux2|f[3]~2_combout\ & (\datapath|riscv_ALU|ShiftLeft0~8_combout\ & \datapath|alumux2|f[2]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~2_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~10_combout\);

-- Location: MLABCELL_X15_Y32_N12
\datapath|riscv_ALU|ShiftLeft0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~45_combout\ = ( \datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[17]~30_combout\)))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( \datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux2|f[0]~5_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[17]~30_combout\))))) ) ) ) # ( \datapath|alumux1|f[20]~28_combout\ & ( 
-- !\datapath|alumux1|f[19]~31_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((!\datapath|alumux2|f[0]~5_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[18]~29_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[17]~30_combout\))))) ) ) ) # ( !\datapath|alumux1|f[20]~28_combout\ & ( !\datapath|alumux1|f[19]~31_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[18]~29_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[17]~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux1|ALT_INV_f[18]~29_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datad => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	datae => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[19]~31_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~45_combout\);

-- Location: MLABCELL_X18_Y35_N28
\datapath|riscv_ALU|ShiftLeft0~46\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~46_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~45_combout\) # (\datapath|alumux2|f[3]~3_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~28_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~45_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~28_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~46_combout\);

-- Location: MLABCELL_X18_Y35_N34
\datapath|riscv_ALU|Selector11~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~0_combout\ = ( \datapath|riscv_ALU|Add1~85_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # 
-- ((\datapath|riscv_ALU|ShiftLeft0~10_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~46_combout\)) # (\datapath|riscv_ALU|Selector7~0_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add1~85_sumout\ & ( 
-- \datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~10_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (((\datapath|riscv_ALU|ShiftLeft0~46_combout\)) # (\datapath|riscv_ALU|Selector7~0_combout\))) ) ) ) # ( \datapath|riscv_ALU|Add1~85_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((!\datapath|riscv_ALU|Selector7~0_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~10_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~46_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Add1~85_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~10_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~10_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~46_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add1~85_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~36_combout\,
	combout => \datapath|riscv_ALU|Selector11~0_combout\);

-- Location: LABCELL_X19_Y32_N0
\datapath|riscv_ALU|Add0~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~81_sumout\ = SUM(( \datapath|alumux1|f[20]~28_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(20)))))) ) + ( \datapath|riscv_ALU|Add0~78\ ))
-- \datapath|riscv_ALU|Add0~82\ = CARRY(( \datapath|alumux1|f[20]~28_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(20)))))) ) + ( \datapath|riscv_ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[20]~28_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(20),
	cin => \datapath|riscv_ALU|Add0~78\,
	sumout => \datapath|riscv_ALU|Add0~81_sumout\,
	cout => \datapath|riscv_ALU|Add0~82\);

-- Location: MLABCELL_X18_Y35_N18
\datapath|riscv_ALU|Selector11~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~1_combout\ = ( \datapath|riscv_ALU|Selector11~0_combout\ & ( \datapath|riscv_ALU|Add0~81_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~0_combout\ & ( \datapath|riscv_ALU|Add0~81_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( \datapath|riscv_ALU|Selector11~0_combout\ & ( !\datapath|riscv_ALU|Add0~81_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~0_combout\ & ( !\datapath|riscv_ALU|Add0~81_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~35DUPLICATE_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector11~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~81_sumout\,
	combout => \datapath|riscv_ALU|Selector11~1_combout\);

-- Location: MLABCELL_X24_Y35_N6
\datapath|regfilemux|f[20]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[20]~18_combout\ = ( \datapath|riscv_MDR|data\(20) & ( ((\datapath|riscv_ir|data\(20) & (\control|state.s_LUI~q\ & \control|cmpmux_sel~0_combout\))) # (\control|state.s_ldr2~q\) ) ) # ( !\datapath|riscv_MDR|data\(20) & ( 
-- (\datapath|riscv_ir|data\(20) & (\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\ & !\control|state.s_ldr2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000011111111100000001000000000000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(20),
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \datapath|riscv_MDR|ALT_INV_data\(20),
	combout => \datapath|regfilemux|f[20]~18_combout\);

-- Location: MLABCELL_X18_Y35_N30
\datapath|regfilemux|f[20]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[20]~19_combout\ = ( \datapath|regfilemux|f[20]~18_combout\ ) # ( !\datapath|regfilemux|f[20]~18_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\ & ((!\control|aluop[2]~1_combout\ & (!\datapath|riscv_ALU|Selector11~4_combout\)) # 
-- (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector11~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010001010000000101000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector11~4_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector11~1_combout\,
	dataf => \datapath|regfilemux|ALT_INV_f[20]~18_combout\,
	combout => \datapath|regfilemux|f[20]~19_combout\);

-- Location: FF_X16_Y32_N35
\datapath|riscv_regfile|data~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~692_q\);

-- Location: FF_X18_Y30_N25
\datapath|riscv_regfile|data~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~724_q\);

-- Location: FF_X16_Y32_N15
\datapath|riscv_regfile|data~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~756_q\);

-- Location: FF_X15_Y31_N21
\datapath|riscv_regfile|data~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~628_q\);

-- Location: FF_X18_Y30_N21
\datapath|riscv_regfile|data~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~596_q\);

-- Location: LABCELL_X13_Y31_N12
\datapath|riscv_regfile|data~564feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~564feeder_combout\ = ( \datapath|regfilemux|f[20]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~19_combout\,
	combout => \datapath|riscv_regfile|data~564feeder_combout\);

-- Location: FF_X13_Y31_N13
\datapath|riscv_regfile|data~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~564feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~564_q\);

-- Location: FF_X18_Y30_N23
\datapath|riscv_regfile|data~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~532_q\);

-- Location: MLABCELL_X18_Y30_N20
\datapath|riscv_regfile|data~1337\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1337_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~532_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~564_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~596_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~628_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~628_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~596_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~564_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~532_q\,
	combout => \datapath|riscv_regfile|data~1337_combout\);

-- Location: FF_X18_Y31_N23
\datapath|riscv_regfile|data~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~660_q\);

-- Location: MLABCELL_X18_Y30_N26
\datapath|riscv_regfile|data~1341\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1341_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1337_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1337_combout\ & 
-- ((\datapath|riscv_regfile|data~660_q\))) # (\datapath|riscv_regfile|data~1337_combout\ & (\datapath|riscv_regfile|data~692_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1337_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1337_combout\ & (\datapath|riscv_regfile|data~724_q\)) # (\datapath|riscv_regfile|data~1337_combout\ & 
-- ((\datapath|riscv_regfile|data~756_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~692_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~724_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~756_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1337_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~660_q\,
	combout => \datapath|riscv_regfile|data~1341_combout\);

-- Location: FF_X21_Y30_N7
\datapath|riscv_regfile|data~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~244_q\);

-- Location: FF_X21_Y30_N5
\datapath|riscv_regfile|data~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~212_q\);

-- Location: LABCELL_X22_Y28_N32
\datapath|riscv_regfile|data~180feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~180feeder_combout\ = ( \datapath|regfilemux|f[20]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~19_combout\,
	combout => \datapath|riscv_regfile|data~180feeder_combout\);

-- Location: FF_X22_Y28_N33
\datapath|riscv_regfile|data~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~180feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~180_q\);

-- Location: FF_X22_Y30_N1
\datapath|riscv_regfile|data~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~116_q\);

-- Location: FF_X22_Y30_N21
\datapath|riscv_regfile|data~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~84_q\);

-- Location: FF_X27_Y32_N17
\datapath|riscv_regfile|data~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~52_q\);

-- Location: FF_X22_Y30_N23
\datapath|riscv_regfile|data~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~20_q\);

-- Location: LABCELL_X22_Y30_N22
\datapath|riscv_regfile|data~1321\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1321_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~20_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~52_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~84_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~116_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~116_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~84_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~52_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~20_q\,
	combout => \datapath|riscv_regfile|data~1321_combout\);

-- Location: FF_X21_Y30_N23
\datapath|riscv_regfile|data~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~148_q\);

-- Location: MLABCELL_X21_Y30_N6
\datapath|riscv_regfile|data~1325\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1325_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1321_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1321_combout\ & 
-- (\datapath|riscv_regfile|data~148_q\)) # (\datapath|riscv_regfile|data~1321_combout\ & ((\datapath|riscv_regfile|data~180_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1321_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1321_combout\ & ((\datapath|riscv_regfile|data~212_q\))) # (\datapath|riscv_regfile|data~1321_combout\ & 
-- (\datapath|riscv_regfile|data~244_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~244_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~212_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~180_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1321_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~148_q\,
	combout => \datapath|riscv_regfile|data~1325_combout\);

-- Location: LABCELL_X13_Y30_N0
\datapath|riscv_regfile|data~436feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~436feeder_combout\ = ( \datapath|regfilemux|f[20]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~19_combout\,
	combout => \datapath|riscv_regfile|data~436feeder_combout\);

-- Location: FF_X13_Y30_N1
\datapath|riscv_regfile|data~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~436feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~436_q\);

-- Location: FF_X13_Y30_N29
\datapath|riscv_regfile|data~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~500_q\);

-- Location: FF_X16_Y30_N21
\datapath|riscv_regfile|data~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~468_q\);

-- Location: FF_X13_Y34_N29
\datapath|riscv_regfile|data~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~308_q\);

-- Location: FF_X18_Y35_N17
\datapath|riscv_regfile|data~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~372_q\);

-- Location: FF_X16_Y30_N9
\datapath|riscv_regfile|data~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~340_q\);

-- Location: FF_X16_Y30_N37
\datapath|riscv_regfile|data~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~276_q\);

-- Location: LABCELL_X16_Y30_N10
\datapath|riscv_regfile|data~1329\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1329_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~276_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~308_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~340_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~372_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~308_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~372_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~340_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~276_q\,
	combout => \datapath|riscv_regfile|data~1329_combout\);

-- Location: FF_X15_Y31_N19
\datapath|riscv_regfile|data~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~404_q\);

-- Location: LABCELL_X16_Y30_N22
\datapath|riscv_regfile|data~1333\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1333_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1329_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1329_combout\ & 
-- ((\datapath|riscv_regfile|data~404_q\))) # (\datapath|riscv_regfile|data~1329_combout\ & (\datapath|riscv_regfile|data~436_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1329_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1329_combout\ & ((\datapath|riscv_regfile|data~468_q\))) # (\datapath|riscv_regfile|data~1329_combout\ & (\datapath|riscv_regfile|data~500_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~436_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~500_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~468_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1329_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~404_q\,
	combout => \datapath|riscv_regfile|data~1333_combout\);

-- Location: FF_X18_Y29_N9
\datapath|riscv_regfile|data~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1012_q\);

-- Location: FF_X18_Y35_N13
\datapath|riscv_regfile|data~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~980_q\);

-- Location: FF_X18_Y35_N5
\datapath|riscv_regfile|data~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~948_q\);

-- Location: FF_X18_Y29_N39
\datapath|riscv_regfile|data~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~884_q\);

-- Location: FF_X24_Y30_N1
\datapath|riscv_regfile|data~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~852_q\);

-- Location: LABCELL_X13_Y31_N8
\datapath|riscv_regfile|data~820feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~820feeder_combout\ = ( \datapath|regfilemux|f[20]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[20]~19_combout\,
	combout => \datapath|riscv_regfile|data~820feeder_combout\);

-- Location: FF_X13_Y31_N9
\datapath|riscv_regfile|data~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~820feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~820_q\);

-- Location: FF_X21_Y35_N27
\datapath|riscv_regfile|data~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~788_q\);

-- Location: MLABCELL_X24_Y30_N2
\datapath|riscv_regfile|data~1345\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1345_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~788_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~820_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~852_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~884_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~884_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~852_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~820_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~788_q\,
	combout => \datapath|riscv_regfile|data~1345_combout\);

-- Location: FF_X24_Y30_N23
\datapath|riscv_regfile|data~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[20]~19_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~916_q\);

-- Location: MLABCELL_X24_Y30_N20
\datapath|riscv_regfile|data~1349\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1349_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1345_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1345_combout\ & 
-- (\datapath|riscv_regfile|data~916_q\)) # (\datapath|riscv_regfile|data~1345_combout\ & ((\datapath|riscv_regfile|data~948_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1345_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1345_combout\ & ((\datapath|riscv_regfile|data~980_q\))) # (\datapath|riscv_regfile|data~1345_combout\ & 
-- (\datapath|riscv_regfile|data~1012_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~1012_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~980_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~948_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1345_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~916_q\,
	combout => \datapath|riscv_regfile|data~1349_combout\);

-- Location: LABCELL_X19_Y30_N12
\datapath|riscv_regfile|data~1353\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1353_combout\ = ( \datapath|riscv_regfile|data~1333_combout\ & ( \datapath|riscv_regfile|data~1349_combout\ & ( ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1325_combout\))) # (\datapath|riscv_ir|data\(19) 
-- & (\datapath|riscv_regfile|data~1341_combout\))) # (\datapath|riscv_ir|data\(18)) ) ) ) # ( !\datapath|riscv_regfile|data~1333_combout\ & ( \datapath|riscv_regfile|data~1349_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1325_combout\)))) # (\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1341_combout\)) # (\datapath|riscv_ir|data\(18)))) ) ) ) # ( \datapath|riscv_regfile|data~1333_combout\ & ( 
-- !\datapath|riscv_regfile|data~1349_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1325_combout\)) # (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1341_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1333_combout\ & ( !\datapath|riscv_regfile|data~1349_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1325_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1341_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1341_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1325_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1333_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1349_combout\,
	combout => \datapath|riscv_regfile|data~1353_combout\);

-- Location: LABCELL_X19_Y32_N36
\datapath|alumux1|f[20]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[20]~28_combout\ = ( \datapath|riscv_regfile|data~1353_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(20))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1353_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(20),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|alumux1|f[20]~28_combout\);

-- Location: LABCELL_X16_Y36_N6
\datapath|riscv_ALU|ShiftLeft0~47\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~47_combout\ = ( \datapath|riscv_ALU|ShiftRight1~5_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight1~4_combout\ & !\datapath|riscv_ALU|ShiftRight1~1_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~5_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~2_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight1~4_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftRight1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010010100000111001001010000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~4_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~5_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~47_combout\);

-- Location: LABCELL_X16_Y32_N12
\datapath|riscv_ALU|ShiftLeft0~48\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~48_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~47_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~30_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~47_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftLeft0~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~30_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~47_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~48_combout\);

-- Location: LABCELL_X22_Y33_N26
\datapath|riscv_ALU|ShiftLeft0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~13_combout\ = ( !\datapath|alumux2|f[3]~3_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~12_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftLeft0~11_combout\) ) ) ) # ( 
-- !\datapath|alumux2|f[3]~3_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~12_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~11_combout\ & \datapath|alumux2|f[2]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000011110011111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~11_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~13_combout\);

-- Location: MLABCELL_X24_Y33_N6
\datapath|riscv_ALU|ShiftLeft0~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~39_combout\ = ( \datapath|riscv_ALU|ShiftRight0~50_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftLeft0~22_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~50_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~22_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~50_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[0]~5_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~22_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~50_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000011111111000000111100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~22_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~51_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~39_combout\);

-- Location: LABCELL_X16_Y32_N6
\datapath|riscv_ALU|Selector10~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~13_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Add1~89_sumout\)) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~48_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~13_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Add1~89_sumout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~48_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~0_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~13_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & (((\datapath|riscv_ALU|Add1~89_sumout\)) # 
-- (\datapath|riscv_ALU|Selector7~0_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~48_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~13_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Add1~89_sumout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~48_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~89_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~48_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~39_combout\,
	combout => \datapath|riscv_ALU|Selector10~0_combout\);

-- Location: LABCELL_X16_Y32_N38
\datapath|riscv_ALU|Selector10~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~1_combout\ = ( \datapath|riscv_ALU|Add0~85_sumout\ & ( \datapath|riscv_ALU|Selector10~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~36_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add0~85_sumout\ & ( \datapath|riscv_ALU|Selector10~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|riscv_ALU|ShiftRight0~36_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~85_sumout\ & ( !\datapath|riscv_ALU|Selector10~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~36_combout\ & 
-- ((\datapath|riscv_ALU|Selector7~2_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\) # (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add0~85_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector10~0_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~36_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~36_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~85_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector10~0_combout\,
	combout => \datapath|riscv_ALU|Selector10~1_combout\);

-- Location: LABCELL_X16_Y32_N30
\datapath|regfilemux|f[21]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[21]~23_combout\ = ( \control|aluop[2]~1_combout\ & ( \datapath|riscv_ALU|Selector10~1_combout\ & ( (\datapath|regfilemux|f[21]~22_combout\) # (\datapath|regfilemux|f[31]~0_combout\) ) ) ) # ( !\control|aluop[2]~1_combout\ & ( 
-- \datapath|riscv_ALU|Selector10~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & !\datapath|riscv_ALU|Selector10~3_combout\)) # (\datapath|regfilemux|f[21]~22_combout\) ) ) ) # ( \control|aluop[2]~1_combout\ & ( 
-- !\datapath|riscv_ALU|Selector10~1_combout\ & ( \datapath|regfilemux|f[21]~22_combout\ ) ) ) # ( !\control|aluop[2]~1_combout\ & ( !\datapath|riscv_ALU|Selector10~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & 
-- !\datapath|riscv_ALU|Selector10~3_combout\)) # (\datapath|regfilemux|f[21]~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111000011110000111101011111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[21]~22_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector10~3_combout\,
	datae => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector10~1_combout\,
	combout => \datapath|regfilemux|f[21]~23_combout\);

-- Location: FF_X27_Y32_N21
\datapath|riscv_regfile|data~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~501_q\);

-- Location: FF_X25_Y32_N13
\datapath|riscv_regfile|data~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~469_q\);

-- Location: FF_X25_Y30_N13
\datapath|riscv_regfile|data~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~437_q\);

-- Location: FF_X12_Y32_N35
\datapath|riscv_regfile|data~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~309_q\);

-- Location: FF_X12_Y33_N7
\datapath|riscv_regfile|data~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~373_q\);

-- Location: FF_X12_Y33_N5
\datapath|riscv_regfile|data~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~341_q\);

-- Location: FF_X12_Y33_N27
\datapath|riscv_regfile|data~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~277_q\);

-- Location: MLABCELL_X12_Y33_N24
\datapath|riscv_regfile|data~1395\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1395_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~277_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~309_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~341_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~373_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~309_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~373_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~341_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~277_q\,
	combout => \datapath|riscv_regfile|data~1395_combout\);

-- Location: FF_X13_Y32_N15
\datapath|riscv_regfile|data~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~405_q\);

-- Location: LABCELL_X25_Y32_N14
\datapath|riscv_regfile|data~1399\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1399_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1395_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1395_combout\ & 
-- (\datapath|riscv_regfile|data~405_q\)) # (\datapath|riscv_regfile|data~1395_combout\ & ((\datapath|riscv_regfile|data~437_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1395_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1395_combout\ & ((\datapath|riscv_regfile|data~469_q\))) # (\datapath|riscv_regfile|data~1395_combout\ & 
-- (\datapath|riscv_regfile|data~501_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~501_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~469_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~437_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1395_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~405_q\,
	combout => \datapath|riscv_regfile|data~1399_combout\);

-- Location: LABCELL_X16_Y27_N28
\datapath|riscv_regfile|data~1013feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1013feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~1013feeder_combout\);

-- Location: FF_X16_Y27_N29
\datapath|riscv_regfile|data~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1013feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1013_q\);

-- Location: FF_X16_Y32_N1
\datapath|riscv_regfile|data~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~981_q\);

-- Location: FF_X19_Y31_N37
\datapath|riscv_regfile|data~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~949_q\);

-- Location: LABCELL_X19_Y27_N6
\datapath|riscv_regfile|data~885feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~885feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~885feeder_combout\);

-- Location: FF_X19_Y27_N7
\datapath|riscv_regfile|data~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~885feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~885_q\);

-- Location: FF_X22_Y29_N33
\datapath|riscv_regfile|data~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~853_q\);

-- Location: FF_X13_Y31_N25
\datapath|riscv_regfile|data~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~821_q\);

-- Location: LABCELL_X22_Y29_N14
\datapath|riscv_regfile|data~789feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~789feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~789feeder_combout\);

-- Location: FF_X22_Y29_N15
\datapath|riscv_regfile|data~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~789feeder_combout\,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~789_q\);

-- Location: LABCELL_X22_Y29_N34
\datapath|riscv_regfile|data~1411\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1411_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~789_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~821_q\))))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~853_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~885_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~885_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~853_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~821_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~789_q\,
	combout => \datapath|riscv_regfile|data~1411_combout\);

-- Location: LABCELL_X25_Y32_N30
\datapath|riscv_regfile|data~917feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~917feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~917feeder_combout\);

-- Location: FF_X25_Y32_N31
\datapath|riscv_regfile|data~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~917feeder_combout\,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~917_q\);

-- Location: LABCELL_X25_Y32_N20
\datapath|riscv_regfile|data~1415\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1415_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1411_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1411_combout\ & 
-- (\datapath|riscv_regfile|data~917_q\)) # (\datapath|riscv_regfile|data~1411_combout\ & ((\datapath|riscv_regfile|data~949_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1411_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1411_combout\ & ((\datapath|riscv_regfile|data~981_q\))) # (\datapath|riscv_regfile|data~1411_combout\ & 
-- (\datapath|riscv_regfile|data~1013_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1013_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~981_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~949_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1411_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~917_q\,
	combout => \datapath|riscv_regfile|data~1415_combout\);

-- Location: FF_X16_Y32_N27
\datapath|riscv_regfile|data~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~693_q\);

-- Location: FF_X25_Y32_N25
\datapath|riscv_regfile|data~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~725_q\);

-- Location: FF_X16_Y32_N5
\datapath|riscv_regfile|data~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~757_q\);

-- Location: FF_X13_Y31_N15
\datapath|riscv_regfile|data~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~629_q\);

-- Location: FF_X15_Y33_N13
\datapath|riscv_regfile|data~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~597_q\);

-- Location: FF_X13_Y31_N21
\datapath|riscv_regfile|data~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~565_q\);

-- Location: FF_X15_Y33_N35
\datapath|riscv_regfile|data~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~533_q\);

-- Location: MLABCELL_X15_Y33_N32
\datapath|riscv_regfile|data~1403\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1403_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~533_q\ & ((!\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~565_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~597_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~629_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~629_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~597_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~565_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~533_q\,
	combout => \datapath|riscv_regfile|data~1403_combout\);

-- Location: MLABCELL_X18_Y31_N2
\datapath|riscv_regfile|data~661feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~661feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~661feeder_combout\);

-- Location: FF_X18_Y31_N3
\datapath|riscv_regfile|data~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~661feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~661_q\);

-- Location: LABCELL_X25_Y32_N26
\datapath|riscv_regfile|data~1407\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1407_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1403_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1403_combout\ & 
-- ((\datapath|riscv_regfile|data~661_q\))) # (\datapath|riscv_regfile|data~1403_combout\ & (\datapath|riscv_regfile|data~693_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1403_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1403_combout\ & (\datapath|riscv_regfile|data~725_q\)) # (\datapath|riscv_regfile|data~1403_combout\ & ((\datapath|riscv_regfile|data~757_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~693_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~725_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~757_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1403_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~661_q\,
	combout => \datapath|riscv_regfile|data~1407_combout\);

-- Location: FF_X15_Y32_N21
\datapath|riscv_regfile|data~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~245_q\);

-- Location: FF_X24_Y32_N1
\datapath|riscv_regfile|data~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~213_q\);

-- Location: FF_X13_Y29_N17
\datapath|riscv_regfile|data~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~181_q\);

-- Location: FF_X22_Y30_N15
\datapath|riscv_regfile|data~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~117_q\);

-- Location: FF_X22_Y30_N29
\datapath|riscv_regfile|data~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~85_q\);

-- Location: MLABCELL_X15_Y36_N30
\datapath|riscv_regfile|data~53feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~53feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~53feeder_combout\);

-- Location: FF_X15_Y36_N31
\datapath|riscv_regfile|data~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~53feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~53_q\);

-- Location: LABCELL_X22_Y30_N10
\datapath|riscv_regfile|data~21feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~21feeder_combout\ = ( \datapath|regfilemux|f[21]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[21]~23_combout\,
	combout => \datapath|riscv_regfile|data~21feeder_combout\);

-- Location: FF_X22_Y30_N11
\datapath|riscv_regfile|data~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~21feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~21_q\);

-- Location: LABCELL_X22_Y30_N30
\datapath|riscv_regfile|data~1387\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1387_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~21_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~53_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~85_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~117_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001010101111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~117_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~85_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~53_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~21_q\,
	combout => \datapath|riscv_regfile|data~1387_combout\);

-- Location: FF_X15_Y32_N19
\datapath|riscv_regfile|data~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[21]~23_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~149_q\);

-- Location: MLABCELL_X24_Y32_N2
\datapath|riscv_regfile|data~1391\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1391_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1387_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1387_combout\ & 
-- (\datapath|riscv_regfile|data~149_q\)) # (\datapath|riscv_regfile|data~1387_combout\ & ((\datapath|riscv_regfile|data~181_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1387_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1387_combout\ & ((\datapath|riscv_regfile|data~213_q\))) # (\datapath|riscv_regfile|data~1387_combout\ & 
-- (\datapath|riscv_regfile|data~245_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~245_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~213_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~181_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1387_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~149_q\,
	combout => \datapath|riscv_regfile|data~1391_combout\);

-- Location: MLABCELL_X24_Y32_N32
\datapath|riscv_regfile|data~1419\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1419_combout\ = ( \datapath|riscv_regfile|data~1407_combout\ & ( \datapath|riscv_regfile|data~1391_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1399_combout\)) 
-- # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1415_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1407_combout\ & ( \datapath|riscv_regfile|data~1391_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) # 
-- (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1399_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1415_combout\))))) ) ) ) # ( \datapath|riscv_regfile|data~1407_combout\ & ( 
-- !\datapath|riscv_regfile|data~1391_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1399_combout\)) # 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1415_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1407_combout\ & ( !\datapath|riscv_regfile|data~1391_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1399_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1415_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1399_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1415_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1407_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1391_combout\,
	combout => \datapath|riscv_regfile|data~1419_combout\);

-- Location: LABCELL_X19_Y32_N24
\datapath|alumux1|f[21]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[21]~27_combout\ = ( \datapath|riscv_regfile|data~1419_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(21))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1419_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(21),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1419_combout\,
	combout => \datapath|alumux1|f[21]~27_combout\);

-- Location: MLABCELL_X15_Y32_N22
\datapath|riscv_ALU|ShiftRight1~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~15_combout\ = ( \datapath|alumux1|f[23]~26_combout\ & ( \datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[21]~27_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[24]~24_combout\)))) ) ) ) # ( !\datapath|alumux1|f[23]~26_combout\ & ( \datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[21]~27_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[24]~24_combout\))) ) ) ) # ( \datapath|alumux1|f[23]~26_combout\ & ( 
-- !\datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[21]~27_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[24]~24_combout\)))) ) ) ) # ( !\datapath|alumux1|f[23]~26_combout\ & ( !\datapath|alumux1|f[22]~25_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[21]~27_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[24]~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	datad => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	datae => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[22]~25_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~15_combout\);

-- Location: MLABCELL_X15_Y32_N38
\datapath|riscv_ALU|ShiftRight1~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~17_combout\ = ( \datapath|riscv_ALU|ShiftRight1~16_combout\ & ( \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # 
-- ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~15_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~16_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (((\datapath|riscv_ALU|ShiftRight1~15_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~16_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~15_combout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~16_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~13_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~13_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~17_combout\);

-- Location: LABCELL_X13_Y32_N22
\datapath|riscv_ALU|Selector14~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector14~2_combout\ = ( \datapath|alumux2|f[17]~21_combout\ & ( \datapath|riscv_ALU|ShiftRight1~17_combout\ & ( (!\control|Selector0~3_combout\ & ((!\control|aluop[0]~0_combout\ & (!\datapath|alumux1|f[17]~30_combout\)) # 
-- (\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[4]~1_combout\))))) # (\control|Selector0~3_combout\ & (((!\control|aluop[0]~0_combout\)) # (\datapath|alumux1|f[17]~30_combout\))) ) ) ) # ( !\datapath|alumux2|f[17]~21_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~17_combout\ & ( (!\control|aluop[0]~0_combout\ & (\datapath|alumux1|f[17]~30_combout\)) # (\control|aluop[0]~0_combout\ & (((!\control|Selector0~3_combout\ & !\datapath|alumux2|f[4]~1_combout\)))) ) ) ) # ( 
-- \datapath|alumux2|f[17]~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~17_combout\ & ( (!\datapath|alumux1|f[17]~30_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[17]~30_combout\ & (\control|Selector0~3_combout\)) ) ) ) # ( 
-- !\datapath|alumux2|f[17]~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~17_combout\ & ( (\datapath|alumux1|f[17]~30_combout\ & !\control|aluop[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000101100011011000101011100010100001011110110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \datapath|alumux2|ALT_INV_f[17]~21_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~17_combout\,
	combout => \datapath|riscv_ALU|Selector14~2_combout\);

-- Location: MLABCELL_X15_Y32_N36
\datapath|riscv_ALU|ShiftRight0~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~22_combout\ = ( \datapath|riscv_ALU|ShiftRight1~16_combout\ & ( \datapath|riscv_ALU|ShiftRight0~21_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # 
-- ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~15_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~16_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~21_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~14_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (((\datapath|riscv_ALU|ShiftRight1~15_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~16_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~21_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & 
-- ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftRight1~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~15_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~16_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~21_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~14_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~14_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~15_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~21_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~22_combout\);

-- Location: LABCELL_X13_Y33_N2
\datapath|riscv_ALU|ShiftLeft0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~3_combout\ = ( \datapath|alumux1|f[0]~7_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux2|f[0]~5_combout\) # (\datapath|alumux1|f[1]~5_combout\))) ) ) ) # ( 
-- !\datapath|alumux1|f[0]~7_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~0_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[1]~5_combout\ & !\datapath|alumux2|f[0]~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~3_combout\);

-- Location: LABCELL_X13_Y32_N2
\datapath|riscv_ALU|ShiftLeft0~40\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~40_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftLeft0~12_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~30_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & \datapath|riscv_ALU|ShiftLeft0~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~12_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~30_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~40_combout\);

-- Location: LABCELL_X13_Y32_N28
\datapath|riscv_ALU|Selector14~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector14~0_combout\ = ( \datapath|riscv_ALU|Add1~73_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\) # ((!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~3_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~40_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add1~73_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~3_combout\))) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # 
-- ((\datapath|riscv_ALU|ShiftLeft0~40_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add1~73_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\) # 
-- ((\datapath|riscv_ALU|ShiftLeft0~3_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~40_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add1~73_sumout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~39_combout\ & ( (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~3_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~40_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~40_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add1~73_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~39_combout\,
	combout => \datapath|riscv_ALU|Selector14~0_combout\);

-- Location: LABCELL_X13_Y32_N16
\datapath|riscv_ALU|Selector14~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector14~1_combout\ = ( \datapath|riscv_ALU|Selector7~1_combout\ & ( \datapath|riscv_ALU|Selector14~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|riscv_ALU|Add0~69_sumout\))) # 
-- (\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|alumux1|f[31]~19_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~1_combout\ & ( \datapath|riscv_ALU|Selector14~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # 
-- (\datapath|riscv_ALU|ShiftRight0~22_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector7~1_combout\ & ( !\datapath|riscv_ALU|Selector14~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|riscv_ALU|Add0~69_sumout\))) # 
-- (\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|alumux1|f[31]~19_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~1_combout\ & ( !\datapath|riscv_ALU|Selector14~0_combout\ & ( (\datapath|riscv_ALU|ShiftRight0~22_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~22_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~69_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector14~0_combout\,
	combout => \datapath|riscv_ALU|Selector14~1_combout\);

-- Location: LABCELL_X13_Y32_N36
\datapath|regfilemux|f[17]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[17]~28_combout\ = ( \datapath|riscv_ALU|Selector14~2_combout\ & ( \datapath|riscv_ALU|Selector14~1_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\) # (\datapath|regfilemux|f[17]~27_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector14~2_combout\ & ( \datapath|riscv_ALU|Selector14~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & \control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[17]~27_combout\) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector14~2_combout\ & ( !\datapath|riscv_ALU|Selector14~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & !\control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[17]~27_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector14~2_combout\ & ( !\datapath|riscv_ALU|Selector14~1_combout\ & ( \datapath|regfilemux|f[17]~27_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111110101010101010101010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[17]~27_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector14~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector14~1_combout\,
	combout => \datapath|regfilemux|f[17]~28_combout\);

-- Location: FF_X15_Y29_N35
\datapath|riscv_regfile|data~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~945_q\);

-- Location: FF_X13_Y32_N25
\datapath|riscv_regfile|data~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~977_q\);

-- Location: FF_X15_Y29_N37
\datapath|riscv_regfile|data~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1009_q\);

-- Location: FF_X21_Y28_N21
\datapath|riscv_regfile|data~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~817_q\);

-- Location: FF_X13_Y29_N35
\datapath|riscv_regfile|data~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~881_q\);

-- Location: FF_X21_Y31_N7
\datapath|riscv_regfile|data~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~849_q\);

-- Location: FF_X21_Y31_N23
\datapath|riscv_regfile|data~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~785_q\);

-- Location: MLABCELL_X21_Y31_N20
\datapath|riscv_regfile|data~1510\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1510_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~785_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~817_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~849_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~881_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~817_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~881_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~849_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~785_q\,
	combout => \datapath|riscv_regfile|data~1510_combout\);

-- Location: FF_X21_Y31_N27
\datapath|riscv_regfile|data~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~913_q\);

-- Location: MLABCELL_X21_Y31_N24
\datapath|riscv_regfile|data~1514\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1514_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1510_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1510_combout\ & 
-- ((\datapath|riscv_regfile|data~913_q\))) # (\datapath|riscv_regfile|data~1510_combout\ & (\datapath|riscv_regfile|data~945_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1510_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1510_combout\ & (\datapath|riscv_regfile|data~977_q\)) # (\datapath|riscv_regfile|data~1510_combout\ & 
-- ((\datapath|riscv_regfile|data~1009_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~945_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~977_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1009_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1510_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~913_q\,
	combout => \datapath|riscv_regfile|data~1514_combout\);

-- Location: MLABCELL_X24_Y32_N12
\datapath|riscv_regfile|data~241feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~241feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~241feeder_combout\);

-- Location: FF_X24_Y32_N13
\datapath|riscv_regfile|data~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~241feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~241_q\);

-- Location: FF_X21_Y29_N5
\datapath|riscv_regfile|data~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~209_q\);

-- Location: FF_X12_Y30_N9
\datapath|riscv_regfile|data~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~177_q\);

-- Location: MLABCELL_X21_Y29_N12
\datapath|riscv_regfile|data~81feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~81feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~81feeder_combout\);

-- Location: FF_X21_Y29_N13
\datapath|riscv_regfile|data~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~81feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~81_q\);

-- Location: FF_X12_Y30_N21
\datapath|riscv_regfile|data~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~113_q\);

-- Location: FF_X13_Y32_N35
\datapath|riscv_regfile|data~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~49_q\);

-- Location: FF_X21_Y29_N35
\datapath|riscv_regfile|data~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~17_q\);

-- Location: MLABCELL_X21_Y29_N32
\datapath|riscv_regfile|data~1486\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1486_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~17_q\)) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~49_q\)))))) # (\datapath|riscv_ir|data\(17) & (\datapath|riscv_ir|data\(15))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~81_q\)) 
-- # (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~113_q\)))))) # (\datapath|riscv_ir|data\(17) & (\datapath|riscv_ir|data\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010011101100111011001110110001100100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~81_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~113_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~49_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~17_q\,
	combout => \datapath|riscv_regfile|data~1486_combout\);

-- Location: MLABCELL_X12_Y29_N34
\datapath|riscv_regfile|data~145feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~145feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~145feeder_combout\);

-- Location: FF_X12_Y29_N35
\datapath|riscv_regfile|data~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~145feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~145_q\);

-- Location: MLABCELL_X21_Y29_N6
\datapath|riscv_regfile|data~1490\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1490_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1486_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1486_combout\ & 
-- (\datapath|riscv_regfile|data~145_q\)) # (\datapath|riscv_regfile|data~1486_combout\ & ((\datapath|riscv_regfile|data~177_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1486_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1486_combout\ & ((\datapath|riscv_regfile|data~209_q\))) # (\datapath|riscv_regfile|data~1486_combout\ & 
-- (\datapath|riscv_regfile|data~241_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~241_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~209_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~177_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1486_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~145_q\,
	combout => \datapath|riscv_regfile|data~1490_combout\);

-- Location: MLABCELL_X12_Y28_N2
\datapath|riscv_regfile|data~689feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~689feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~689feeder_combout\);

-- Location: FF_X12_Y28_N3
\datapath|riscv_regfile|data~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~689feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~689_q\);

-- Location: LABCELL_X16_Y27_N0
\datapath|riscv_regfile|data~753feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~753feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~753feeder_combout\);

-- Location: FF_X16_Y27_N1
\datapath|riscv_regfile|data~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~753feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~753_q\);

-- Location: FF_X15_Y28_N1
\datapath|riscv_regfile|data~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~721_q\);

-- Location: LABCELL_X19_Y28_N14
\datapath|riscv_regfile|data~561feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~561feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~561feeder_combout\);

-- Location: FF_X19_Y28_N15
\datapath|riscv_regfile|data~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~561feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~561_q\);

-- Location: LABCELL_X16_Y28_N26
\datapath|riscv_regfile|data~625feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~625feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~625feeder_combout\);

-- Location: FF_X16_Y28_N27
\datapath|riscv_regfile|data~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~625feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~625_q\);

-- Location: LABCELL_X16_Y28_N28
\datapath|riscv_regfile|data~593feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~593feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~593feeder_combout\);

-- Location: FF_X16_Y28_N29
\datapath|riscv_regfile|data~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~593feeder_combout\,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~593_q\);

-- Location: FF_X16_Y28_N39
\datapath|riscv_regfile|data~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~529_q\);

-- Location: LABCELL_X16_Y28_N36
\datapath|riscv_regfile|data~1502\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1502_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~529_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~561_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~593_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~625_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~561_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~625_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~593_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~529_q\,
	combout => \datapath|riscv_regfile|data~1502_combout\);

-- Location: MLABCELL_X12_Y28_N12
\datapath|riscv_regfile|data~657feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~657feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~657feeder_combout\);

-- Location: FF_X12_Y28_N13
\datapath|riscv_regfile|data~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~657feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~657_q\);

-- Location: MLABCELL_X15_Y28_N2
\datapath|riscv_regfile|data~1506\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1506_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1502_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1502_combout\ & 
-- ((\datapath|riscv_regfile|data~657_q\))) # (\datapath|riscv_regfile|data~1502_combout\ & (\datapath|riscv_regfile|data~689_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1502_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1502_combout\ & ((\datapath|riscv_regfile|data~721_q\))) # (\datapath|riscv_regfile|data~1502_combout\ & (\datapath|riscv_regfile|data~753_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~689_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~753_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~721_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1502_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~657_q\,
	combout => \datapath|riscv_regfile|data~1506_combout\);

-- Location: FF_X13_Y30_N13
\datapath|riscv_regfile|data~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~433_q\);

-- Location: FF_X13_Y30_N3
\datapath|riscv_regfile|data~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~497_q\);

-- Location: MLABCELL_X15_Y30_N22
\datapath|riscv_regfile|data~465feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~465feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~465feeder_combout\);

-- Location: FF_X15_Y30_N23
\datapath|riscv_regfile|data~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~465feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~465_q\);

-- Location: LABCELL_X11_Y33_N24
\datapath|riscv_regfile|data~305feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~305feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~305feeder_combout\);

-- Location: FF_X11_Y33_N25
\datapath|riscv_regfile|data~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~305feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~305_q\);

-- Location: MLABCELL_X12_Y33_N2
\datapath|riscv_regfile|data~369feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~369feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~369feeder_combout\);

-- Location: FF_X12_Y33_N3
\datapath|riscv_regfile|data~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~369feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~369_q\);

-- Location: MLABCELL_X12_Y33_N20
\datapath|riscv_regfile|data~337feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~337feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~337feeder_combout\);

-- Location: FF_X12_Y33_N21
\datapath|riscv_regfile|data~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~337feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~337_q\);

-- Location: MLABCELL_X12_Y33_N12
\datapath|riscv_regfile|data~273feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~273feeder_combout\ = ( \datapath|regfilemux|f[17]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[17]~28_combout\,
	combout => \datapath|riscv_regfile|data~273feeder_combout\);

-- Location: FF_X12_Y33_N13
\datapath|riscv_regfile|data~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~273feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~273_q\);

-- Location: MLABCELL_X12_Y33_N28
\datapath|riscv_regfile|data~1494\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1494_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~273_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~305_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~337_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~369_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~305_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~369_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~337_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~273_q\,
	combout => \datapath|riscv_regfile|data~1494_combout\);

-- Location: FF_X15_Y31_N11
\datapath|riscv_regfile|data~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[17]~28_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~401_q\);

-- Location: MLABCELL_X15_Y30_N10
\datapath|riscv_regfile|data~1498\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1498_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1494_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1494_combout\ & 
-- ((\datapath|riscv_regfile|data~401_q\))) # (\datapath|riscv_regfile|data~1494_combout\ & (\datapath|riscv_regfile|data~433_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1494_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1494_combout\ & ((\datapath|riscv_regfile|data~465_q\))) # (\datapath|riscv_regfile|data~1494_combout\ & (\datapath|riscv_regfile|data~497_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~433_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~497_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~465_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1494_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~401_q\,
	combout => \datapath|riscv_regfile|data~1498_combout\);

-- Location: MLABCELL_X15_Y33_N6
\datapath|riscv_regfile|data~1518\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1518_combout\ = ( \datapath|riscv_regfile|data~1506_combout\ & ( \datapath|riscv_regfile|data~1498_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1490_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1514_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1506_combout\ & ( \datapath|riscv_regfile|data~1498_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1490_combout\)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1514_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1506_combout\ & ( !\datapath|riscv_regfile|data~1498_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1490_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1514_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1506_combout\ & ( !\datapath|riscv_regfile|data~1498_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1490_combout\)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1514_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1514_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1490_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1506_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1498_combout\,
	combout => \datapath|riscv_regfile|data~1518_combout\);

-- Location: LABCELL_X16_Y36_N32
\datapath|riscv_ALU|ShiftRight0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~13_combout\ = ( \datapath|riscv_regfile|data~1518_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((!\control|Selector0~1_combout\ & ((\datapath|pc|data\(17)))) # (\control|Selector0~1_combout\ & 
-- (\datapath|riscv_regfile|WideOr1~combout\)))) ) ) # ( !\datapath|riscv_regfile|data~1518_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\control|Selector0~1_combout\ & \datapath|pc|data\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(17),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1518_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~13_combout\);

-- Location: LABCELL_X16_Y36_N28
\datapath|riscv_ALU|ShiftRight1~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~33_combout\ = ( !\datapath|riscv_ALU|ShiftRight1~5_combout\ & ( \datapath|riscv_ALU|ShiftRight0~12_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & !\datapath|riscv_ALU|ShiftRight0~13_combout\) ) ) ) # ( 
-- \datapath|riscv_ALU|ShiftRight1~5_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & !\datapath|riscv_ALU|ShiftRight1~4_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~5_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|riscv_ALU|ShiftRight1~4_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|riscv_ALU|ShiftRight0~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001010000101010100000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~13_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~4_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~12_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~33_combout\);

-- Location: LABCELL_X25_Y34_N2
\datapath|riscv_ALU|ShiftRight1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~9_combout\ = ( \datapath|alumux1|f[6]~12_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\)))) ) ) ) # ( !\datapath|alumux1|f[6]~12_combout\ & ( \datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|alumux2|f[1]~6_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))))) ) ) ) # ( \datapath|alumux1|f[6]~12_combout\ & ( 
-- !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))))) ) ) ) # ( !\datapath|alumux1|f[6]~12_combout\ & ( !\datapath|alumux1|f[4]~13_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[5]~15_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datae => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~9_combout\);

-- Location: MLABCELL_X21_Y36_N36
\datapath|riscv_ALU|Selector27~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector27~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( \datapath|riscv_ALU|ShiftRight1~8_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~9_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|riscv_ALU|ShiftRight1~33_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~8_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~9_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- (!\datapath|riscv_ALU|ShiftRight1~33_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~8_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~9_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|riscv_ALU|ShiftRight1~33_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~8_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight1~9_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & 
-- (!\datapath|riscv_ALU|ShiftRight1~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010011000010101001101110000110010101110100111011011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~33_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~9_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~8_combout\,
	combout => \datapath|riscv_ALU|Selector27~0_combout\);

-- Location: MLABCELL_X21_Y36_N8
\datapath|riscv_ALU|Selector27~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector27~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~34_combout\ & ( \datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (((\datapath|alumux1|f[4]~13_combout\ & !\control|aluop[0]~0_combout\)))) # 
-- (\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux1|f[4]~13_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[4]~13_combout\ & (\control|Selector0~3_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~34_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (!\control|aluop[0]~0_combout\ & ((!\datapath|alumux2|f[4]~1_combout\ & ((\datapath|alumux1|f[4]~13_combout\))) # (\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux1|f[4]~13_combout\) # 
-- (\control|Selector0~3_combout\))))) # (\control|aluop[0]~0_combout\ & ((!\control|Selector0~3_combout\) # ((\datapath|alumux2|f[4]~1_combout\ & \datapath|alumux1|f[4]~13_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~34_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (((\datapath|alumux1|f[4]~13_combout\ & !\control|aluop[0]~0_combout\)))) # (\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux1|f[4]~13_combout\ & 
-- ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[4]~13_combout\ & (\control|Selector0~3_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~34_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~38_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & 
-- (((\datapath|alumux1|f[4]~13_combout\ & !\control|aluop[0]~0_combout\)))) # (\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux1|f[4]~13_combout\ & ((!\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[4]~13_combout\ & 
-- (\control|Selector0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101100000001010110110000000101011011110011010101101100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	datad => \control|ALT_INV_aluop[0]~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~38_combout\,
	combout => \datapath|riscv_ALU|Selector27~1_combout\);

-- Location: MLABCELL_X21_Y36_N4
\datapath|riscv_ALU|ShiftRight0~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~35_combout\ = ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\ & 
-- !\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & ((\datapath|alumux2|f[2]~8_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\ & !\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~35_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\) # 
-- (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux1|f[31]~19_combout\ & ((\datapath|alumux2|f[2]~8_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~35_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight1~36_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~37_combout\) # (\datapath|alumux2|f[2]~8_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((!\datapath|alumux2|f[2]~8_combout\)) 
-- # (\datapath|alumux1|f[31]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111011101110000001101110111110011000100011100000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~37_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~35_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~36_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~35_combout\);

-- Location: MLABCELL_X21_Y36_N16
\datapath|riscv_ALU|Selector27~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector27~2_combout\ = ( \datapath|riscv_ALU|Add1~21_sumout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & ((!\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~35_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~10_combout\))))) # (\datapath|riscv_ALU|Selector30~4_combout\ & (!\datapath|riscv_ALU|Selector30~5_combout\)) ) ) # ( !\datapath|riscv_ALU|Add1~21_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~4_combout\ & ((!\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~35_combout\)) # (\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~35_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~10_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~21_sumout\,
	combout => \datapath|riscv_ALU|Selector27~2_combout\);

-- Location: MLABCELL_X21_Y36_N32
\datapath|riscv_ALU|Selector27~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector27~3_combout\ = ( \datapath|riscv_ALU|Selector27~1_combout\ & ( \datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector27~0_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector27~1_combout\ & ( 
-- \datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector27~0_combout\)))) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector27~1_combout\ & ( !\datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & 
-- (((\datapath|riscv_ALU|Selector27~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~17_sumout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector27~1_combout\ & ( !\datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector27~0_combout\)))) # 
-- (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~17_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector27~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector27~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector27~2_combout\,
	combout => \datapath|riscv_ALU|Selector27~3_combout\);

-- Location: MLABCELL_X21_Y28_N36
\datapath|regfilemux|f[4]~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[4]~45_combout\ = ( \control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector27~3_combout\ & ( (!\control|state.s_ldr2~q\ & (!\control|state.s_LUI~q\)) # (\control|state.s_ldr2~q\ & ((\datapath|riscv_MDR|data\(4)))) ) ) ) # ( 
-- !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_ALU|Selector27~3_combout\ & ( (\datapath|riscv_MDR|data\(4) & ((\control|state.s_ldr2~q\) # (\control|state.s_LUI~q\))) ) ) ) # ( \control|cmpmux_sel~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector27~3_combout\ & ( (\datapath|riscv_MDR|data\(4) & \control|state.s_ldr2~q\) ) ) ) # ( !\control|cmpmux_sel~0_combout\ & ( !\datapath|riscv_ALU|Selector27~3_combout\ & ( (\datapath|riscv_MDR|data\(4) & 
-- ((\control|state.s_ldr2~q\) # (\control|state.s_LUI~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000000000111100000011000011111100110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_state.s_LUI~q\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(4),
	datad => \control|ALT_INV_state.s_ldr2~q\,
	datae => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector27~3_combout\,
	combout => \datapath|regfilemux|f[4]~45_combout\);

-- Location: LABCELL_X13_Y30_N26
\datapath|riscv_regfile|data~484feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~484feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~484feeder_combout\);

-- Location: FF_X13_Y30_N27
\datapath|riscv_regfile|data~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~484feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~484_q\);

-- Location: LABCELL_X22_Y27_N36
\datapath|riscv_regfile|data~420feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~420feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~420feeder_combout\);

-- Location: FF_X22_Y27_N37
\datapath|riscv_regfile|data~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~420feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~420_q\);

-- Location: MLABCELL_X15_Y30_N20
\datapath|riscv_regfile|data~452feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~452feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~452feeder_combout\);

-- Location: FF_X15_Y30_N21
\datapath|riscv_regfile|data~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~452feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~452_q\);

-- Location: MLABCELL_X29_Y30_N38
\datapath|riscv_regfile|data~356feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~356feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~356feeder_combout\);

-- Location: FF_X29_Y30_N39
\datapath|riscv_regfile|data~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~356feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~356_q\);

-- Location: LABCELL_X22_Y33_N2
\datapath|riscv_regfile|data~292feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~292feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~292feeder_combout\);

-- Location: FF_X22_Y33_N3
\datapath|riscv_regfile|data~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~292feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~292_q\);

-- Location: MLABCELL_X15_Y30_N18
\datapath|riscv_regfile|data~324feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~324feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~324feeder_combout\);

-- Location: FF_X15_Y30_N19
\datapath|riscv_regfile|data~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~324feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~324_q\);

-- Location: MLABCELL_X15_Y30_N6
\datapath|riscv_regfile|data~260feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~260feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~260feeder_combout\);

-- Location: FF_X15_Y30_N7
\datapath|riscv_regfile|data~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~260feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~260_q\);

-- Location: MLABCELL_X15_Y30_N38
\datapath|riscv_regfile|data~1989\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1989_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~260_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~292_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~324_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~356_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~356_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~292_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~324_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~260_q\,
	combout => \datapath|riscv_regfile|data~1989_combout\);

-- Location: LABCELL_X11_Y33_N16
\datapath|riscv_regfile|data~388feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~388feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~388feeder_combout\);

-- Location: FF_X11_Y33_N17
\datapath|riscv_regfile|data~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~388feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~388_q\);

-- Location: MLABCELL_X15_Y30_N34
\datapath|riscv_regfile|data~1993\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1993_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1989_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1989_combout\ & 
-- ((\datapath|riscv_regfile|data~388_q\))) # (\datapath|riscv_regfile|data~1989_combout\ & (\datapath|riscv_regfile|data~420_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1989_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1989_combout\ & ((\datapath|riscv_regfile|data~452_q\))) # (\datapath|riscv_regfile|data~1989_combout\ & (\datapath|riscv_regfile|data~484_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~484_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~420_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~452_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1989_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~388_q\,
	combout => \datapath|riscv_regfile|data~1993_combout\);

-- Location: FF_X22_Y31_N39
\datapath|riscv_regfile|data~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~996_q\);

-- Location: FF_X22_Y31_N11
\datapath|riscv_regfile|data~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~932_q\);

-- Location: FF_X21_Y28_N19
\datapath|riscv_regfile|data~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~964_q\);

-- Location: FF_X21_Y28_N13
\datapath|riscv_regfile|data~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~804_q\);

-- Location: FF_X21_Y31_N29
\datapath|riscv_regfile|data~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~836_q\);

-- Location: FF_X18_Y29_N31
\datapath|riscv_regfile|data~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~868_q\);

-- Location: FF_X21_Y31_N31
\datapath|riscv_regfile|data~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~772_q\);

-- Location: MLABCELL_X21_Y31_N28
\datapath|riscv_regfile|data~2005\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2005_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~772_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~804_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~836_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~868_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~804_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~836_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~868_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~772_q\,
	combout => \datapath|riscv_regfile|data~2005_combout\);

-- Location: FF_X21_Y31_N3
\datapath|riscv_regfile|data~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~900_q\);

-- Location: MLABCELL_X21_Y31_N0
\datapath|riscv_regfile|data~2009\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2009_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2005_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2005_combout\ & 
-- ((\datapath|riscv_regfile|data~900_q\))) # (\datapath|riscv_regfile|data~2005_combout\ & (\datapath|riscv_regfile|data~932_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2005_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2005_combout\ & ((\datapath|riscv_regfile|data~964_q\))) # (\datapath|riscv_regfile|data~2005_combout\ & (\datapath|riscv_regfile|data~996_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~996_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~932_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~964_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2005_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~900_q\,
	combout => \datapath|riscv_regfile|data~2009_combout\);

-- Location: FF_X22_Y28_N1
\datapath|riscv_regfile|data~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~164_q\);

-- Location: FF_X21_Y29_N17
\datapath|riscv_regfile|data~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~196_q\);

-- Location: MLABCELL_X29_Y28_N20
\datapath|riscv_regfile|data~228feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~228feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~228feeder_combout\);

-- Location: FF_X29_Y28_N21
\datapath|riscv_regfile|data~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~228feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~228_q\);

-- Location: MLABCELL_X21_Y27_N22
\datapath|riscv_regfile|data~36feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~36feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~36feeder_combout\);

-- Location: FF_X21_Y27_N23
\datapath|riscv_regfile|data~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~36feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~36_q\);

-- Location: FF_X21_Y29_N15
\datapath|riscv_regfile|data~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~68_q\);

-- Location: LABCELL_X27_Y28_N34
\datapath|riscv_regfile|data~100feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~100feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~100feeder_combout\);

-- Location: FF_X27_Y28_N35
\datapath|riscv_regfile|data~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~100feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~100_q\);

-- Location: FF_X21_Y29_N23
\datapath|riscv_regfile|data~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~4_q\);

-- Location: MLABCELL_X21_Y29_N20
\datapath|riscv_regfile|data~1981\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1981_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~4_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~36_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~68_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~100_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000010100000101001110111011101110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~36_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~68_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~100_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~4_q\,
	combout => \datapath|riscv_regfile|data~1981_combout\);

-- Location: FF_X22_Y28_N3
\datapath|riscv_regfile|data~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~132_q\);

-- Location: MLABCELL_X21_Y29_N18
\datapath|riscv_regfile|data~1985\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1985_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1981_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1981_combout\ & 
-- ((\datapath|riscv_regfile|data~132_q\))) # (\datapath|riscv_regfile|data~1981_combout\ & (\datapath|riscv_regfile|data~164_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1981_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1981_combout\ & (\datapath|riscv_regfile|data~196_q\)) # (\datapath|riscv_regfile|data~1981_combout\ & 
-- ((\datapath|riscv_regfile|data~228_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~164_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~196_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~228_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1981_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~132_q\,
	combout => \datapath|riscv_regfile|data~1985_combout\);

-- Location: MLABCELL_X18_Y27_N16
\datapath|riscv_regfile|data~676feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~676feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~676feeder_combout\);

-- Location: FF_X18_Y27_N17
\datapath|riscv_regfile|data~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~676feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~676_q\);

-- Location: LABCELL_X16_Y27_N4
\datapath|riscv_regfile|data~740feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~740feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~740feeder_combout\);

-- Location: FF_X16_Y27_N5
\datapath|riscv_regfile|data~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~740feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~740_q\);

-- Location: MLABCELL_X15_Y28_N8
\datapath|riscv_regfile|data~708feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~708feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~708feeder_combout\);

-- Location: FF_X15_Y28_N9
\datapath|riscv_regfile|data~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~708feeder_combout\,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~708_q\);

-- Location: MLABCELL_X18_Y27_N38
\datapath|riscv_regfile|data~548feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~548feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~548feeder_combout\);

-- Location: FF_X18_Y27_N39
\datapath|riscv_regfile|data~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~548feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~548_q\);

-- Location: FF_X16_Y28_N21
\datapath|riscv_regfile|data~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[4]~45_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~612_q\);

-- Location: MLABCELL_X15_Y28_N36
\datapath|riscv_regfile|data~580feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~580feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~580feeder_combout\);

-- Location: FF_X15_Y28_N37
\datapath|riscv_regfile|data~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~580feeder_combout\,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~580_q\);

-- Location: MLABCELL_X15_Y28_N6
\datapath|riscv_regfile|data~516feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~516feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~516feeder_combout\);

-- Location: FF_X15_Y28_N7
\datapath|riscv_regfile|data~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~516feeder_combout\,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~516_q\);

-- Location: MLABCELL_X15_Y28_N14
\datapath|riscv_regfile|data~1997\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1997_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~516_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~548_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~580_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~612_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~548_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~612_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~580_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~516_q\,
	combout => \datapath|riscv_regfile|data~1997_combout\);

-- Location: MLABCELL_X15_Y27_N30
\datapath|riscv_regfile|data~644feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~644feeder_combout\ = ( \datapath|regfilemux|f[4]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[4]~45_combout\,
	combout => \datapath|riscv_regfile|data~644feeder_combout\);

-- Location: FF_X15_Y27_N31
\datapath|riscv_regfile|data~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~644feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~644_q\);

-- Location: MLABCELL_X15_Y28_N18
\datapath|riscv_regfile|data~2001\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2001_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1997_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1997_combout\ & 
-- ((\datapath|riscv_regfile|data~644_q\))) # (\datapath|riscv_regfile|data~1997_combout\ & (\datapath|riscv_regfile|data~676_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1997_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1997_combout\ & ((\datapath|riscv_regfile|data~708_q\))) # (\datapath|riscv_regfile|data~1997_combout\ & (\datapath|riscv_regfile|data~740_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~676_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~740_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~708_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1997_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~644_q\,
	combout => \datapath|riscv_regfile|data~2001_combout\);

-- Location: LABCELL_X16_Y31_N34
\datapath|riscv_regfile|data~2013\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2013_combout\ = ( \datapath|riscv_regfile|data~1985_combout\ & ( \datapath|riscv_regfile|data~2001_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1993_combout\)) 
-- # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2009_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1985_combout\ & ( \datapath|riscv_regfile|data~2001_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) # 
-- (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1993_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2009_combout\))))) ) ) ) # ( \datapath|riscv_regfile|data~1985_combout\ & ( 
-- !\datapath|riscv_regfile|data~2001_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1993_combout\)) # 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2009_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1985_combout\ & ( !\datapath|riscv_regfile|data~2001_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1993_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~2009_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1993_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~2009_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1985_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2001_combout\,
	combout => \datapath|riscv_regfile|data~2013_combout\);

-- Location: LABCELL_X16_Y33_N16
\datapath|alumux1|f[4]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[4]~13_combout\ = ( \datapath|riscv_regfile|data~2013_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(4)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~2013_combout\ & ( (\datapath|pc|data\(4) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(4),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2013_combout\,
	combout => \datapath|alumux1|f[4]~13_combout\);

-- Location: LABCELL_X22_Y28_N24
\datapath|alumux2|f[5]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux2|f[5]~10_combout\ = ( \datapath|riscv_ir|data\(25) & ( (!\control|alumux2_sel[0]~0_combout\) # (!\control|alumux2_sel[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(25),
	combout => \datapath|alumux2|f[5]~10_combout\);

-- Location: LABCELL_X22_Y32_N22
\datapath|riscv_ALU|Selector26~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector26~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~39_combout\ & ( \control|aluop[0]~0_combout\ & ( (!\control|Selector0~3_combout\ & (((!\datapath|riscv_ALU|ShiftRight1~34_combout\)))) # (\control|Selector0~3_combout\ & 
-- (\datapath|alumux2|f[5]~10_combout\ & ((\datapath|alumux1|f[5]~15_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~39_combout\ & ( \control|aluop[0]~0_combout\ & ( (\datapath|alumux2|f[5]~10_combout\ & (\control|Selector0~3_combout\ & 
-- \datapath|alumux1|f[5]~15_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~39_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[5]~10_combout\ & ((\datapath|alumux1|f[5]~15_combout\))) # (\datapath|alumux2|f[5]~10_combout\ & 
-- ((!\datapath|alumux1|f[5]~15_combout\) # (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~39_combout\ & ( !\control|aluop[0]~0_combout\ & ( (!\datapath|alumux2|f[5]~10_combout\ & ((\datapath|alumux1|f[5]~15_combout\))) # 
-- (\datapath|alumux2|f[5]~10_combout\ & ((!\datapath|alumux1|f[5]~15_combout\) # (\control|Selector0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101111010101011010111100000000000001011100000011000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[5]~10_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight1~34_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~39_combout\,
	dataf => \control|ALT_INV_aluop[0]~0_combout\,
	combout => \datapath|riscv_ALU|Selector26~1_combout\);

-- Location: LABCELL_X25_Y33_N10
\datapath|riscv_ALU|ShiftRight1~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~12_combout\ = ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( \datapath|alumux1|f[6]~12_combout\ & ( ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[5]~15_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[0]~5_combout\) ) ) ) # ( !\datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( \datapath|alumux1|f[6]~12_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux2|f[0]~5_combout\) # 
-- (\datapath|alumux1|f[5]~15_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[7]~14_combout\ & ((!\datapath|alumux2|f[0]~5_combout\)))) ) ) ) # ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( !\datapath|alumux1|f[6]~12_combout\ & ( 
-- (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[5]~15_combout\ & !\datapath|alumux2|f[0]~5_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux1|f[7]~14_combout\))) ) ) ) # ( 
-- !\datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( !\datapath|alumux1|f[6]~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[5]~15_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[7]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datab => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datae => \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~12_combout\);

-- Location: LABCELL_X13_Y33_N14
\datapath|riscv_ALU|Selector26~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector26~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~12_combout\ & ( \datapath|riscv_ALU|ShiftRight1~11_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight1~10_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~12_combout\ & ( \datapath|riscv_ALU|ShiftRight1~11_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~10_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight1~16_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~12_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~11_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~10_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~12_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~11_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight1~10_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~16_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~10_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~12_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~11_combout\,
	combout => \datapath|riscv_ALU|Selector26~0_combout\);

-- Location: LABCELL_X22_Y33_N16
\datapath|riscv_ALU|Selector26~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector26~2_combout\ = ( \datapath|riscv_ALU|ShiftRight0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & ((!\datapath|riscv_ALU|Selector30~5_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~13_combout\)))) # 
-- (\datapath|riscv_ALU|Selector30~4_combout\ & (!\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|Add1~25_sumout\))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~36_combout\ & ( (!\datapath|riscv_ALU|Selector30~4_combout\ & 
-- (\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~13_combout\)))) # (\datapath|riscv_ALU|Selector30~4_combout\ & (!\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|Add1~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000000100001001101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~25_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~13_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~36_combout\,
	combout => \datapath|riscv_ALU|Selector26~2_combout\);

-- Location: LABCELL_X22_Y32_N2
\datapath|riscv_ALU|Selector26~3DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector26~3DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector26~2_combout\ & ( \datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # (\datapath|riscv_ALU|Add0~21_sumout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector26~2_combout\ & ( \datapath|riscv_ALU|Selector30~9_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & \datapath|riscv_ALU|Add0~21_sumout\) ) ) ) # ( \datapath|riscv_ALU|Selector26~2_combout\ & ( 
-- !\datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector26~0_combout\))) # (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector26~1_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector26~2_combout\ & ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector26~0_combout\))) # (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (\datapath|riscv_ALU|Selector26~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Add0~21_sumout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector26~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector26~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector26~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	combout => \datapath|riscv_ALU|Selector26~3DUPLICATE_combout\);

-- Location: LABCELL_X22_Y32_N6
\datapath|regfilemux|f[5]~47\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[5]~47_combout\ = ( \datapath|riscv_ALU|Selector26~3DUPLICATE_combout\ & ( (!\control|state.s_ldr2~q\ & ((!\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\)) # (\control|state.s_LUI~q\ & (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_MDR|data\(5))))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(5))))) ) ) # ( !\datapath|riscv_ALU|Selector26~3DUPLICATE_combout\ & ( (\datapath|riscv_MDR|data\(5) & (((\control|state.s_LUI~q\ & 
-- !\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111100100110000011110010011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(5),
	datad => \control|ALT_INV_state.s_ldr2~q\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector26~3DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[5]~47_combout\);

-- Location: MLABCELL_X24_Y27_N38
\datapath|riscv_regfile|data~741feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~741feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~741feeder_combout\);

-- Location: FF_X24_Y27_N39
\datapath|riscv_regfile|data~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~741feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~741_q\);

-- Location: FF_X24_Y33_N37
\datapath|riscv_regfile|data~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~709_q\);

-- Location: LABCELL_X30_Y32_N22
\datapath|riscv_regfile|data~677feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~677feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~677feeder_combout\);

-- Location: FF_X30_Y32_N23
\datapath|riscv_regfile|data~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~677feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~677_q\);

-- Location: FF_X26_Y33_N29
\datapath|riscv_regfile|data~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~613_q\);

-- Location: FF_X24_Y33_N9
\datapath|riscv_regfile|data~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~581_q\);

-- Location: MLABCELL_X24_Y27_N12
\datapath|riscv_regfile|data~549feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~549feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~549feeder_combout\);

-- Location: FF_X24_Y27_N13
\datapath|riscv_regfile|data~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~549feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~549_q\);

-- Location: FF_X24_Y33_N27
\datapath|riscv_regfile|data~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~517_q\);

-- Location: MLABCELL_X24_Y33_N10
\datapath|riscv_regfile|data~2063\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2063_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~517_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~549_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~581_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~613_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~613_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~581_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~549_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~517_q\,
	combout => \datapath|riscv_regfile|data~2063_combout\);

-- Location: FF_X27_Y35_N29
\datapath|riscv_regfile|data~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~645_q\);

-- Location: MLABCELL_X24_Y33_N38
\datapath|riscv_regfile|data~2067\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2067_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2063_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2063_combout\ & 
-- (\datapath|riscv_regfile|data~645_q\)) # (\datapath|riscv_regfile|data~2063_combout\ & ((\datapath|riscv_regfile|data~677_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2063_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2063_combout\ & ((\datapath|riscv_regfile|data~709_q\))) # (\datapath|riscv_regfile|data~2063_combout\ & 
-- (\datapath|riscv_regfile|data~741_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~741_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~709_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~677_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2063_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~645_q\,
	combout => \datapath|riscv_regfile|data~2067_combout\);

-- Location: FF_X25_Y30_N23
\datapath|riscv_regfile|data~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~421_q\);

-- Location: FF_X22_Y34_N9
\datapath|riscv_regfile|data~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~485_q\);

-- Location: FF_X26_Y33_N9
\datapath|riscv_regfile|data~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~453_q\);

-- Location: LABCELL_X30_Y32_N34
\datapath|riscv_regfile|data~357feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~357feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~357feeder_combout\);

-- Location: FF_X30_Y32_N35
\datapath|riscv_regfile|data~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~357feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~357_q\);

-- Location: FF_X30_Y33_N7
\datapath|riscv_regfile|data~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~293_q\);

-- Location: FF_X30_Y33_N5
\datapath|riscv_regfile|data~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~325_q\);

-- Location: FF_X30_Y33_N17
\datapath|riscv_regfile|data~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~261_q\);

-- Location: LABCELL_X30_Y33_N6
\datapath|riscv_regfile|data~2055\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2055_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~261_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~293_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~325_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~357_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~357_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~293_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~325_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~261_q\,
	combout => \datapath|riscv_regfile|data~2055_combout\);

-- Location: FF_X29_Y35_N23
\datapath|riscv_regfile|data~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~389_q\);

-- Location: MLABCELL_X26_Y33_N10
\datapath|riscv_regfile|data~2059\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2059_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2055_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2055_combout\ & 
-- ((\datapath|riscv_regfile|data~389_q\))) # (\datapath|riscv_regfile|data~2055_combout\ & (\datapath|riscv_regfile|data~421_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~2055_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~2055_combout\ & ((\datapath|riscv_regfile|data~453_q\))) # (\datapath|riscv_regfile|data~2055_combout\ & (\datapath|riscv_regfile|data~485_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~421_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~485_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~453_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2055_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~389_q\,
	combout => \datapath|riscv_regfile|data~2059_combout\);

-- Location: LABCELL_X27_Y36_N36
\datapath|riscv_regfile|data~997feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~997feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~997feeder_combout\);

-- Location: FF_X27_Y36_N37
\datapath|riscv_regfile|data~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~997feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~997_q\);

-- Location: FF_X22_Y32_N39
\datapath|riscv_regfile|data~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~965_q\);

-- Location: FF_X22_Y32_N19
\datapath|riscv_regfile|data~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~933_q\);

-- Location: FF_X29_Y33_N25
\datapath|riscv_regfile|data~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~869_q\);

-- Location: MLABCELL_X29_Y34_N10
\datapath|riscv_regfile|data~805feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~805feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~805feeder_combout\);

-- Location: FF_X29_Y34_N11
\datapath|riscv_regfile|data~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~805feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~805_q\);

-- Location: FF_X29_Y33_N17
\datapath|riscv_regfile|data~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~837_q\);

-- Location: FF_X29_Y33_N37
\datapath|riscv_regfile|data~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~773_q\);

-- Location: MLABCELL_X29_Y33_N18
\datapath|riscv_regfile|data~2071\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2071_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~773_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~805_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~837_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~869_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~869_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~805_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~837_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~773_q\,
	combout => \datapath|riscv_regfile|data~2071_combout\);

-- Location: FF_X27_Y33_N29
\datapath|riscv_regfile|data~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~901_q\);

-- Location: LABCELL_X27_Y33_N24
\datapath|riscv_regfile|data~2075\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2075_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2071_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2071_combout\ & 
-- (\datapath|riscv_regfile|data~901_q\)) # (\datapath|riscv_regfile|data~2071_combout\ & ((\datapath|riscv_regfile|data~933_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2071_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2071_combout\ & ((\datapath|riscv_regfile|data~965_q\))) # (\datapath|riscv_regfile|data~2071_combout\ & 
-- (\datapath|riscv_regfile|data~997_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~997_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~965_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~933_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2071_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~901_q\,
	combout => \datapath|riscv_regfile|data~2075_combout\);

-- Location: FF_X25_Y34_N13
\datapath|riscv_regfile|data~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~165_q\);

-- Location: FF_X27_Y33_N37
\datapath|riscv_regfile|data~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~197_q\);

-- Location: MLABCELL_X29_Y28_N14
\datapath|riscv_regfile|data~229feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~229feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~229feeder_combout\);

-- Location: FF_X29_Y28_N15
\datapath|riscv_regfile|data~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~229feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~229_q\);

-- Location: FF_X25_Y33_N37
\datapath|riscv_regfile|data~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~37_q\);

-- Location: FF_X25_Y33_N29
\datapath|riscv_regfile|data~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~69_q\);

-- Location: LABCELL_X22_Y30_N36
\datapath|riscv_regfile|data~101feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~101feeder_combout\ = ( \datapath|regfilemux|f[5]~47_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[5]~47_combout\,
	combout => \datapath|riscv_regfile|data~101feeder_combout\);

-- Location: FF_X22_Y30_N37
\datapath|riscv_regfile|data~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~101feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~101_q\);

-- Location: FF_X25_Y33_N31
\datapath|riscv_regfile|data~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~5_q\);

-- Location: LABCELL_X25_Y33_N30
\datapath|riscv_regfile|data~2047\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2047_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~5_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~37_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~69_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) 
-- & (((\datapath|riscv_regfile|data~101_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100110011000011000011001100011101001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~37_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~69_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~101_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~5_q\,
	combout => \datapath|riscv_regfile|data~2047_combout\);

-- Location: FF_X24_Y32_N37
\datapath|riscv_regfile|data~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[5]~47_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~133_q\);

-- Location: LABCELL_X27_Y33_N38
\datapath|riscv_regfile|data~2051\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2051_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~2047_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2047_combout\ & 
-- ((\datapath|riscv_regfile|data~133_q\))) # (\datapath|riscv_regfile|data~2047_combout\ & (\datapath|riscv_regfile|data~165_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~2047_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~2047_combout\ & (\datapath|riscv_regfile|data~197_q\)) # (\datapath|riscv_regfile|data~2047_combout\ & 
-- ((\datapath|riscv_regfile|data~229_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~165_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~197_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~229_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2047_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~133_q\,
	combout => \datapath|riscv_regfile|data~2051_combout\);

-- Location: MLABCELL_X26_Y33_N0
\datapath|riscv_regfile|data~2079\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~2079_combout\ = ( \datapath|riscv_regfile|data~2075_combout\ & ( \datapath|riscv_regfile|data~2051_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # 
-- ((\datapath|riscv_regfile|data~2067_combout\)))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~2059_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( !\datapath|riscv_regfile|data~2075_combout\ & ( 
-- \datapath|riscv_regfile|data~2051_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~2067_combout\)))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~2059_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~2075_combout\ & ( !\datapath|riscv_regfile|data~2051_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~2067_combout\))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~2059_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( !\datapath|riscv_regfile|data~2075_combout\ & ( 
-- !\datapath|riscv_regfile|data~2051_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~2067_combout\))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~2059_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~2067_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~2059_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~2075_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2051_combout\,
	combout => \datapath|riscv_regfile|data~2079_combout\);

-- Location: MLABCELL_X26_Y33_N30
\datapath|alumux1|f[5]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[5]~15_combout\ = ( \datapath|riscv_regfile|data~2079_combout\ & ( \control|Selector0~1_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) ) ) # ( \datapath|riscv_regfile|data~2079_combout\ & ( !\control|Selector0~1_combout\ & ( 
-- !\datapath|pc|data\(5) ) ) ) # ( !\datapath|riscv_regfile|data~2079_combout\ & ( !\control|Selector0~1_combout\ & ( !\datapath|pc|data\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(5),
	datae => \datapath|riscv_regfile|ALT_INV_data~2079_combout\,
	dataf => \control|ALT_INV_Selector0~1_combout\,
	combout => \datapath|alumux1|f[5]~15_combout\);

-- Location: LABCELL_X25_Y33_N22
\datapath|riscv_ALU|ShiftLeft0~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~20_combout\ = ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( \datapath|alumux1|f[6]~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\))) ) ) ) # ( !\datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( \datapath|alumux1|f[6]~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) ) ) ) # ( \datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( 
-- !\datapath|alumux1|f[6]~12_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[1]~6_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[7]~14_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) ) ) ) # ( !\datapath|alumux1|f[8]~1DUPLICATE_combout\ & ( !\datapath|alumux1|f[6]~12_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[7]~14_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[5]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	datad => \datapath|alumux1|ALT_INV_f[7]~14_combout\,
	datae => \datapath|alumux1|ALT_INV_f[8]~1DUPLICATE_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~20_combout\);

-- Location: MLABCELL_X24_Y35_N14
\datapath|riscv_ALU|ShiftLeft0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~21_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~20_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~8_combout\))))) # (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\)) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~9_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\ 
-- & (\datapath|riscv_ALU|ShiftLeft0~20_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~20_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~8_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~9_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~21_combout\);

-- Location: LABCELL_X19_Y36_N32
\datapath|riscv_ALU|ShiftRight0~54\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~54_combout\ = ( !\datapath|riscv_ALU|ShiftRight0~10_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~54_combout\);

-- Location: LABCELL_X16_Y30_N4
\datapath|riscv_ALU|ShiftRight0~55\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~55_combout\ = ( \datapath|alumux1|f[21]~27_combout\ & ( (\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[23]~26_combout\) ) ) # ( !\datapath|alumux1|f[21]~27_combout\ & ( (\datapath|alumux1|f[23]~26_combout\ & 
-- !\datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[23]~26_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[21]~27_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~55_combout\);

-- Location: MLABCELL_X21_Y35_N16
\datapath|riscv_ALU|ShiftLeft0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~53_combout\ = ( \datapath|riscv_ALU|ShiftRight0~54_combout\ & ( \datapath|riscv_ALU|ShiftRight0~55_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux2|f[3]~3_combout\ 
-- & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~50_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~49_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~54_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~55_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~50_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~49_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~54_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~55_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~50_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~49_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~54_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~55_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~50_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100111001101000000010100010110101011111011110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~49_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~54_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~55_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~53_combout\);

-- Location: MLABCELL_X18_Y32_N18
\datapath|riscv_ALU|Add1~101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~101_sumout\ = SUM(( \datapath|alumux1|f[24]~24_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(24)))))) ) + ( \datapath|riscv_ALU|Add1~98\ ))
-- \datapath|riscv_ALU|Add1~102\ = CARRY(( \datapath|alumux1|f[24]~24_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(24)))))) ) + ( \datapath|riscv_ALU|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000101011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(24),
	cin => \datapath|riscv_ALU|Add1~98\,
	sumout => \datapath|riscv_ALU|Add1~101_sumout\,
	cout => \datapath|riscv_ALU|Add1~102\);

-- Location: MLABCELL_X18_Y35_N36
\datapath|riscv_ALU|Selector7~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~3_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( \datapath|riscv_ALU|Add1~101_sumout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\) # ((!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~21_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~46_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( \datapath|riscv_ALU|Add1~101_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~0_combout\ & (((!\datapath|riscv_ALU|Selector30~3_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~21_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~46_combout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( !\datapath|riscv_ALU|Add1~101_sumout\ & ( (!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (((\datapath|riscv_ALU|Selector30~3_combout\)))) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~21_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~46_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( !\datapath|riscv_ALU|Add1~101_sumout\ & ( (\datapath|riscv_ALU|Selector7~0_combout\ & ((!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~21_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~21_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~46_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~53_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~101_sumout\,
	combout => \datapath|riscv_ALU|Selector7~3_combout\);

-- Location: LABCELL_X19_Y32_N8
\datapath|riscv_ALU|Add0~97\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~97_sumout\ = SUM(( \datapath|alumux1|f[24]~24_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(24)))))) ) + ( \datapath|riscv_ALU|Add0~94\ ))
-- \datapath|riscv_ALU|Add0~98\ = CARRY(( \datapath|alumux1|f[24]~24_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(24)))))) ) + ( \datapath|riscv_ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(24),
	cin => \datapath|riscv_ALU|Add0~94\,
	sumout => \datapath|riscv_ALU|Add0~97_sumout\,
	cout => \datapath|riscv_ALU|Add0~98\);

-- Location: MLABCELL_X18_Y35_N2
\datapath|riscv_ALU|Selector7~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~4_combout\ = ( \datapath|riscv_ALU|Selector7~3_combout\ & ( \datapath|riscv_ALU|Add0~97_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftRight0~39_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector7~3_combout\ & ( \datapath|riscv_ALU|Add0~97_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|ShiftRight0~39_combout\ & \datapath|riscv_ALU|Selector7~2_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\)) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector7~3_combout\ & ( !\datapath|riscv_ALU|Add0~97_sumout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|ShiftRight0~39_combout\) # 
-- (!\datapath|riscv_ALU|Selector7~2_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & ((\datapath|riscv_ALU|Selector7~2_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector7~3_combout\ & ( 
-- !\datapath|riscv_ALU|Add0~97_sumout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~39_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010001110011001101000100110011110100011111111111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~39_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~97_sumout\,
	combout => \datapath|riscv_ALU|Selector7~4_combout\);

-- Location: MLABCELL_X18_Y35_N20
\datapath|regfilemux|f[24]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[24]~11_combout\ = ( \datapath|riscv_ALU|Selector7~4_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((!\datapath|riscv_ALU|Selector7~7_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[24]~10_combout\) ) 
-- ) # ( !\datapath|riscv_ALU|Selector7~4_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & (!\datapath|riscv_ALU|Selector7~7_combout\ & !\control|aluop[2]~1_combout\))) # (\datapath|regfilemux|f[24]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011011100110011001101110011011101110111001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[24]~10_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~7_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector7~4_combout\,
	combout => \datapath|regfilemux|f[24]~11_combout\);

-- Location: FF_X22_Y34_N21
\datapath|riscv_regfile|data~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~504_q\);

-- Location: FF_X19_Y36_N13
\datapath|riscv_regfile|data~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~472_q\);

-- Location: FF_X22_Y35_N35
\datapath|riscv_regfile|data~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~440_q\);

-- Location: LABCELL_X13_Y36_N10
\datapath|riscv_regfile|data~312feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~312feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~312feeder_combout\);

-- Location: FF_X13_Y36_N11
\datapath|riscv_regfile|data~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~312feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~312_q\);

-- Location: FF_X19_Y36_N25
\datapath|riscv_regfile|data~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~344_q\);

-- Location: FF_X18_Y35_N7
\datapath|riscv_regfile|data~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~376_q\);

-- Location: FF_X19_Y36_N19
\datapath|riscv_regfile|data~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~280_q\);

-- Location: LABCELL_X19_Y36_N16
\datapath|riscv_regfile|data~1197\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1197_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~280_q\)))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~312_q\)))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~344_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~376_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001110111000010100101010100001010011101110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~312_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~344_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~376_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~280_q\,
	combout => \datapath|riscv_regfile|data~1197_combout\);

-- Location: FF_X22_Y35_N31
\datapath|riscv_regfile|data~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~408_q\);

-- Location: LABCELL_X19_Y36_N14
\datapath|riscv_regfile|data~1201\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1201_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1197_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1197_combout\ & 
-- (\datapath|riscv_regfile|data~408_q\)) # (\datapath|riscv_regfile|data~1197_combout\ & ((\datapath|riscv_regfile|data~440_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1197_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1197_combout\ & ((\datapath|riscv_regfile|data~472_q\))) # (\datapath|riscv_regfile|data~1197_combout\ & 
-- (\datapath|riscv_regfile|data~504_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~504_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~472_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~440_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1197_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~408_q\,
	combout => \datapath|riscv_regfile|data~1201_combout\);

-- Location: MLABCELL_X15_Y37_N8
\datapath|riscv_regfile|data~184feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~184feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~184feeder_combout\);

-- Location: FF_X15_Y37_N9
\datapath|riscv_regfile|data~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~184feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~184_q\);

-- Location: FF_X19_Y37_N29
\datapath|riscv_regfile|data~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~216_q\);

-- Location: MLABCELL_X12_Y35_N10
\datapath|riscv_regfile|data~248feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~248feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~248feeder_combout\);

-- Location: FF_X12_Y35_N11
\datapath|riscv_regfile|data~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~248feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~248_q\);

-- Location: LABCELL_X16_Y37_N20
\datapath|riscv_regfile|data~120feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~120feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~120feeder_combout\);

-- Location: FF_X16_Y37_N21
\datapath|riscv_regfile|data~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~120feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~120_q\);

-- Location: LABCELL_X16_Y37_N18
\datapath|riscv_regfile|data~56feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~56feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~56feeder_combout\);

-- Location: FF_X16_Y37_N19
\datapath|riscv_regfile|data~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~56feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~56_q\);

-- Location: FF_X19_Y37_N1
\datapath|riscv_regfile|data~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~88_q\);

-- Location: LABCELL_X16_Y37_N2
\datapath|riscv_regfile|data~24feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~24feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~24feeder_combout\);

-- Location: FF_X16_Y37_N3
\datapath|riscv_regfile|data~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~24feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~24_q\);

-- Location: LABCELL_X19_Y37_N2
\datapath|riscv_regfile|data~1189\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1189_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~24_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~56_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~88_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~120_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~120_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~56_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~88_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~24_q\,
	combout => \datapath|riscv_regfile|data~1189_combout\);

-- Location: FF_X19_Y37_N31
\datapath|riscv_regfile|data~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~152_q\);

-- Location: LABCELL_X19_Y37_N30
\datapath|riscv_regfile|data~1193\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1193_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1189_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1189_combout\ & 
-- ((\datapath|riscv_regfile|data~152_q\))) # (\datapath|riscv_regfile|data~1189_combout\ & (\datapath|riscv_regfile|data~184_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1189_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1189_combout\ & (\datapath|riscv_regfile|data~216_q\)) # (\datapath|riscv_regfile|data~1189_combout\ & ((\datapath|riscv_regfile|data~248_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~184_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~216_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~248_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1189_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~152_q\,
	combout => \datapath|riscv_regfile|data~1193_combout\);

-- Location: LABCELL_X13_Y35_N8
\datapath|riscv_regfile|data~1016feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1016feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~1016feeder_combout\);

-- Location: FF_X13_Y35_N9
\datapath|riscv_regfile|data~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1016feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1016_q\);

-- Location: FF_X18_Y35_N3
\datapath|riscv_regfile|data~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~952_q\);

-- Location: FF_X18_Y35_N37
\datapath|riscv_regfile|data~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~984_q\);

-- Location: LABCELL_X13_Y35_N20
\datapath|riscv_regfile|data~824feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~824feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~824feeder_combout\);

-- Location: FF_X13_Y35_N21
\datapath|riscv_regfile|data~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~824feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~824_q\);

-- Location: FF_X16_Y35_N1
\datapath|riscv_regfile|data~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~888_q\);

-- Location: FF_X15_Y35_N21
\datapath|riscv_regfile|data~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~856_q\);

-- Location: FF_X15_Y35_N23
\datapath|riscv_regfile|data~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~792_q\);

-- Location: MLABCELL_X15_Y35_N22
\datapath|riscv_regfile|data~1213\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1213_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~792_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~824_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~856_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~888_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~824_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~888_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~856_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~792_q\,
	combout => \datapath|riscv_regfile|data~1213_combout\);

-- Location: FF_X15_Y35_N19
\datapath|riscv_regfile|data~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~920_q\);

-- Location: MLABCELL_X15_Y35_N16
\datapath|riscv_regfile|data~1217\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1217_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1213_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1213_combout\ & 
-- ((\datapath|riscv_regfile|data~920_q\))) # (\datapath|riscv_regfile|data~1213_combout\ & (\datapath|riscv_regfile|data~952_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1213_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1213_combout\ & ((\datapath|riscv_regfile|data~984_q\))) # (\datapath|riscv_regfile|data~1213_combout\ & (\datapath|riscv_regfile|data~1016_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1016_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~952_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~984_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1213_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~920_q\,
	combout => \datapath|riscv_regfile|data~1217_combout\);

-- Location: LABCELL_X25_Y36_N16
\datapath|riscv_regfile|data~760feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~760feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~760feeder_combout\);

-- Location: FF_X25_Y36_N17
\datapath|riscv_regfile|data~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~760feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~760_q\);

-- Location: FF_X21_Y34_N13
\datapath|riscv_regfile|data~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~728_q\);

-- Location: FF_X16_Y32_N23
\datapath|riscv_regfile|data~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~696_q\);

-- Location: FF_X21_Y34_N1
\datapath|riscv_regfile|data~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~600_q\);

-- Location: LABCELL_X25_Y36_N38
\datapath|riscv_regfile|data~568feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~568feeder_combout\ = ( \datapath|regfilemux|f[24]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[24]~11_combout\,
	combout => \datapath|riscv_regfile|data~568feeder_combout\);

-- Location: FF_X25_Y36_N39
\datapath|riscv_regfile|data~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~568feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~568_q\);

-- Location: FF_X26_Y33_N39
\datapath|riscv_regfile|data~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~632_q\);

-- Location: FF_X21_Y34_N27
\datapath|riscv_regfile|data~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~536_q\);

-- Location: MLABCELL_X21_Y34_N2
\datapath|riscv_regfile|data~1205\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1205_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~536_q\))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~568_q\))) # (\datapath|riscv_ir|data\(17)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~600_q\))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~632_q\))) # (\datapath|riscv_ir|data\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~600_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~568_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~632_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~536_q\,
	combout => \datapath|riscv_regfile|data~1205_combout\);

-- Location: FF_X16_Y35_N25
\datapath|riscv_regfile|data~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[24]~11_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~664_q\);

-- Location: MLABCELL_X21_Y34_N14
\datapath|riscv_regfile|data~1209\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1209_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1205_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1205_combout\ & 
-- (\datapath|riscv_regfile|data~664_q\)) # (\datapath|riscv_regfile|data~1205_combout\ & ((\datapath|riscv_regfile|data~696_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1205_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1205_combout\ & ((\datapath|riscv_regfile|data~728_q\))) # (\datapath|riscv_regfile|data~1205_combout\ & 
-- (\datapath|riscv_regfile|data~760_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~760_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~728_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~696_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1205_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~664_q\,
	combout => \datapath|riscv_regfile|data~1209_combout\);

-- Location: LABCELL_X19_Y36_N38
\datapath|riscv_regfile|data~1221\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1221_combout\ = ( \datapath|riscv_regfile|data~1217_combout\ & ( \datapath|riscv_regfile|data~1209_combout\ & ( ((!\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1193_combout\))) # (\datapath|riscv_ir|data\(18) 
-- & (\datapath|riscv_regfile|data~1201_combout\))) # (\datapath|riscv_ir|data\(19)) ) ) ) # ( !\datapath|riscv_regfile|data~1217_combout\ & ( \datapath|riscv_regfile|data~1209_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_ir|data\(19)) # 
-- (\datapath|riscv_regfile|data~1193_combout\)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1201_combout\ & ((!\datapath|riscv_ir|data\(19))))) ) ) ) # ( \datapath|riscv_regfile|data~1217_combout\ & ( 
-- !\datapath|riscv_regfile|data~1209_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1193_combout\ & !\datapath|riscv_ir|data\(19))))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_ir|data\(19))) # 
-- (\datapath|riscv_regfile|data~1201_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1217_combout\ & ( !\datapath|riscv_regfile|data~1209_combout\ & ( (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1193_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1201_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_regfile|ALT_INV_data~1201_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1193_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(19),
	datae => \datapath|riscv_regfile|ALT_INV_data~1217_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1209_combout\,
	combout => \datapath|riscv_regfile|data~1221_combout\);

-- Location: LABCELL_X19_Y36_N26
\datapath|alumux1|f[24]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[24]~24_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1221_combout\ & ( (\datapath|pc|data\(24)) # (\control|Selector0~1_combout\) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1221_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(24)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1221_combout\ & ( (!\control|Selector0~1_combout\ & 
-- \datapath|pc|data\(24)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1221_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(24),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1221_combout\,
	combout => \datapath|alumux1|f[24]~24_combout\);

-- Location: LABCELL_X19_Y32_N10
\datapath|riscv_ALU|Add0~101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~101_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(25)))))) ) + ( \datapath|alumux1|f[25]~23_combout\ ) + ( \datapath|riscv_ALU|Add0~98\ ))
-- \datapath|riscv_ALU|Add0~102\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(25)))))) ) + ( \datapath|alumux1|f[25]~23_combout\ ) + ( \datapath|riscv_ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	cin => \datapath|riscv_ALU|Add0~98\,
	sumout => \datapath|riscv_ALU|Add0~101_sumout\,
	cout => \datapath|riscv_ALU|Add0~102\);

-- Location: MLABCELL_X18_Y32_N20
\datapath|riscv_ALU|Add1~105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~105_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(25)))))) ) + ( \datapath|alumux1|f[25]~23_combout\ ) + ( \datapath|riscv_ALU|Add1~102\ ))
-- \datapath|riscv_ALU|Add1~106\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(25)))))) ) + ( \datapath|alumux1|f[25]~23_combout\ ) + ( \datapath|riscv_ALU|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	cin => \datapath|riscv_ALU|Add1~102\,
	sumout => \datapath|riscv_ALU|Add1~105_sumout\,
	cout => \datapath|riscv_ALU|Add1~106\);

-- Location: LABCELL_X19_Y36_N30
\datapath|riscv_ALU|ShiftRight0~51DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\ = ( \datapath|alumux1|f[15]~10_combout\ & ( (\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[17]~30_combout\) ) ) # ( !\datapath|alumux1|f[15]~10_combout\ & ( 
-- (\datapath|alumux1|f[17]~30_combout\ & !\datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[17]~30_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\);

-- Location: LABCELL_X16_Y30_N34
\datapath|riscv_ALU|ShiftRight0~56\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~56_combout\ = ( !\datapath|riscv_ALU|ShiftRight0~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~11_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~7_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~56_combout\);

-- Location: LABCELL_X19_Y36_N2
\datapath|riscv_ALU|ShiftLeft0~54\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~54_combout\ = ( \datapath|riscv_ALU|ShiftRight0~50_combout\ & ( \datapath|riscv_ALU|ShiftRight0~56_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[0]~5_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftRight0~54_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~50_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~56_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~54_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~50_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~56_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((!\datapath|riscv_ALU|ShiftRight0~54_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~50_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~56_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|riscv_ALU|ShiftRight0~54_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~51DUPLICATE_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010001100101111111001110100100110000001000011011100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~51DUPLICATE_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~54_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~50_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~56_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~54_combout\);

-- Location: LABCELL_X16_Y32_N20
\datapath|riscv_ALU|Selector6~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~48_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( ((!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Add1~105_sumout\)) # 
-- (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~23_combout\)))) # (\datapath|riscv_ALU|Selector30~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~48_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Add1~105_sumout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~23_combout\))))) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~48_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- ((!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|Add1~105_sumout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~23_combout\))))) # (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|Selector7~0_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~48_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|Add1~105_sumout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~105_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~23_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~48_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~54_combout\,
	combout => \datapath|riscv_ALU|Selector6~0_combout\);

-- Location: LABCELL_X16_Y32_N10
\datapath|riscv_ALU|Selector6~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~1_combout\ = ( \datapath|riscv_ALU|ShiftRight0~41_combout\ & ( \datapath|riscv_ALU|Selector6~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\datapath|riscv_ALU|Add0~101_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~41_combout\ & ( \datapath|riscv_ALU|Selector6~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((\datapath|riscv_ALU|Add0~101_sumout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~41_combout\ & ( !\datapath|riscv_ALU|Selector6~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|Add0~101_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~41_combout\ & ( 
-- !\datapath|riscv_ALU|Selector6~0_combout\ & ( (\datapath|riscv_ALU|Selector7~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Add0~101_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~101_sumout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~41_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector6~0_combout\,
	combout => \datapath|riscv_ALU|Selector6~1_combout\);

-- Location: LABCELL_X16_Y32_N16
\datapath|regfilemux|f[25]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[25]~15_combout\ = ( \datapath|riscv_ALU|Selector6~3_combout\ & ( \datapath|riscv_ALU|Selector6~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & \control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[25]~14_combout\) ) ) ) 
-- # ( !\datapath|riscv_ALU|Selector6~3_combout\ & ( \datapath|riscv_ALU|Selector6~1_combout\ & ( (\datapath|regfilemux|f[25]~14_combout\) # (\datapath|regfilemux|f[31]~0_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector6~3_combout\ & ( 
-- !\datapath|riscv_ALU|Selector6~1_combout\ & ( \datapath|regfilemux|f[25]~14_combout\ ) ) ) # ( !\datapath|riscv_ALU|Selector6~3_combout\ & ( !\datapath|riscv_ALU|Selector6~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & 
-- !\control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[25]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111000000001111111101010101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[25]~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector6~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector6~1_combout\,
	combout => \datapath|regfilemux|f[25]~15_combout\);

-- Location: FF_X16_Y32_N9
\datapath|riscv_regfile|data~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~697_q\);

-- Location: FF_X22_Y34_N25
\datapath|riscv_regfile|data~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~729_q\);

-- Location: FF_X16_Y32_N29
\datapath|riscv_regfile|data~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~761_q\);

-- Location: FF_X13_Y31_N19
\datapath|riscv_regfile|data~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~569_q\);

-- Location: FF_X15_Y31_N3
\datapath|riscv_regfile|data~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~633_q\);

-- Location: FF_X18_Y30_N17
\datapath|riscv_regfile|data~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~601_q\);

-- Location: FF_X18_Y30_N15
\datapath|riscv_regfile|data~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~537_q\);

-- Location: MLABCELL_X18_Y30_N18
\datapath|riscv_regfile|data~1271\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1271_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~537_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~569_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~601_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~633_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~569_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~633_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~601_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~537_q\,
	combout => \datapath|riscv_regfile|data~1271_combout\);

-- Location: MLABCELL_X18_Y31_N0
\datapath|riscv_regfile|data~665feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~665feeder_combout\ = ( \datapath|regfilemux|f[25]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~15_combout\,
	combout => \datapath|riscv_regfile|data~665feeder_combout\);

-- Location: FF_X18_Y31_N1
\datapath|riscv_regfile|data~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~665feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~665_q\);

-- Location: LABCELL_X22_Y34_N26
\datapath|riscv_regfile|data~1275\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1275_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1271_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1271_combout\ & 
-- ((\datapath|riscv_regfile|data~665_q\))) # (\datapath|riscv_regfile|data~1271_combout\ & (\datapath|riscv_regfile|data~697_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1271_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1271_combout\ & (\datapath|riscv_regfile|data~729_q\)) # (\datapath|riscv_regfile|data~1271_combout\ & 
-- ((\datapath|riscv_regfile|data~761_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~697_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~729_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~761_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1271_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~665_q\,
	combout => \datapath|riscv_regfile|data~1275_combout\);

-- Location: FF_X18_Y35_N39
\datapath|riscv_regfile|data~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~953_q\);

-- Location: FF_X16_Y32_N33
\datapath|riscv_regfile|data~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~985_q\);

-- Location: FF_X16_Y33_N25
\datapath|riscv_regfile|data~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1017_q\);

-- Location: FF_X13_Y31_N37
\datapath|riscv_regfile|data~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~825_q\);

-- Location: FF_X21_Y31_N9
\datapath|riscv_regfile|data~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~857_q\);

-- Location: FF_X16_Y35_N19
\datapath|riscv_regfile|data~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~889_q\);

-- Location: FF_X16_Y33_N15
\datapath|riscv_regfile|data~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~793_q\);

-- Location: MLABCELL_X21_Y31_N10
\datapath|riscv_regfile|data~1279\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1279_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~793_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~825_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~857_q\ & ((!\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~889_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001110100011101000011000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~825_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~857_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~889_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~793_q\,
	combout => \datapath|riscv_regfile|data~1279_combout\);

-- Location: FF_X21_Y31_N15
\datapath|riscv_regfile|data~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~921_q\);

-- Location: MLABCELL_X21_Y31_N12
\datapath|riscv_regfile|data~1283\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1283_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1279_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1279_combout\ & 
-- ((\datapath|riscv_regfile|data~921_q\))) # (\datapath|riscv_regfile|data~1279_combout\ & (\datapath|riscv_regfile|data~953_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1279_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1279_combout\ & (\datapath|riscv_regfile|data~985_q\)) # (\datapath|riscv_regfile|data~1279_combout\ & ((\datapath|riscv_regfile|data~1017_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~953_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~985_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1017_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1279_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~921_q\,
	combout => \datapath|riscv_regfile|data~1283_combout\);

-- Location: MLABCELL_X12_Y32_N8
\datapath|riscv_regfile|data~185feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~185feeder_combout\ = ( \datapath|regfilemux|f[25]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~15_combout\,
	combout => \datapath|riscv_regfile|data~185feeder_combout\);

-- Location: FF_X12_Y32_N9
\datapath|riscv_regfile|data~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~185feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~185_q\);

-- Location: MLABCELL_X18_Y37_N18
\datapath|riscv_regfile|data~249feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~249feeder_combout\ = ( \datapath|regfilemux|f[25]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~15_combout\,
	combout => \datapath|riscv_regfile|data~249feeder_combout\);

-- Location: FF_X18_Y37_N19
\datapath|riscv_regfile|data~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~249feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~249_q\);

-- Location: FF_X21_Y37_N13
\datapath|riscv_regfile|data~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~217_q\);

-- Location: FF_X16_Y37_N35
\datapath|riscv_regfile|data~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~121_q\);

-- Location: FF_X16_Y37_N13
\datapath|riscv_regfile|data~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~57_q\);

-- Location: FF_X21_Y37_N17
\datapath|riscv_regfile|data~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~89_q\);

-- Location: FF_X21_Y37_N19
\datapath|riscv_regfile|data~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~25_q\);

-- Location: MLABCELL_X21_Y37_N18
\datapath|riscv_regfile|data~1255\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1255_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~25_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~57_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~89_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~121_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~121_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~57_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~89_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~25_q\,
	combout => \datapath|riscv_regfile|data~1255_combout\);

-- Location: FF_X15_Y32_N15
\datapath|riscv_regfile|data~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~153_q\);

-- Location: MLABCELL_X21_Y37_N14
\datapath|riscv_regfile|data~1259\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1259_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1255_combout\ & (((\datapath|riscv_regfile|data~153_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1255_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~185_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1255_combout\ & (((\datapath|riscv_regfile|data~217_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1255_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~249_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~185_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~249_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~217_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1255_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~153_q\,
	combout => \datapath|riscv_regfile|data~1259_combout\);

-- Location: FF_X22_Y35_N25
\datapath|riscv_regfile|data~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~441_q\);

-- Location: FF_X22_Y34_N19
\datapath|riscv_regfile|data~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~505_q\);

-- Location: LABCELL_X22_Y35_N0
\datapath|riscv_regfile|data~473feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~473feeder_combout\ = ( \datapath|regfilemux|f[25]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~15_combout\,
	combout => \datapath|riscv_regfile|data~473feeder_combout\);

-- Location: FF_X22_Y35_N1
\datapath|riscv_regfile|data~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~473feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~473_q\);

-- Location: FF_X13_Y34_N15
\datapath|riscv_regfile|data~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~313_q\);

-- Location: FF_X16_Y34_N21
\datapath|riscv_regfile|data~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~345_q\);

-- Location: FF_X18_Y35_N9
\datapath|riscv_regfile|data~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~377_q\);

-- Location: LABCELL_X16_Y34_N34
\datapath|riscv_regfile|data~281feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~281feeder_combout\ = ( \datapath|regfilemux|f[25]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[25]~15_combout\,
	combout => \datapath|riscv_regfile|data~281feeder_combout\);

-- Location: FF_X16_Y34_N35
\datapath|riscv_regfile|data~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~281feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~281_q\);

-- Location: LABCELL_X16_Y34_N18
\datapath|riscv_regfile|data~1263\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1263_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~281_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~313_q\))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~345_q\)) # (\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~377_q\))))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110001110111011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~313_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~345_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~377_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~281_q\,
	combout => \datapath|riscv_regfile|data~1263_combout\);

-- Location: FF_X22_Y35_N15
\datapath|riscv_regfile|data~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[25]~15_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~409_q\);

-- Location: LABCELL_X22_Y35_N12
\datapath|riscv_regfile|data~1267\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1267_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1263_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1263_combout\ & 
-- ((\datapath|riscv_regfile|data~409_q\))) # (\datapath|riscv_regfile|data~1263_combout\ & (\datapath|riscv_regfile|data~441_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1263_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1263_combout\ & ((\datapath|riscv_regfile|data~473_q\))) # (\datapath|riscv_regfile|data~1263_combout\ & (\datapath|riscv_regfile|data~505_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~441_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~505_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~473_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1263_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~409_q\,
	combout => \datapath|riscv_regfile|data~1267_combout\);

-- Location: LABCELL_X22_Y34_N10
\datapath|riscv_regfile|data~1287\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1287_combout\ = ( \datapath|riscv_regfile|data~1259_combout\ & ( \datapath|riscv_regfile|data~1267_combout\ & ( (!\datapath|riscv_ir|data\(19)) # ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1275_combout\)) 
-- # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1283_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1259_combout\ & ( \datapath|riscv_regfile|data~1267_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1275_combout\))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1283_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1259_combout\ & ( 
-- !\datapath|riscv_regfile|data~1267_combout\ & ( (!\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1275_combout\)))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1283_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1259_combout\ & ( !\datapath|riscv_regfile|data~1267_combout\ & ( (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1275_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1283_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1275_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1283_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1259_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1267_combout\,
	combout => \datapath|riscv_regfile|data~1287_combout\);

-- Location: MLABCELL_X21_Y34_N30
\datapath|alumux1|f[25]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[25]~23_combout\ = ( \datapath|riscv_regfile|data~1287_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(25)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1287_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|pc|ALT_INV_data\(25),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1287_combout\,
	combout => \datapath|alumux1|f[25]~23_combout\);

-- Location: LABCELL_X19_Y32_N12
\datapath|riscv_ALU|Add0~105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~105_sumout\ = SUM(( \datapath|alumux1|f[26]~21_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(26)))))) ) + ( \datapath|riscv_ALU|Add0~102\ ))
-- \datapath|riscv_ALU|Add0~106\ = CARRY(( \datapath|alumux1|f[26]~21_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(26)))))) ) + ( \datapath|riscv_ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(26),
	cin => \datapath|riscv_ALU|Add0~102\,
	sumout => \datapath|riscv_ALU|Add0~105_sumout\,
	cout => \datapath|riscv_ALU|Add0~106\);

-- Location: LABCELL_X19_Y32_N14
\datapath|riscv_ALU|Add0~109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~109_sumout\ = SUM(( \datapath|alumux1|f[27]~22_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(27)))))) ) + ( \datapath|riscv_ALU|Add0~106\ ))
-- \datapath|riscv_ALU|Add0~110\ = CARRY(( \datapath|alumux1|f[27]~22_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((\datapath|riscv_ir|data\(27)))))) ) + ( \datapath|riscv_ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datac => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datad => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(27),
	cin => \datapath|riscv_ALU|Add0~106\,
	sumout => \datapath|riscv_ALU|Add0~109_sumout\,
	cout => \datapath|riscv_ALU|Add0~110\);

-- Location: LABCELL_X19_Y32_N16
\datapath|riscv_ALU|Add0~113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~113_sumout\ = SUM(( \datapath|alumux1|f[28]~20_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(28)))))) ) + ( \datapath|riscv_ALU|Add0~110\ ))
-- \datapath|riscv_ALU|Add0~114\ = CARRY(( \datapath|alumux1|f[28]~20_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(28)))))) ) + ( \datapath|riscv_ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(28),
	cin => \datapath|riscv_ALU|Add0~110\,
	sumout => \datapath|riscv_ALU|Add0~113_sumout\,
	cout => \datapath|riscv_ALU|Add0~114\);

-- Location: LABCELL_X16_Y35_N12
\datapath|riscv_ALU|Selector1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~0_combout\ = ( !\datapath|alumux2|f[2]~8_combout\ & ( (\datapath|alumux2|f[3]~3_combout\) # (\datapath|alumux2|f[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datad => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	combout => \datapath|riscv_ALU|Selector1~0_combout\);

-- Location: MLABCELL_X21_Y34_N36
\datapath|riscv_ALU|ShiftRight0~58\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~58_combout\ = ( \datapath|alumux1|f[27]~22_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[25]~23_combout\) ) ) # ( !\datapath|alumux1|f[27]~22_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[25]~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[25]~23_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~58_combout\);

-- Location: LABCELL_X22_Y30_N26
\datapath|riscv_ALU|ShiftRight0~59\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~59_combout\ = ( !\datapath|riscv_ALU|ShiftRight0~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~0_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~59_combout\);

-- Location: MLABCELL_X21_Y35_N4
\datapath|riscv_ALU|Selector3~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~0_combout\ = ( \datapath|riscv_ALU|ShiftRight0~59_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & (!\datapath|riscv_ALU|ShiftLeft0~0_combout\)) # 
-- (\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~45_combout\)) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~59_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\) # ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~45_combout\)) # 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~59_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( (\datapath|riscv_ALU|Selector1~0_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~45_combout\)) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~59_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftLeft0~53_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~0_combout\)) # (\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~45_combout\)) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000110111000001000001010110101110101111111000110010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector1~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~45_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~58_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~59_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~53_combout\,
	combout => \datapath|riscv_ALU|Selector3~0_combout\);

-- Location: MLABCELL_X18_Y32_N22
\datapath|riscv_ALU|Add1~109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~109_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(26)))))) ) + ( \datapath|alumux1|f[26]~21_combout\ ) + ( \datapath|riscv_ALU|Add1~106\ ))
-- \datapath|riscv_ALU|Add1~110\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(26)))))) ) + ( \datapath|alumux1|f[26]~21_combout\ ) + ( \datapath|riscv_ALU|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(26),
	dataf => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	cin => \datapath|riscv_ALU|Add1~106\,
	sumout => \datapath|riscv_ALU|Add1~109_sumout\,
	cout => \datapath|riscv_ALU|Add1~110\);

-- Location: MLABCELL_X18_Y32_N24
\datapath|riscv_ALU|Add1~113\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~113_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(27)))))) ) + ( \datapath|alumux1|f[27]~22_combout\ ) + ( \datapath|riscv_ALU|Add1~110\ ))
-- \datapath|riscv_ALU|Add1~114\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(27)))))) ) + ( \datapath|alumux1|f[27]~22_combout\ ) + ( \datapath|riscv_ALU|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(27),
	dataf => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	cin => \datapath|riscv_ALU|Add1~110\,
	sumout => \datapath|riscv_ALU|Add1~113_sumout\,
	cout => \datapath|riscv_ALU|Add1~114\);

-- Location: MLABCELL_X18_Y32_N26
\datapath|riscv_ALU|Add1~117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~117_sumout\ = SUM(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(28)))))) ) + ( \datapath|alumux1|f[28]~20_combout\ ) + ( \datapath|riscv_ALU|Add1~114\ ))
-- \datapath|riscv_ALU|Add1~118\ = CARRY(( (!\control|alumux2_sel[0]~0_combout\ & (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & (!\datapath|riscv_ir|data\(31))) # 
-- (\control|alumux2_sel[1]~1_combout\ & ((!\datapath|riscv_ir|data\(28)))))) ) + ( \datapath|alumux1|f[28]~20_combout\ ) + ( \datapath|riscv_ALU|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001010101110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(28),
	dataf => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	cin => \datapath|riscv_ALU|Add1~114\,
	sumout => \datapath|riscv_ALU|Add1~117_sumout\,
	cout => \datapath|riscv_ALU|Add1~118\);

-- Location: MLABCELL_X21_Y35_N24
\datapath|riscv_ALU|Selector3~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~1_combout\ = ( \datapath|riscv_ALU|Selector3~0_combout\ & ( \datapath|riscv_ALU|Add1~117_sumout\ & ( ((!\datapath|alumux2|f[4]~1_combout\) # (\datapath|riscv_ALU|ShiftLeft0~29_combout\)) # (\control|Selector0~3_combout\) ) ) 
-- ) # ( !\datapath|riscv_ALU|Selector3~0_combout\ & ( \datapath|riscv_ALU|Add1~117_sumout\ & ( ((\datapath|riscv_ALU|ShiftLeft0~29_combout\ & \datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector3~0_combout\ & ( !\datapath|riscv_ALU|Add1~117_sumout\ & ( (!\control|Selector0~3_combout\ & ((!\datapath|alumux2|f[4]~1_combout\) # (\datapath|riscv_ALU|ShiftLeft0~29_combout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector3~0_combout\ & ( !\datapath|riscv_ALU|Add1~117_sumout\ & ( (!\control|Selector0~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~29_combout\ & \datapath|alumux2|f[4]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~29_combout\,
	datad => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector3~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~117_sumout\,
	combout => \datapath|riscv_ALU|Selector3~1_combout\);

-- Location: MLABCELL_X21_Y35_N32
\datapath|riscv_ALU|Selector3~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~2_combout\ = ( \datapath|riscv_ALU|Add0~113_sumout\ & ( \datapath|riscv_ALU|Selector3~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~45_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~113_sumout\ & ( \datapath|riscv_ALU|Selector3~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\) # (\datapath|riscv_ALU|ShiftRight0~45_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) ) # ( \datapath|riscv_ALU|Add0~113_sumout\ & ( !\datapath|riscv_ALU|Selector3~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (((\datapath|riscv_ALU|Selector7~2_combout\ & 
-- \datapath|riscv_ALU|ShiftRight0~45_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~113_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector3~1_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~45_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~45_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~113_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector3~1_combout\,
	combout => \datapath|riscv_ALU|Selector3~2_combout\);

-- Location: MLABCELL_X21_Y35_N2
\datapath|regfilemux|f[28]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[28]~2_combout\ = ( \datapath|riscv_ALU|Selector3~4_combout\ & ( \datapath|riscv_ALU|Selector3~2_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\) # (\datapath|regfilemux|f[28]~1_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector3~4_combout\ & ( \datapath|riscv_ALU|Selector3~2_combout\ & ( ((\control|aluop[2]~1_combout\ & \datapath|regfilemux|f[31]~0_combout\)) # (\datapath|regfilemux|f[28]~1_combout\) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector3~4_combout\ & ( !\datapath|riscv_ALU|Selector3~2_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\) # (\datapath|regfilemux|f[28]~1_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector3~4_combout\ & ( 
-- !\datapath|riscv_ALU|Selector3~2_combout\ & ( \datapath|regfilemux|f[28]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100111111111100110011011101110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[28]~1_combout\,
	datad => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector3~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector3~2_combout\,
	combout => \datapath|regfilemux|f[28]~2_combout\);

-- Location: MLABCELL_X24_Y37_N14
\datapath|riscv_regfile|data~252feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~252feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~252feeder_combout\);

-- Location: FF_X24_Y37_N15
\datapath|riscv_regfile|data~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~252feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~252_q\);

-- Location: FF_X21_Y36_N1
\datapath|riscv_regfile|data~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~188_q\);

-- Location: FF_X21_Y37_N5
\datapath|riscv_regfile|data~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~220_q\);

-- Location: LABCELL_X16_Y37_N10
\datapath|riscv_regfile|data~124feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~124feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~124feeder_combout\);

-- Location: FF_X16_Y37_N11
\datapath|riscv_regfile|data~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~124feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~124_q\);

-- Location: MLABCELL_X15_Y36_N34
\datapath|riscv_regfile|data~60feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~60feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~60feeder_combout\);

-- Location: FF_X15_Y36_N35
\datapath|riscv_regfile|data~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~60feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~60_q\);

-- Location: MLABCELL_X21_Y37_N8
\datapath|riscv_regfile|data~92feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~92feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~92feeder_combout\);

-- Location: FF_X21_Y37_N9
\datapath|riscv_regfile|data~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~92feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~92_q\);

-- Location: MLABCELL_X21_Y37_N10
\datapath|riscv_regfile|data~28feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~28feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~28feeder_combout\);

-- Location: FF_X21_Y37_N11
\datapath|riscv_regfile|data~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~28feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~28_q\);

-- Location: MLABCELL_X21_Y37_N2
\datapath|riscv_regfile|data~1024\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1024_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~28_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~60_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~92_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~124_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~124_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~60_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~92_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~28_q\,
	combout => \datapath|riscv_regfile|data~1024_combout\);

-- Location: FF_X21_Y35_N9
\datapath|riscv_regfile|data~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~156_q\);

-- Location: MLABCELL_X21_Y37_N6
\datapath|riscv_regfile|data~1028\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1028_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1024_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1024_combout\ & 
-- ((\datapath|riscv_regfile|data~156_q\))) # (\datapath|riscv_regfile|data~1024_combout\ & (\datapath|riscv_regfile|data~188_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1024_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1024_combout\ & ((\datapath|riscv_regfile|data~220_q\))) # (\datapath|riscv_regfile|data~1024_combout\ & (\datapath|riscv_regfile|data~252_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~252_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~188_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~220_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1024_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~156_q\,
	combout => \datapath|riscv_regfile|data~1028_combout\);

-- Location: FF_X29_Y35_N13
\datapath|riscv_regfile|data~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1020_q\);

-- Location: FF_X22_Y37_N17
\datapath|riscv_regfile|data~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~956_q\);

-- Location: FF_X21_Y35_N1
\datapath|riscv_regfile|data~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~988_q\);

-- Location: MLABCELL_X18_Y37_N0
\datapath|riscv_regfile|data~892feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~892feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~892feeder_combout\);

-- Location: FF_X18_Y37_N1
\datapath|riscv_regfile|data~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~892feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~892_q\);

-- Location: FF_X22_Y37_N9
\datapath|riscv_regfile|data~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~860_q\);

-- Location: LABCELL_X13_Y35_N30
\datapath|riscv_regfile|data~828feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~828feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~828feeder_combout\);

-- Location: FF_X13_Y35_N31
\datapath|riscv_regfile|data~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~828feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~828_q\);

-- Location: FF_X21_Y35_N31
\datapath|riscv_regfile|data~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~796_q\);

-- Location: LABCELL_X22_Y37_N10
\datapath|riscv_regfile|data~1048\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1048_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~796_q\ & ((!\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~828_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~860_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~892_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~892_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~860_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~828_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~796_q\,
	combout => \datapath|riscv_regfile|data~1048_combout\);

-- Location: FF_X22_Y37_N7
\datapath|riscv_regfile|data~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~924_q\);

-- Location: LABCELL_X22_Y37_N4
\datapath|riscv_regfile|data~1052\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1052_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1048_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1048_combout\ & 
-- ((\datapath|riscv_regfile|data~924_q\))) # (\datapath|riscv_regfile|data~1048_combout\ & (\datapath|riscv_regfile|data~956_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1048_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1048_combout\ & ((\datapath|riscv_regfile|data~988_q\))) # (\datapath|riscv_regfile|data~1048_combout\ & (\datapath|riscv_regfile|data~1020_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1020_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~956_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~988_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1048_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~924_q\,
	combout => \datapath|riscv_regfile|data~1052_combout\);

-- Location: LABCELL_X25_Y36_N10
\datapath|riscv_regfile|data~764feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~764feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~764feeder_combout\);

-- Location: FF_X25_Y36_N11
\datapath|riscv_regfile|data~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~764feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~764_q\);

-- Location: FF_X26_Y35_N37
\datapath|riscv_regfile|data~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~700_q\);

-- Location: FF_X26_Y35_N33
\datapath|riscv_regfile|data~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~732_q\);

-- Location: LABCELL_X25_Y36_N22
\datapath|riscv_regfile|data~572feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~572feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~572feeder_combout\);

-- Location: FF_X25_Y36_N23
\datapath|riscv_regfile|data~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~572feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~572_q\);

-- Location: FF_X22_Y36_N17
\datapath|riscv_regfile|data~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~636_q\);

-- Location: FF_X22_Y36_N9
\datapath|riscv_regfile|data~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~604_q\);

-- Location: LABCELL_X22_Y36_N36
\datapath|riscv_regfile|data~540feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~540feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~540feeder_combout\);

-- Location: FF_X22_Y36_N37
\datapath|riscv_regfile|data~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~540feeder_combout\,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~540_q\);

-- Location: LABCELL_X22_Y36_N10
\datapath|riscv_regfile|data~1040\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1040_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~540_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~572_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~604_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~636_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~572_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~636_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~604_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~540_q\,
	combout => \datapath|riscv_regfile|data~1040_combout\);

-- Location: LABCELL_X27_Y35_N20
\datapath|riscv_regfile|data~668feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~668feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~668feeder_combout\);

-- Location: FF_X27_Y35_N21
\datapath|riscv_regfile|data~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~668feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~668_q\);

-- Location: MLABCELL_X26_Y35_N34
\datapath|riscv_regfile|data~1044\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1044_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1040_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1040_combout\ & 
-- ((\datapath|riscv_regfile|data~668_q\))) # (\datapath|riscv_regfile|data~1040_combout\ & (\datapath|riscv_regfile|data~700_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1040_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1040_combout\ & ((\datapath|riscv_regfile|data~732_q\))) # (\datapath|riscv_regfile|data~1040_combout\ & (\datapath|riscv_regfile|data~764_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~764_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~700_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~732_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1040_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~668_q\,
	combout => \datapath|riscv_regfile|data~1044_combout\);

-- Location: LABCELL_X27_Y35_N18
\datapath|riscv_regfile|data~444feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~444feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~444feeder_combout\);

-- Location: FF_X27_Y35_N19
\datapath|riscv_regfile|data~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~444feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~444_q\);

-- Location: LABCELL_X25_Y32_N28
\datapath|riscv_regfile|data~476feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~476feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~476feeder_combout\);

-- Location: FF_X25_Y32_N29
\datapath|riscv_regfile|data~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~476feeder_combout\,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~476_q\);

-- Location: FF_X22_Y34_N13
\datapath|riscv_regfile|data~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~508_q\);

-- Location: LABCELL_X25_Y35_N12
\datapath|riscv_regfile|data~316feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~316feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~316feeder_combout\);

-- Location: FF_X25_Y35_N13
\datapath|riscv_regfile|data~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~316feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~316_q\);

-- Location: FF_X26_Y35_N25
\datapath|riscv_regfile|data~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~380_q\);

-- Location: FF_X25_Y35_N33
\datapath|riscv_regfile|data~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[28]~2_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~348_q\);

-- Location: LABCELL_X25_Y35_N24
\datapath|riscv_regfile|data~284feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~284feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~284feeder_combout\);

-- Location: FF_X25_Y35_N25
\datapath|riscv_regfile|data~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~284feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~284_q\);

-- Location: LABCELL_X25_Y35_N34
\datapath|riscv_regfile|data~1032\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1032_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~284_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~316_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~348_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~380_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~316_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~380_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~348_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~284_q\,
	combout => \datapath|riscv_regfile|data~1032_combout\);

-- Location: MLABCELL_X29_Y35_N0
\datapath|riscv_regfile|data~412feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~412feeder_combout\ = ( \datapath|regfilemux|f[28]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[28]~2_combout\,
	combout => \datapath|riscv_regfile|data~412feeder_combout\);

-- Location: FF_X29_Y35_N1
\datapath|riscv_regfile|data~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~412feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~412_q\);

-- Location: LABCELL_X25_Y32_N18
\datapath|riscv_regfile|data~1036\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1036_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1032_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1032_combout\ & 
-- ((\datapath|riscv_regfile|data~412_q\))) # (\datapath|riscv_regfile|data~1032_combout\ & (\datapath|riscv_regfile|data~444_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1032_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1032_combout\ & (\datapath|riscv_regfile|data~476_q\)) # (\datapath|riscv_regfile|data~1032_combout\ & ((\datapath|riscv_regfile|data~508_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~444_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~476_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~508_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1032_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~412_q\,
	combout => \datapath|riscv_regfile|data~1036_combout\);

-- Location: MLABCELL_X26_Y35_N26
\datapath|riscv_regfile|data~1056\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1056_combout\ = ( \datapath|riscv_regfile|data~1044_combout\ & ( \datapath|riscv_regfile|data~1036_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1028_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1052_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1044_combout\ & ( \datapath|riscv_regfile|data~1036_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1028_combout\))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1052_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1044_combout\ & ( !\datapath|riscv_regfile|data~1036_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1028_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1052_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1044_combout\ & ( !\datapath|riscv_regfile|data~1036_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1028_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1052_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1028_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1052_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1044_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1036_combout\,
	combout => \datapath|riscv_regfile|data~1056_combout\);

-- Location: MLABCELL_X26_Y35_N0
\datapath|alumux1|f[28]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[28]~20_combout\ = ( \datapath|riscv_regfile|data~1056_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(28))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1056_combout\ & ( (\datapath|pc|data\(28) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000111101010101000000000101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(28),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1056_combout\,
	combout => \datapath|alumux1|f[28]~20_combout\);

-- Location: LABCELL_X19_Y32_N18
\datapath|riscv_ALU|Add0~117\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~117_sumout\ = SUM(( \datapath|alumux1|f[29]~18_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(29)))))) ) + ( \datapath|riscv_ALU|Add0~114\ ))
-- \datapath|riscv_ALU|Add0~118\ = CARRY(( \datapath|alumux1|f[29]~18_combout\ ) + ( (!\control|alumux2_sel[0]~0_combout\ & (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\control|alumux2_sel[1]~1_combout\ & 
-- (\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[1]~1_combout\ & ((\datapath|riscv_ir|data\(29)))))) ) + ( \datapath|riscv_ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010111010100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	cin => \datapath|riscv_ALU|Add0~114\,
	sumout => \datapath|riscv_ALU|Add0~117_sumout\,
	cout => \datapath|riscv_ALU|Add0~118\);

-- Location: LABCELL_X22_Y37_N24
\datapath|riscv_ALU|ShiftRight0~60\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~60_combout\ = (!\datapath|riscv_ALU|ShiftRight0~1_combout\ & !\datapath|riscv_ALU|ShiftRight0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~6_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~60_combout\);

-- Location: MLABCELL_X18_Y36_N30
\datapath|riscv_ALU|Selector2~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( \datapath|riscv_ALU|ShiftRight0~59_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # 
-- ((!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) # (\datapath|riscv_ALU|Selector1~0_combout\ & (!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (!\datapath|riscv_ALU|ShiftLeft0~47_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( 
-- \datapath|riscv_ALU|ShiftRight0~59_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) # (\datapath|riscv_ALU|Selector1~0_combout\ & 
-- (!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (!\datapath|riscv_ALU|ShiftLeft0~47_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~59_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & 
-- ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # ((!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) # (\datapath|riscv_ALU|Selector1~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~47_combout\)) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~54_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~59_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) # 
-- (\datapath|riscv_ALU|Selector1~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~47_combout\)) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101010001111110111101100101100010010000001110101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector1~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~47_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~60_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~54_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~59_combout\,
	combout => \datapath|riscv_ALU|Selector2~0_combout\);

-- Location: MLABCELL_X18_Y32_N28
\datapath|riscv_ALU|Add1~121\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~121_sumout\ = SUM(( \datapath|alumux1|f[29]~18_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(29)))))) ) + ( \datapath|riscv_ALU|Add1~118\ ))
-- \datapath|riscv_ALU|Add1~122\ = CARRY(( \datapath|alumux1|f[29]~18_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(29)))))) ) + ( \datapath|riscv_ALU|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(29),
	cin => \datapath|riscv_ALU|Add1~118\,
	sumout => \datapath|riscv_ALU|Add1~121_sumout\,
	cout => \datapath|riscv_ALU|Add1~122\);

-- Location: MLABCELL_X18_Y36_N38
\datapath|riscv_ALU|Selector2~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~1_combout\ = ( \datapath|riscv_ALU|Add1~121_sumout\ & ( ((!\datapath|alumux2|f[4]~1_combout\ & ((\datapath|riscv_ALU|Selector2~0_combout\))) # (\datapath|alumux2|f[4]~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~31_combout\))) # (\control|Selector0~3_combout\) ) ) # ( !\datapath|riscv_ALU|Add1~121_sumout\ & ( (!\control|Selector0~3_combout\ & ((!\datapath|alumux2|f[4]~1_combout\ & ((\datapath|riscv_ALU|Selector2~0_combout\))) # 
-- (\datapath|alumux2|f[4]~1_combout\ & (\datapath|riscv_ALU|ShiftLeft0~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~31_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector2~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~121_sumout\,
	combout => \datapath|riscv_ALU|Selector2~1_combout\);

-- Location: MLABCELL_X18_Y36_N14
\datapath|riscv_ALU|Selector2~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~2_combout\ = ( \datapath|riscv_ALU|Add0~117_sumout\ & ( \datapath|riscv_ALU|Selector2~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~46_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~117_sumout\ & ( \datapath|riscv_ALU|Selector2~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\) # (\datapath|riscv_ALU|ShiftRight0~46_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- ((\datapath|riscv_ALU|Selector7~2_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~117_sumout\ & ( !\datapath|riscv_ALU|Selector2~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (((\datapath|riscv_ALU|ShiftRight0~46_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~117_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector2~1_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~46_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~46_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~117_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector2~1_combout\,
	combout => \datapath|riscv_ALU|Selector2~2_combout\);

-- Location: MLABCELL_X18_Y36_N26
\datapath|regfilemux|f[29]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[29]~6_combout\ = ( \datapath|riscv_ALU|Selector2~4_combout\ & ( \datapath|riscv_ALU|Selector2~2_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\) # (\datapath|regfilemux|f[29]~5_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector2~4_combout\ & ( \datapath|riscv_ALU|Selector2~2_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & \control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[29]~5_combout\) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector2~4_combout\ & ( !\datapath|riscv_ALU|Selector2~2_combout\ & ( (\datapath|regfilemux|f[31]~0_combout\) # (\datapath|regfilemux|f[29]~5_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector2~4_combout\ & ( 
-- !\datapath|riscv_ALU|Selector2~2_combout\ & ( \datapath|regfilemux|f[29]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011101110111011101010101011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[29]~5_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector2~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector2~2_combout\,
	combout => \datapath|regfilemux|f[29]~6_combout\);

-- Location: FF_X18_Y36_N23
\datapath|riscv_regfile|data~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~253_q\);

-- Location: FF_X18_Y36_N19
\datapath|riscv_regfile|data~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~189_q\);

-- Location: FF_X19_Y37_N5
\datapath|riscv_regfile|data~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~221_q\);

-- Location: MLABCELL_X15_Y36_N12
\datapath|riscv_regfile|data~61feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~61feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~61feeder_combout\);

-- Location: FF_X15_Y36_N13
\datapath|riscv_regfile|data~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~61feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~61_q\);

-- Location: LABCELL_X16_Y37_N4
\datapath|riscv_regfile|data~125feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~125feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~125feeder_combout\);

-- Location: FF_X16_Y37_N5
\datapath|riscv_regfile|data~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~125feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~125_q\);

-- Location: FF_X19_Y37_N17
\datapath|riscv_regfile|data~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~93_q\);

-- Location: MLABCELL_X15_Y36_N8
\datapath|riscv_regfile|data~29feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~29feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~29feeder_combout\);

-- Location: FF_X15_Y36_N9
\datapath|riscv_regfile|data~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~29feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~29_q\);

-- Location: LABCELL_X19_Y37_N18
\datapath|riscv_regfile|data~1090\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1090_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~29_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~61_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~93_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~125_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~61_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~125_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~93_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~29_q\,
	combout => \datapath|riscv_regfile|data~1090_combout\);

-- Location: FF_X19_Y37_N15
\datapath|riscv_regfile|data~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~157_q\);

-- Location: LABCELL_X19_Y37_N6
\datapath|riscv_regfile|data~1094\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1094_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1090_combout\ & (((\datapath|riscv_regfile|data~157_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1090_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~189_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1090_combout\ & (((\datapath|riscv_regfile|data~221_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1090_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~253_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~253_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~189_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~221_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1090_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~157_q\,
	combout => \datapath|riscv_regfile|data~1094_combout\);

-- Location: FF_X22_Y37_N25
\datapath|riscv_regfile|data~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~957_q\);

-- Location: FF_X18_Y37_N15
\datapath|riscv_regfile|data~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1021_q\);

-- Location: FF_X18_Y36_N35
\datapath|riscv_regfile|data~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~989_q\);

-- Location: LABCELL_X27_Y36_N34
\datapath|riscv_regfile|data~893feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~893feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~893feeder_combout\);

-- Location: FF_X27_Y36_N35
\datapath|riscv_regfile|data~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~893feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~893_q\);

-- Location: FF_X22_Y37_N33
\datapath|riscv_regfile|data~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~861_q\);

-- Location: FF_X16_Y36_N13
\datapath|riscv_regfile|data~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~829_q\);

-- Location: FF_X21_Y35_N39
\datapath|riscv_regfile|data~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~797_q\);

-- Location: LABCELL_X22_Y37_N34
\datapath|riscv_regfile|data~1114\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1114_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~797_q\ & (!\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~829_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~861_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~893_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~893_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~861_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~829_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~797_q\,
	combout => \datapath|riscv_regfile|data~1114_combout\);

-- Location: FF_X22_Y37_N13
\datapath|riscv_regfile|data~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~925_q\);

-- Location: LABCELL_X22_Y37_N36
\datapath|riscv_regfile|data~1118\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1118_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1114_combout\ & (((\datapath|riscv_regfile|data~925_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1114_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~957_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1114_combout\ & (((\datapath|riscv_regfile|data~989_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1114_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~1021_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~957_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~1021_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~989_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1114_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~925_q\,
	combout => \datapath|riscv_regfile|data~1118_combout\);

-- Location: FF_X26_Y35_N3
\datapath|riscv_regfile|data~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~701_q\);

-- Location: MLABCELL_X24_Y37_N4
\datapath|riscv_regfile|data~733feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~733feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~733feeder_combout\);

-- Location: FF_X24_Y37_N5
\datapath|riscv_regfile|data~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~733feeder_combout\,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~733_q\);

-- Location: LABCELL_X25_Y36_N12
\datapath|riscv_regfile|data~765feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~765feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~765feeder_combout\);

-- Location: FF_X25_Y36_N13
\datapath|riscv_regfile|data~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~765feeder_combout\,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~765_q\);

-- Location: LABCELL_X22_Y36_N12
\datapath|riscv_regfile|data~637feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~637feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~637feeder_combout\);

-- Location: FF_X22_Y36_N13
\datapath|riscv_regfile|data~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~637feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~637_q\);

-- Location: LABCELL_X25_Y36_N8
\datapath|riscv_regfile|data~573feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~573feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~573feeder_combout\);

-- Location: FF_X25_Y36_N9
\datapath|riscv_regfile|data~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~573feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~573_q\);

-- Location: LABCELL_X22_Y36_N38
\datapath|riscv_regfile|data~605feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~605feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~605feeder_combout\);

-- Location: FF_X22_Y36_N39
\datapath|riscv_regfile|data~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~605feeder_combout\,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~605_q\);

-- Location: FF_X22_Y36_N19
\datapath|riscv_regfile|data~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~541_q\);

-- Location: LABCELL_X22_Y36_N16
\datapath|riscv_regfile|data~1106\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1106_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~541_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~573_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~605_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~637_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000000110011111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~637_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~573_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~605_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~541_q\,
	combout => \datapath|riscv_regfile|data~1106_combout\);

-- Location: MLABCELL_X26_Y36_N18
\datapath|riscv_regfile|data~669feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~669feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~669feeder_combout\);

-- Location: FF_X26_Y36_N19
\datapath|riscv_regfile|data~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~669feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~669_q\);

-- Location: MLABCELL_X24_Y37_N0
\datapath|riscv_regfile|data~1110\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1110_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1106_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1106_combout\ & 
-- ((\datapath|riscv_regfile|data~669_q\))) # (\datapath|riscv_regfile|data~1106_combout\ & (\datapath|riscv_regfile|data~701_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1106_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1106_combout\ & (\datapath|riscv_regfile|data~733_q\)) # (\datapath|riscv_regfile|data~1106_combout\ & 
-- ((\datapath|riscv_regfile|data~765_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~701_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~733_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~765_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1106_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~669_q\,
	combout => \datapath|riscv_regfile|data~1110_combout\);

-- Location: LABCELL_X22_Y34_N16
\datapath|riscv_regfile|data~509feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~509feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~509feeder_combout\);

-- Location: FF_X22_Y34_N17
\datapath|riscv_regfile|data~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~509feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~509_q\);

-- Location: FF_X22_Y35_N27
\datapath|riscv_regfile|data~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~445_q\);

-- Location: FF_X22_Y35_N33
\datapath|riscv_regfile|data~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~477_q\);

-- Location: FF_X26_Y35_N15
\datapath|riscv_regfile|data~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~381_q\);

-- Location: LABCELL_X25_Y35_N26
\datapath|riscv_regfile|data~317feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~317feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~317feeder_combout\);

-- Location: FF_X25_Y35_N27
\datapath|riscv_regfile|data~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~317feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~317_q\);

-- Location: FF_X25_Y35_N1
\datapath|riscv_regfile|data~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~349_q\);

-- Location: LABCELL_X25_Y35_N14
\datapath|riscv_regfile|data~285feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~285feeder_combout\ = ( \datapath|regfilemux|f[29]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[29]~6_combout\,
	combout => \datapath|riscv_regfile|data~285feeder_combout\);

-- Location: FF_X25_Y35_N15
\datapath|riscv_regfile|data~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~285feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~285_q\);

-- Location: LABCELL_X25_Y35_N2
\datapath|riscv_regfile|data~1098\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1098_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~285_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~317_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~349_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~381_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~381_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~317_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~349_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~285_q\,
	combout => \datapath|riscv_regfile|data~1098_combout\);

-- Location: FF_X22_Y35_N23
\datapath|riscv_regfile|data~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[29]~6_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~413_q\);

-- Location: LABCELL_X22_Y35_N34
\datapath|riscv_regfile|data~1102\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1102_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1098_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1098_combout\ & 
-- ((\datapath|riscv_regfile|data~413_q\))) # (\datapath|riscv_regfile|data~1098_combout\ & (\datapath|riscv_regfile|data~445_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1098_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1098_combout\ & ((\datapath|riscv_regfile|data~477_q\))) # (\datapath|riscv_regfile|data~1098_combout\ & (\datapath|riscv_regfile|data~509_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~509_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~445_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~477_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1098_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~413_q\,
	combout => \datapath|riscv_regfile|data~1102_combout\);

-- Location: LABCELL_X22_Y37_N14
\datapath|riscv_regfile|data~1122\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1122_combout\ = ( \datapath|riscv_regfile|data~1110_combout\ & ( \datapath|riscv_regfile|data~1102_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1094_combout\)) # 
-- (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1118_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1110_combout\ & ( \datapath|riscv_regfile|data~1102_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1094_combout\))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19)) # ((\datapath|riscv_regfile|data~1118_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1110_combout\ & ( !\datapath|riscv_regfile|data~1102_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1094_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1118_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1110_combout\ & ( !\datapath|riscv_regfile|data~1102_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1094_combout\))) # (\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1118_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1094_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1118_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1110_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1102_combout\,
	combout => \datapath|riscv_regfile|data~1122_combout\);

-- Location: LABCELL_X22_Y37_N18
\datapath|alumux1|f[29]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[29]~18_combout\ = ( \datapath|pc|data\(29) & ( \datapath|riscv_regfile|data~1122_combout\ & ( (!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|pc|data\(29) & ( 
-- \datapath|riscv_regfile|data~1122_combout\ & ( (\control|Selector0~1_combout\ & \datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( \datapath|pc|data\(29) & ( !\datapath|riscv_regfile|data~1122_combout\ & ( !\control|Selector0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|pc|ALT_INV_data\(29),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1122_combout\,
	combout => \datapath|alumux1|f[29]~18_combout\);

-- Location: LABCELL_X16_Y35_N20
\datapath|riscv_ALU|ShiftRight1~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~23_combout\ = ( \datapath|alumux1|f[27]~22_combout\ & ( \datapath|alumux1|f[26]~21_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[28]~20_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[29]~18_combout\))) ) ) ) # ( !\datapath|alumux1|f[27]~22_combout\ & ( \datapath|alumux1|f[26]~21_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # 
-- ((\datapath|alumux1|f[28]~20_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[29]~18_combout\))) ) ) ) # ( \datapath|alumux1|f[27]~22_combout\ & ( !\datapath|alumux1|f[26]~21_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[28]~20_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\) # ((\datapath|alumux1|f[29]~18_combout\)))) ) ) ) # ( 
-- !\datapath|alumux1|f[27]~22_combout\ & ( !\datapath|alumux1|f[26]~21_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[28]~20_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|alumux1|f[29]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	datad => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	datae => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~23_combout\);

-- Location: LABCELL_X16_Y35_N10
\datapath|riscv_ALU|Selector5~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~2_combout\ = ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (\datapath|riscv_ALU|Selector7~5_combout\ & ((!\datapath|alumux2|f[2]~8_combout\) # (\datapath|riscv_ALU|ShiftRight1~22_combout\))) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|Selector7~5_combout\ & \datapath|riscv_ALU|ShiftRight1~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|Selector5~2_combout\);

-- Location: LABCELL_X16_Y35_N38
\datapath|riscv_ALU|Selector5~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~3_combout\ = ( \datapath|riscv_ALU|Selector5~2_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux1|f[26]~21_combout\ $ (\datapath|alumux2|f[26]~30_combout\)))) ) ) # ( 
-- !\datapath|riscv_ALU|Selector5~2_combout\ & ( (!\datapath|alumux1|f[26]~21_combout\ & (((!\datapath|alumux2|f[26]~30_combout\)) # (\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[26]~21_combout\ & ((!\datapath|alumux2|f[26]~30_combout\ & 
-- (\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[26]~30_combout\ & ((!\control|Selector0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101011100111101010101110010000000000010001000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	datad => \datapath|alumux2|ALT_INV_f[26]~30_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~2_combout\,
	combout => \datapath|riscv_ALU|Selector5~3_combout\);

-- Location: MLABCELL_X21_Y32_N6
\datapath|riscv_ALU|ShiftLeft0~55\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~55_combout\ = ( \datapath|riscv_ALU|ShiftRight0~52_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\)) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~56_combout\)))) # (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~52_combout\ & ( \datapath|riscv_ALU|ShiftRight0~51_combout\ & ( 
-- (!\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|riscv_ALU|ShiftRight0~56_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight0~52_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|riscv_ALU|ShiftRight0~57_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~56_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~52_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~51_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|riscv_ALU|ShiftRight0~56_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000001000011011100010101001011101000110010111111100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~57_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~56_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~51_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~55_combout\);

-- Location: MLABCELL_X24_Y29_N18
\datapath|riscv_ALU|ShiftLeft0~25DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~14_combout\ & 
-- !\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # 
-- (\datapath|riscv_ALU|ShiftLeft0~14_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|alumux2|f[2]~8_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~14_combout\ & !\datapath|alumux2|f[2]~8_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~15DUPLICATE_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~14_combout\ & !\datapath|alumux2|f[2]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111100110011001111000000001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\,
	datad => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\);

-- Location: MLABCELL_X21_Y32_N10
\datapath|riscv_ALU|Selector5~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ & ( \datapath|riscv_ALU|Add1~109_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\) # ((!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~55_combout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~50_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ & ( \datapath|riscv_ALU|Add1~109_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~3_combout\ & (!\datapath|riscv_ALU|Selector7~0_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~55_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~50_combout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ & ( !\datapath|riscv_ALU|Add1~109_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & 
-- (\datapath|riscv_ALU|Selector7~0_combout\)) # (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & (\datapath|riscv_ALU|ShiftLeft0~55_combout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~50_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~25DUPLICATE_combout\ & ( !\datapath|riscv_ALU|Add1~109_sumout\ & ( (\datapath|riscv_ALU|Selector30~3_combout\ & ((!\datapath|riscv_ALU|Selector7~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~55_combout\)) # (\datapath|riscv_ALU|Selector7~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~50_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~55_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~50_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~25DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~109_sumout\,
	combout => \datapath|riscv_ALU|Selector5~0_combout\);

-- Location: MLABCELL_X21_Y32_N38
\datapath|riscv_ALU|Selector5~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~1_combout\ = ( \datapath|riscv_ALU|Add0~105_sumout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~105_sumout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (((!\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~105_sumout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (((\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add0~105_sumout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~43_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~105_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~0_combout\,
	combout => \datapath|riscv_ALU|Selector5~1_combout\);

-- Location: MLABCELL_X21_Y32_N24
\datapath|regfilemux|f[26]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[26]~9_combout\ = ( \datapath|riscv_ALU|Selector5~3_combout\ & ( \datapath|riscv_ALU|Selector5~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & \control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[26]~8_combout\) ) ) ) # 
-- ( !\datapath|riscv_ALU|Selector5~3_combout\ & ( \datapath|riscv_ALU|Selector5~1_combout\ & ( (\datapath|regfilemux|f[26]~8_combout\) # (\datapath|regfilemux|f[31]~0_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector5~3_combout\ & ( 
-- !\datapath|riscv_ALU|Selector5~1_combout\ & ( \datapath|regfilemux|f[26]~8_combout\ ) ) ) # ( !\datapath|riscv_ALU|Selector5~3_combout\ & ( !\datapath|riscv_ALU|Selector5~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & 
-- !\control|aluop[2]~1_combout\)) # (\datapath|regfilemux|f[26]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011001100110011001101110111011101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[26]~8_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector5~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~1_combout\,
	combout => \datapath|regfilemux|f[26]~9_combout\);

-- Location: FF_X16_Y32_N19
\datapath|riscv_regfile|data~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~698_q\);

-- Location: FF_X26_Y32_N9
\datapath|riscv_regfile|data~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~762_q\);

-- Location: FF_X22_Y34_N29
\datapath|riscv_regfile|data~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~730_q\);

-- Location: FF_X22_Y36_N29
\datapath|riscv_regfile|data~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~634_q\);

-- Location: LABCELL_X25_Y36_N24
\datapath|riscv_regfile|data~570feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~570feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~570feeder_combout\);

-- Location: FF_X25_Y36_N25
\datapath|riscv_regfile|data~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~570feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~570_q\);

-- Location: FF_X22_Y36_N1
\datapath|riscv_regfile|data~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~602_q\);

-- Location: FF_X22_Y36_N31
\datapath|riscv_regfile|data~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~538_q\);

-- Location: LABCELL_X22_Y36_N2
\datapath|riscv_regfile|data~1172\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1172_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~538_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~570_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~602_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~634_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~634_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~570_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~602_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~538_q\,
	combout => \datapath|riscv_regfile|data~1172_combout\);

-- Location: LABCELL_X25_Y36_N30
\datapath|riscv_regfile|data~666feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~666feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~666feeder_combout\);

-- Location: FF_X25_Y36_N31
\datapath|riscv_regfile|data~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~666feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~666_q\);

-- Location: LABCELL_X22_Y34_N30
\datapath|riscv_regfile|data~1176\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1176_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1172_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1172_combout\ & 
-- ((\datapath|riscv_regfile|data~666_q\))) # (\datapath|riscv_regfile|data~1172_combout\ & (\datapath|riscv_regfile|data~698_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1172_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1172_combout\ & ((\datapath|riscv_regfile|data~730_q\))) # (\datapath|riscv_regfile|data~1172_combout\ & (\datapath|riscv_regfile|data~762_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~698_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~762_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~730_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1172_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~666_q\,
	combout => \datapath|riscv_regfile|data~1176_combout\);

-- Location: FF_X19_Y35_N29
\datapath|riscv_regfile|data~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~954_q\);

-- Location: FF_X21_Y32_N23
\datapath|riscv_regfile|data~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~986_q\);

-- Location: LABCELL_X13_Y35_N14
\datapath|riscv_regfile|data~1018feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1018feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~1018feeder_combout\);

-- Location: FF_X13_Y35_N15
\datapath|riscv_regfile|data~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1018feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1018_q\);

-- Location: FF_X16_Y35_N23
\datapath|riscv_regfile|data~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~890_q\);

-- Location: FF_X16_Y36_N21
\datapath|riscv_regfile|data~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~826_q\);

-- Location: FF_X15_Y35_N25
\datapath|riscv_regfile|data~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~858_q\);

-- Location: FF_X18_Y34_N39
\datapath|riscv_regfile|data~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~794_q\);

-- Location: MLABCELL_X15_Y35_N26
\datapath|riscv_regfile|data~1180\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1180_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~794_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~826_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~858_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~890_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~890_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~826_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~858_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~794_q\,
	combout => \datapath|riscv_regfile|data~1180_combout\);

-- Location: FF_X18_Y34_N3
\datapath|riscv_regfile|data~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~922_q\);

-- Location: MLABCELL_X18_Y34_N0
\datapath|riscv_regfile|data~1184\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1184_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1180_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1180_combout\ & 
-- ((\datapath|riscv_regfile|data~922_q\))) # (\datapath|riscv_regfile|data~1180_combout\ & (\datapath|riscv_regfile|data~954_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1180_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1180_combout\ & (\datapath|riscv_regfile|data~986_q\)) # (\datapath|riscv_regfile|data~1180_combout\ & ((\datapath|riscv_regfile|data~1018_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~954_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~986_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1018_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1180_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~922_q\,
	combout => \datapath|riscv_regfile|data~1184_combout\);

-- Location: FF_X22_Y34_N35
\datapath|riscv_regfile|data~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~506_q\);

-- Location: LABCELL_X22_Y35_N2
\datapath|riscv_regfile|data~442feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~442feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~442feeder_combout\);

-- Location: FF_X22_Y35_N3
\datapath|riscv_regfile|data~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~442feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~442_q\);

-- Location: FF_X22_Y35_N17
\datapath|riscv_regfile|data~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~474_q\);

-- Location: FF_X18_Y35_N33
\datapath|riscv_regfile|data~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~378_q\);

-- Location: LABCELL_X25_Y35_N36
\datapath|riscv_regfile|data~314feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~314feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~314feeder_combout\);

-- Location: FF_X25_Y35_N37
\datapath|riscv_regfile|data~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~314feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~314_q\);

-- Location: FF_X25_Y35_N17
\datapath|riscv_regfile|data~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~346_q\);

-- Location: LABCELL_X25_Y35_N28
\datapath|riscv_regfile|data~282feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~282feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~282feeder_combout\);

-- Location: FF_X25_Y35_N29
\datapath|riscv_regfile|data~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~282feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~282_q\);

-- Location: LABCELL_X25_Y35_N18
\datapath|riscv_regfile|data~1164\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1164_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~282_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~314_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~346_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~378_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~378_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~314_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~346_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~282_q\,
	combout => \datapath|riscv_regfile|data~1164_combout\);

-- Location: FF_X22_Y35_N9
\datapath|riscv_regfile|data~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~410_q\);

-- Location: LABCELL_X22_Y35_N18
\datapath|riscv_regfile|data~1168\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1168_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1164_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1164_combout\ & 
-- ((\datapath|riscv_regfile|data~410_q\))) # (\datapath|riscv_regfile|data~1164_combout\ & (\datapath|riscv_regfile|data~442_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1164_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1164_combout\ & ((\datapath|riscv_regfile|data~474_q\))) # (\datapath|riscv_regfile|data~1164_combout\ & (\datapath|riscv_regfile|data~506_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~506_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~442_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~474_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1164_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~410_q\,
	combout => \datapath|riscv_regfile|data~1168_combout\);

-- Location: FF_X21_Y32_N1
\datapath|riscv_regfile|data~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~250_q\);

-- Location: FF_X19_Y37_N21
\datapath|riscv_regfile|data~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~218_q\);

-- Location: FF_X21_Y32_N5
\datapath|riscv_regfile|data~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~186_q\);

-- Location: LABCELL_X25_Y37_N0
\datapath|riscv_regfile|data~122feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~122feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~122feeder_combout\);

-- Location: FF_X25_Y37_N1
\datapath|riscv_regfile|data~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~122feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~122_q\);

-- Location: FF_X21_Y37_N33
\datapath|riscv_regfile|data~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~90_q\);

-- Location: LABCELL_X13_Y32_N26
\datapath|riscv_regfile|data~58feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~58feeder_combout\ = ( \datapath|regfilemux|f[26]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[26]~9_combout\,
	combout => \datapath|riscv_regfile|data~58feeder_combout\);

-- Location: FF_X13_Y32_N27
\datapath|riscv_regfile|data~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~58feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~58_q\);

-- Location: FF_X21_Y37_N3
\datapath|riscv_regfile|data~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~26_q\);

-- Location: LABCELL_X19_Y37_N24
\datapath|riscv_regfile|data~1156\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1156_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~26_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~58_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~90_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~122_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~122_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~90_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~58_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~26_q\,
	combout => \datapath|riscv_regfile|data~1156_combout\);

-- Location: FF_X19_Y37_N23
\datapath|riscv_regfile|data~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[26]~9_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~154_q\);

-- Location: LABCELL_X19_Y37_N22
\datapath|riscv_regfile|data~1160\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1160_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1156_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1156_combout\ & 
-- (\datapath|riscv_regfile|data~154_q\)) # (\datapath|riscv_regfile|data~1156_combout\ & ((\datapath|riscv_regfile|data~186_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1156_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1156_combout\ & ((\datapath|riscv_regfile|data~218_q\))) # (\datapath|riscv_regfile|data~1156_combout\ & 
-- (\datapath|riscv_regfile|data~250_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~250_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~218_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~186_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1156_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~154_q\,
	combout => \datapath|riscv_regfile|data~1160_combout\);

-- Location: MLABCELL_X18_Y34_N6
\datapath|riscv_regfile|data~1188\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1188_combout\ = ( \datapath|riscv_regfile|data~1168_combout\ & ( \datapath|riscv_regfile|data~1160_combout\ & ( (!\datapath|riscv_ir|data\(19)) # ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1176_combout\)) 
-- # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1184_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1168_combout\ & ( \datapath|riscv_regfile|data~1160_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18))) # 
-- (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1176_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1184_combout\))))) ) ) ) # ( \datapath|riscv_regfile|data~1168_combout\ & ( 
-- !\datapath|riscv_regfile|data~1160_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1176_combout\)) # 
-- (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1184_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1168_combout\ & ( !\datapath|riscv_regfile|data~1160_combout\ & ( (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1176_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1184_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1176_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1184_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1168_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1160_combout\,
	combout => \datapath|riscv_regfile|data~1188_combout\);

-- Location: MLABCELL_X18_Y34_N14
\datapath|alumux1|f[26]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[26]~21_combout\ = ( \datapath|pc|data\(26) & ( \datapath|riscv_regfile|data~1188_combout\ & ( (!\control|Selector0~1_combout\) # (\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|pc|data\(26) & ( 
-- \datapath|riscv_regfile|data~1188_combout\ & ( (\datapath|riscv_regfile|WideOr1~combout\ & \control|Selector0~1_combout\) ) ) ) # ( \datapath|pc|data\(26) & ( !\datapath|riscv_regfile|data~1188_combout\ & ( !\control|Selector0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_Selector0~1_combout\,
	datae => \datapath|pc|ALT_INV_data\(26),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1188_combout\,
	combout => \datapath|alumux1|f[26]~21_combout\);

-- Location: LABCELL_X19_Y31_N12
\datapath|riscv_ALU|ShiftRight0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~57_combout\ = ( \datapath|alumux1|f[24]~24_combout\ & ( (\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[26]~21_combout\) ) ) # ( !\datapath|alumux1|f[24]~24_combout\ & ( (\datapath|alumux1|f[26]~21_combout\ & 
-- !\datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[26]~21_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[24]~24_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~57_combout\);

-- Location: LABCELL_X19_Y31_N16
\datapath|riscv_ALU|ShiftLeft0~56\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~56_combout\ = ( \datapath|riscv_ALU|ShiftRight0~53_combout\ & ( \datapath|riscv_ALU|ShiftRight0~52_combout\ & ( ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\))) # (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~53_combout\ & ( \datapath|riscv_ALU|ShiftRight0~52_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & 
-- (\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~53_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~52_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~58_combout\))) # (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\)))) # (\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~53_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~52_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~58_combout\))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & (\datapath|riscv_ALU|ShiftRight0~57_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~57_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~58_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~53_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~52_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~56_combout\);

-- Location: LABCELL_X22_Y32_N14
\datapath|riscv_ALU|ShiftLeft0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~57_combout\ = ( \datapath|alumux2|f[1]~6_combout\ & ( \datapath|alumux1|f[29]~18_combout\ ) ) # ( !\datapath|alumux2|f[1]~6_combout\ & ( \datapath|alumux1|f[31]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~57_combout\);

-- Location: LABCELL_X22_Y32_N32
\datapath|riscv_ALU|ShiftRight0~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~61_combout\ = ( \datapath|alumux1|f[28]~20_combout\ & ( (\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[30]~17_combout\) ) ) # ( !\datapath|alumux1|f[28]~20_combout\ & ( (\datapath|alumux1|f[30]~17_combout\ & 
-- !\datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~61_combout\);

-- Location: LABCELL_X19_Y31_N30
\datapath|riscv_ALU|ShiftLeft0~58\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~58_combout\ = ( \datapath|riscv_ALU|ShiftRight0~61_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~57_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~51_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~61_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~57_combout\))) # (\datapath|alumux2|f[3]~3_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~51_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~57_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~51_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~61_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~58_combout\);

-- Location: LABCELL_X19_Y31_N14
\datapath|riscv_ALU|ShiftLeft0~59\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~59_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~35_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~58_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~56_combout\))) # (\datapath|alumux2|f[4]~1_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~35_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~58_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~56_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~56_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~58_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~35_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~59_combout\);

-- Location: LABCELL_X19_Y35_N24
\datapath|riscv_ALU|ShiftRight1~43\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~43_combout\ = ( \datapath|alumux1|f[31]~19_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~43_combout\);

-- Location: LABCELL_X13_Y32_N12
\datapath|riscv_ALU|Selector0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector0~4_combout\ = ( \control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~43_combout\ & ( (!\control|Selector0~3_combout\ & (((!\control|aluop[2]~1_combout\)))) # (\control|Selector0~3_combout\ & 
-- (((\datapath|riscv_ir|data\(31) & \datapath|alumux1|f[31]~19_combout\)) # (\control|aluop[2]~1_combout\))) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight1~43_combout\ & ( (!\control|aluop[2]~1_combout\ & 
-- ((!\datapath|riscv_ir|data\(31) & ((\datapath|alumux1|f[31]~19_combout\))) # (\datapath|riscv_ir|data\(31) & ((!\datapath|alumux1|f[31]~19_combout\) # (\control|Selector0~3_combout\))))) # (\control|aluop[2]~1_combout\ & 
-- (((\control|Selector0~3_combout\)))) ) ) ) # ( \control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~43_combout\ & ( (\control|Selector0~3_combout\ & (((\datapath|riscv_ir|data\(31) & \datapath|alumux1|f[31]~19_combout\)) # 
-- (\control|aluop[2]~1_combout\))) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~43_combout\ & ( (!\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ir|data\(31) & ((\datapath|alumux1|f[31]~19_combout\))) # 
-- (\datapath|riscv_ir|data\(31) & ((!\datapath|alumux1|f[31]~19_combout\) # (\control|Selector0~3_combout\))))) # (\control|aluop[2]~1_combout\ & (((\control|Selector0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101100110011000000010011001101011011001100111100110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~43_combout\,
	combout => \datapath|riscv_ALU|Selector0~4_combout\);

-- Location: MLABCELL_X18_Y32_N30
\datapath|riscv_ALU|Add1~125\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~125_sumout\ = SUM(( \datapath|alumux1|f[30]~17_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(30)))))) ) + ( \datapath|riscv_ALU|Add1~122\ ))
-- \datapath|riscv_ALU|Add1~126\ = CARRY(( \datapath|alumux1|f[30]~17_combout\ ) + ( (!\control|alumux2_sel[1]~1_combout\ & (((!\datapath|riscv_ir|data\(31))))) # (\control|alumux2_sel[1]~1_combout\ & ((!\control|alumux2_sel[0]~0_combout\ & 
-- (!\datapath|riscv_ir|data\(31))) # (\control|alumux2_sel[0]~0_combout\ & ((!\datapath|riscv_ir|data\(30)))))) ) + ( \datapath|riscv_ALU|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_alumux2_sel[1]~1_combout\,
	datab => \control|ALT_INV_alumux2_sel[0]~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(30),
	cin => \datapath|riscv_ALU|Add1~122\,
	sumout => \datapath|riscv_ALU|Add1~125_sumout\,
	cout => \datapath|riscv_ALU|Add1~126\);

-- Location: MLABCELL_X18_Y32_N32
\datapath|riscv_ALU|Add1~129\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add1~129_sumout\ = SUM(( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(31))) # (\control|Selector0~1_combout\ & (((\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1155_combout\)))) ) + ( 
-- !\datapath|riscv_ir|data\(31) ) + ( \datapath|riscv_ALU|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000100010001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(31),
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(31),
	cin => \datapath|riscv_ALU|Add1~126\,
	sumout => \datapath|riscv_ALU|Add1~129_sumout\);

-- Location: LABCELL_X19_Y32_N20
\datapath|riscv_ALU|Add0~121\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~121_sumout\ = SUM(( \datapath|alumux2|f[30]~34_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(30))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1089_combout\)))) ) + ( \datapath|riscv_ALU|Add0~118\ ))
-- \datapath|riscv_ALU|Add0~122\ = CARRY(( \datapath|alumux2|f[30]~34_combout\ ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(30))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1089_combout\)))) ) + ( \datapath|riscv_ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(30),
	datad => \datapath|alumux2|ALT_INV_f[30]~34_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1089_combout\,
	cin => \datapath|riscv_ALU|Add0~118\,
	sumout => \datapath|riscv_ALU|Add0~121_sumout\,
	cout => \datapath|riscv_ALU|Add0~122\);

-- Location: LABCELL_X19_Y32_N22
\datapath|riscv_ALU|Add0~125\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Add0~125_sumout\ = SUM(( \datapath|riscv_ir|data\(31) ) + ( (!\control|Selector0~1_combout\ & (((\datapath|pc|data\(31))))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((\datapath|riscv_regfile|data~1155_combout\)))) ) + ( \datapath|riscv_ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(31),
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	cin => \datapath|riscv_ALU|Add0~122\,
	sumout => \datapath|riscv_ALU|Add0~125_sumout\);

-- Location: LABCELL_X19_Y32_N32
\datapath|riscv_ALU|Selector0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector0~0_combout\ = ( !\control|aluop[0]~0_combout\ & ( (!\control|aluop[2]~1_combout\ & ((((\datapath|riscv_ALU|Selector0~4_combout\))))) # (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector0~4_combout\ & 
-- (((\datapath|riscv_ALU|Add0~125_sumout\)))) # (\datapath|riscv_ALU|Selector0~4_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) # ( \control|aluop[0]~0_combout\ & ( (!\control|aluop[2]~1_combout\ & ((((\datapath|riscv_ALU|Selector0~4_combout\))))) 
-- # (\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector0~4_combout\ & (\datapath|riscv_ALU|ShiftLeft0~59_combout\)) # (\datapath|riscv_ALU|Selector0~4_combout\ & ((\datapath|riscv_ALU|Add1~129_sumout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~59_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector0~4_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~129_sumout\,
	datag => \datapath|riscv_ALU|ALT_INV_Add0~125_sumout\,
	combout => \datapath|riscv_ALU|Selector0~0_combout\);

-- Location: MLABCELL_X26_Y31_N32
\control|pcmux_sel~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \control|pcmux_sel~0_combout\ = ( \datapath|riscv_CMP|br_en~11_combout\ & ( \control|state.s_BR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_state.s_BR~q\,
	dataf => \datapath|riscv_CMP|ALT_INV_br_en~11_combout\,
	combout => \control|pcmux_sel~0_combout\);

-- Location: FF_X26_Y31_N19
\datapath|pc|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~117_sumout\,
	asdata => \datapath|riscv_ALU|Selector0~0_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(31));

-- Location: LABCELL_X19_Y32_N30
\datapath|alumux1|f[31]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[31]~19_combout\ = ( \datapath|riscv_regfile|data~1155_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(31))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1155_combout\ & ( (!\control|Selector0~1_combout\ & \datapath|pc|data\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~1_combout\,
	datac => \datapath|pc|ALT_INV_data\(31),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	combout => \datapath|alumux1|f[31]~19_combout\);

-- Location: LABCELL_X22_Y31_N6
\datapath|riscv_ALU|ShiftRight0~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~30_combout\ = ( \datapath|riscv_ALU|ShiftRight0~17_combout\ & ( \datapath|alumux1|f[31]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~17_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~30_combout\);

-- Location: LABCELL_X22_Y31_N24
\datapath|riscv_ALU|Selector4~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~2_combout\ = ( \datapath|riscv_ALU|ShiftRight0~30_combout\ & ( (\datapath|riscv_ALU|Selector7~5_combout\ & ((\datapath|riscv_ALU|ShiftRight1~32_combout\) # (\datapath|alumux2|f[2]~8_combout\))) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~30_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|Selector7~5_combout\ & \datapath|riscv_ALU|ShiftRight1~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\,
	combout => \datapath|riscv_ALU|Selector4~2_combout\);

-- Location: LABCELL_X22_Y31_N22
\datapath|riscv_ALU|Selector4~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~3_combout\ = ( \datapath|riscv_ALU|Selector4~2_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux1|f[27]~22_combout\ $ (\datapath|alumux2|f[27]~31_combout\)))) ) ) # ( 
-- !\datapath|riscv_ALU|Selector4~2_combout\ & ( (!\datapath|alumux1|f[27]~22_combout\ & (((!\datapath|alumux2|f[27]~31_combout\)) # (\control|aluop[0]~0_combout\))) # (\datapath|alumux1|f[27]~22_combout\ & ((!\datapath|alumux2|f[27]~31_combout\ & 
-- (\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[27]~31_combout\ & ((!\control|Selector0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011110110010101101111011001010000100000000001000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|alumux2|ALT_INV_f[27]~31_combout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector4~2_combout\,
	combout => \datapath|riscv_ALU|Selector4~3_combout\);

-- Location: LABCELL_X19_Y31_N6
\datapath|riscv_ALU|Selector4~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~0_combout\ = ( \datapath|riscv_ALU|Selector7~0_combout\ & ( \datapath|riscv_ALU|Add1~113_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~27_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~52_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~0_combout\ & ( \datapath|riscv_ALU|Add1~113_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\) # 
-- (\datapath|riscv_ALU|ShiftLeft0~56_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector7~0_combout\ & ( !\datapath|riscv_ALU|Add1~113_sumout\ & ( (!\datapath|riscv_ALU|Selector30~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~27_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~52_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~0_combout\ & ( !\datapath|riscv_ALU|Add1~113_sumout\ & ( (\datapath|riscv_ALU|Selector30~3_combout\ & 
-- \datapath|riscv_ALU|ShiftLeft0~56_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~52_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~56_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~27_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add1~113_sumout\,
	combout => \datapath|riscv_ALU|Selector4~0_combout\);

-- Location: LABCELL_X19_Y31_N20
\datapath|riscv_ALU|Selector4~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~1_combout\ = ( \datapath|riscv_ALU|Add0~109_sumout\ & ( \datapath|riscv_ALU|Selector4~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~44_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~109_sumout\ & ( \datapath|riscv_ALU|Selector4~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\) # (\datapath|riscv_ALU|ShiftRight0~44_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- ((\datapath|riscv_ALU|Selector7~2_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~109_sumout\ & ( !\datapath|riscv_ALU|Selector4~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (((\datapath|riscv_ALU|ShiftRight0~44_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\)))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~109_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector4~0_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~44_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~44_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~109_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector4~0_combout\,
	combout => \datapath|riscv_ALU|Selector4~1_combout\);

-- Location: LABCELL_X19_Y31_N26
\datapath|regfilemux|f[27]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[27]~13_combout\ = ( \datapath|riscv_ALU|Selector4~1_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((!\datapath|riscv_ALU|Selector4~3_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[27]~12_combout\) ) 
-- ) # ( !\datapath|riscv_ALU|Selector4~1_combout\ & ( ((!\control|aluop[2]~1_combout\ & (\datapath|regfilemux|f[31]~0_combout\ & !\datapath|riscv_ALU|Selector4~3_combout\))) # (\datapath|regfilemux|f[27]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100110011001110110011001100111111001101110011111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[27]~12_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector4~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector4~1_combout\,
	combout => \datapath|regfilemux|f[27]~13_combout\);

-- Location: FF_X18_Y31_N27
\datapath|riscv_regfile|data~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~507_q\);

-- Location: FF_X16_Y34_N29
\datapath|riscv_regfile|data~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~475_q\);

-- Location: LABCELL_X25_Y30_N32
\datapath|riscv_regfile|data~443feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~443feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~443feeder_combout\);

-- Location: FF_X25_Y30_N33
\datapath|riscv_regfile|data~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~443feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~443_q\);

-- Location: FF_X18_Y33_N11
\datapath|riscv_regfile|data~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~315_q\);

-- Location: FF_X18_Y31_N31
\datapath|riscv_regfile|data~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~379_q\);

-- Location: FF_X16_Y34_N9
\datapath|riscv_regfile|data~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~347_q\);

-- Location: FF_X16_Y34_N15
\datapath|riscv_regfile|data~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~283_q\);

-- Location: LABCELL_X16_Y34_N10
\datapath|riscv_regfile|data~1230\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1230_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~283_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~315_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~347_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~379_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~315_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~379_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~347_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~283_q\,
	combout => \datapath|riscv_regfile|data~1230_combout\);

-- Location: FF_X22_Y35_N21
\datapath|riscv_regfile|data~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~411_q\);

-- Location: LABCELL_X16_Y34_N30
\datapath|riscv_regfile|data~1234\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1234_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1230_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1230_combout\ & 
-- (\datapath|riscv_regfile|data~411_q\)) # (\datapath|riscv_regfile|data~1230_combout\ & ((\datapath|riscv_regfile|data~443_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1230_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1230_combout\ & ((\datapath|riscv_regfile|data~475_q\))) # (\datapath|riscv_regfile|data~1230_combout\ & 
-- (\datapath|riscv_regfile|data~507_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111001100111111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~507_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~475_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~443_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1230_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~411_q\,
	combout => \datapath|riscv_regfile|data~1234_combout\);

-- Location: FF_X18_Y27_N11
\datapath|riscv_regfile|data~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~699_q\);

-- Location: FF_X21_Y34_N21
\datapath|riscv_regfile|data~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~731_q\);

-- Location: FF_X21_Y34_N11
\datapath|riscv_regfile|data~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~603_q\);

-- Location: LABCELL_X13_Y31_N32
\datapath|riscv_regfile|data~571feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~571feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~571feeder_combout\);

-- Location: FF_X13_Y31_N33
\datapath|riscv_regfile|data~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~571feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~571_q\);

-- Location: FF_X15_Y31_N27
\datapath|riscv_regfile|data~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~635_q\);

-- Location: FF_X21_Y34_N35
\datapath|riscv_regfile|data~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~539_q\);

-- Location: MLABCELL_X21_Y34_N32
\datapath|riscv_regfile|data~1238\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1238_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~539_q\))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~571_q\))) # (\datapath|riscv_ir|data\(17)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~603_q\))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~635_q\))) # (\datapath|riscv_ir|data\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100101011101000110010001100100011001010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~603_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~571_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~635_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~539_q\,
	combout => \datapath|riscv_regfile|data~1238_combout\);

-- Location: FF_X16_Y32_N11
\datapath|riscv_regfile|data~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~763_q\);

-- Location: LABCELL_X25_Y36_N6
\datapath|riscv_regfile|data~667feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~667feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~667feeder_combout\);

-- Location: FF_X25_Y36_N7
\datapath|riscv_regfile|data~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~667feeder_combout\,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~667_q\);

-- Location: MLABCELL_X21_Y34_N22
\datapath|riscv_regfile|data~1242\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1242_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1238_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1238_combout\ & 
-- (((\datapath|riscv_regfile|data~667_q\)))) # (\datapath|riscv_regfile|data~1238_combout\ & (\datapath|riscv_regfile|data~699_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1238_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1238_combout\ & (\datapath|riscv_regfile|data~731_q\)) # (\datapath|riscv_regfile|data~1238_combout\ & 
-- ((\datapath|riscv_regfile|data~763_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110111011000001011010101000000101101110110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~699_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~731_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1238_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~763_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~667_q\,
	combout => \datapath|riscv_regfile|data~1242_combout\);

-- Location: FF_X19_Y31_N5
\datapath|riscv_regfile|data~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~955_q\);

-- Location: FF_X19_Y31_N35
\datapath|riscv_regfile|data~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~987_q\);

-- Location: FF_X18_Y29_N17
\datapath|riscv_regfile|data~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1019_q\);

-- Location: LABCELL_X13_Y31_N6
\datapath|riscv_regfile|data~827feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~827feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~827feeder_combout\);

-- Location: FF_X13_Y31_N7
\datapath|riscv_regfile|data~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~827feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~827_q\);

-- Location: FF_X15_Y31_N31
\datapath|riscv_regfile|data~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~891_q\);

-- Location: FF_X15_Y35_N5
\datapath|riscv_regfile|data~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~859_q\);

-- Location: FF_X15_Y35_N37
\datapath|riscv_regfile|data~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~795_q\);

-- Location: MLABCELL_X15_Y35_N6
\datapath|riscv_regfile|data~1246\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1246_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~795_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~827_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~859_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~891_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~827_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~891_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~859_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~795_q\,
	combout => \datapath|riscv_regfile|data~1246_combout\);

-- Location: FF_X15_Y35_N9
\datapath|riscv_regfile|data~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~923_q\);

-- Location: MLABCELL_X15_Y35_N32
\datapath|riscv_regfile|data~1250\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1250_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1246_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1246_combout\ & 
-- ((\datapath|riscv_regfile|data~923_q\))) # (\datapath|riscv_regfile|data~1246_combout\ & (\datapath|riscv_regfile|data~955_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1246_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1246_combout\ & (\datapath|riscv_regfile|data~987_q\)) # (\datapath|riscv_regfile|data~1246_combout\ & 
-- ((\datapath|riscv_regfile|data~1019_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~955_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~987_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1019_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1246_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~923_q\,
	combout => \datapath|riscv_regfile|data~1250_combout\);

-- Location: FF_X15_Y32_N27
\datapath|riscv_regfile|data~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~251_q\);

-- Location: FF_X21_Y37_N21
\datapath|riscv_regfile|data~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~219_q\);

-- Location: MLABCELL_X15_Y36_N16
\datapath|riscv_regfile|data~59feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~59feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~59feeder_combout\);

-- Location: FF_X15_Y36_N17
\datapath|riscv_regfile|data~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~59feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~59_q\);

-- Location: LABCELL_X19_Y37_N38
\datapath|riscv_regfile|data~91feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~91feeder_combout\ = \datapath|regfilemux|f[27]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~91feeder_combout\);

-- Location: FF_X19_Y37_N39
\datapath|riscv_regfile|data~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~91feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~91_q\);

-- Location: MLABCELL_X15_Y36_N6
\datapath|riscv_regfile|data~123feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~123feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~123feeder_combout\);

-- Location: FF_X15_Y36_N7
\datapath|riscv_regfile|data~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~123feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~123_q\);

-- Location: FF_X21_Y37_N27
\datapath|riscv_regfile|data~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~27_q\);

-- Location: MLABCELL_X21_Y37_N24
\datapath|riscv_regfile|data~1222\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1222_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~27_q\ & ((!\datapath|riscv_ir|data\(17))))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~59_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~91_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~123_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~59_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~91_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~123_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~27_q\,
	combout => \datapath|riscv_regfile|data~1222_combout\);

-- Location: FF_X19_Y31_N9
\datapath|riscv_regfile|data~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[27]~13_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~187_q\);

-- Location: LABCELL_X13_Y36_N12
\datapath|riscv_regfile|data~155feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~155feeder_combout\ = ( \datapath|regfilemux|f[27]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[27]~13_combout\,
	combout => \datapath|riscv_regfile|data~155feeder_combout\);

-- Location: FF_X13_Y36_N13
\datapath|riscv_regfile|data~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~155feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~155_q\);

-- Location: MLABCELL_X21_Y37_N22
\datapath|riscv_regfile|data~1226\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1226_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1222_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1222_combout\ & 
-- (\datapath|riscv_regfile|data~155_q\)) # (\datapath|riscv_regfile|data~1222_combout\ & ((\datapath|riscv_regfile|data~187_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1222_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1222_combout\ & (((\datapath|riscv_regfile|data~219_q\)))) # (\datapath|riscv_regfile|data~1222_combout\ & 
-- (\datapath|riscv_regfile|data~251_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~251_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~219_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1222_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~187_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~155_q\,
	combout => \datapath|riscv_regfile|data~1226_combout\);

-- Location: MLABCELL_X21_Y34_N24
\datapath|riscv_regfile|data~1254\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1254_combout\ = ( \datapath|riscv_regfile|data~1250_combout\ & ( \datapath|riscv_regfile|data~1226_combout\ & ( (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # 
-- ((\datapath|riscv_regfile|data~1234_combout\)))) # (\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1242_combout\)) # (\datapath|riscv_ir|data\(18)))) ) ) ) # ( !\datapath|riscv_regfile|data~1250_combout\ & ( 
-- \datapath|riscv_regfile|data~1226_combout\ & ( (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1234_combout\)))) # (\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1242_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1250_combout\ & ( !\datapath|riscv_regfile|data~1226_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1234_combout\))) # (\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1242_combout\)) # (\datapath|riscv_ir|data\(18)))) ) ) ) # ( !\datapath|riscv_regfile|data~1250_combout\ & ( 
-- !\datapath|riscv_regfile|data~1226_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1234_combout\))) # (\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1242_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1234_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1242_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1250_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1226_combout\,
	combout => \datapath|riscv_regfile|data~1254_combout\);

-- Location: MLABCELL_X21_Y34_N28
\datapath|alumux1|f[27]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[27]~22_combout\ = ( \datapath|riscv_regfile|data~1254_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(27)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|pc|data\(27) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(27),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1254_combout\,
	combout => \datapath|alumux1|f[27]~22_combout\);

-- Location: LABCELL_X22_Y31_N0
\datapath|riscv_ALU|ShiftRight1~32\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~32_combout\ = ( \datapath|alumux1|f[29]~18_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[27]~22_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # ((\datapath|alumux1|f[30]~17_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( \datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- (((\datapath|alumux1|f[27]~22_combout\)) # (\datapath|alumux2|f[0]~5_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[30]~17_combout\)))) ) ) ) # ( \datapath|alumux1|f[29]~18_combout\ & ( 
-- !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[27]~22_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux2|f[0]~5_combout\) # 
-- ((\datapath|alumux1|f[30]~17_combout\)))) ) ) ) # ( !\datapath|alumux1|f[29]~18_combout\ & ( !\datapath|alumux1|f[28]~20_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & (!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[27]~22_combout\))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[30]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[27]~22_combout\,
	datad => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	datae => \datapath|alumux1|ALT_INV_f[29]~18_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[28]~20_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~32_combout\);

-- Location: LABCELL_X22_Y31_N26
\datapath|riscv_ALU|ShiftRight0~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~31_combout\ = ( \datapath|riscv_ALU|ShiftRight0~30_combout\ & ( (\datapath|riscv_ALU|ShiftRight1~32_combout\) # (\datapath|alumux2|f[2]~8_combout\) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~30_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & \datapath|riscv_ALU|ShiftRight1~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~32_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~30_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~31_combout\);

-- Location: MLABCELL_X21_Y28_N6
\datapath|riscv_ALU|Selector28~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector28~1_combout\ = ( \datapath|alumux1|f[3]~4_combout\ & ( \datapath|riscv_ALU|ShiftRight0~29_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & ((!\control|aluop[0]~0_combout\) # ((!\control|Selector0~3_combout\)))) # 
-- (\datapath|alumux2|f[3]~3_combout\ & (((\control|aluop[0]~0_combout\ & \datapath|riscv_ALU|ShiftRight0~31_combout\)) # (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( \datapath|riscv_ALU|ShiftRight0~29_combout\ & ( 
-- (!\control|aluop[0]~0_combout\ & (\datapath|alumux2|f[3]~3_combout\)) # (\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # (\datapath|riscv_ALU|ShiftRight0~31_combout\)))) ) ) ) # ( 
-- \datapath|alumux1|f[3]~4_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~29_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\control|aluop[0]~0_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & (((\control|aluop[0]~0_combout\ & 
-- \datapath|riscv_ALU|ShiftRight0~31_combout\)) # (\control|Selector0~3_combout\))) ) ) ) # ( !\datapath|alumux1|f[3]~4_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~29_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\control|aluop[0]~0_combout\) # 
-- ((\datapath|riscv_ALU|ShiftRight0~31_combout\ & !\control|Selector0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100010100010011011101101100111001000101100110110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~31_combout\,
	datad => \control|ALT_INV_Selector0~3_combout\,
	datae => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \datapath|riscv_ALU|Selector28~1_combout\);

-- Location: MLABCELL_X21_Y28_N0
\datapath|riscv_ALU|Selector28~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector28~2_combout\ = ( \datapath|riscv_ALU|ShiftRight0~32_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\) # ((\datapath|riscv_ALU|Add1~17_sumout\)))) # 
-- (\datapath|riscv_ALU|Selector30~5_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~7_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~32_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & 
-- (\datapath|riscv_ALU|Selector30~4_combout\ & (\datapath|riscv_ALU|Add1~17_sumout\))) # (\datapath|riscv_ALU|Selector30~5_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~17_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~32_combout\,
	combout => \datapath|riscv_ALU|Selector28~2_combout\);

-- Location: MLABCELL_X15_Y29_N30
\datapath|riscv_ALU|ShiftRight0~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~23_combout\ = ( \datapath|alumux1|f[5]~15_combout\ & ( \datapath|alumux1|f[3]~4_combout\ ) ) # ( !\datapath|alumux1|f[5]~15_combout\ & ( \datapath|alumux1|f[3]~4_combout\ & ( !\datapath|alumux2|f[1]~6_combout\ ) ) ) # ( 
-- \datapath|alumux1|f[5]~15_combout\ & ( !\datapath|alumux1|f[3]~4_combout\ & ( \datapath|alumux2|f[1]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datae => \datapath|alumux1|ALT_INV_f[5]~15_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~23_combout\);

-- Location: MLABCELL_X24_Y29_N12
\datapath|riscv_ALU|ShiftRight0~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~27_combout\ = (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[4]~13_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[6]~12_combout\,
	datad => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~27_combout\);

-- Location: MLABCELL_X15_Y29_N0
\datapath|riscv_ALU|Selector30~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~0_combout\ = ( !\datapath|alumux2|f[3]~3_combout\ & ( (\datapath|alumux2|f[0]~5_combout\) # (\datapath|alumux2|f[2]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	combout => \datapath|riscv_ALU|Selector30~0_combout\);

-- Location: LABCELL_X19_Y28_N32
\datapath|riscv_ALU|Selector28~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector28~0_combout\ = ( \datapath|riscv_ALU|ShiftRight0~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # ((!\datapath|riscv_ALU|Selector30~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~23_combout\)) # (\datapath|riscv_ALU|Selector30~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~27_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~28_combout\ & ( \datapath|riscv_ALU|ShiftRight1~29_combout\ & ( 
-- (!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (((\datapath|riscv_ALU|Selector30~0_combout\)))) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~23_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~27_combout\))))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- (((!\datapath|riscv_ALU|Selector30~0_combout\)))) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~23_combout\)) # (\datapath|riscv_ALU|Selector30~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~27_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~28_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~29_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|Selector30~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~23_combout\)) # (\datapath|riscv_ALU|Selector30~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~23_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~27_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~28_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~29_combout\,
	combout => \datapath|riscv_ALU|Selector28~0_combout\);

-- Location: MLABCELL_X21_Y28_N22
\datapath|riscv_ALU|Selector28~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector28~3_combout\ = ( \datapath|riscv_ALU|Selector28~2_combout\ & ( \datapath|riscv_ALU|Selector28~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # ((!\datapath|riscv_ALU|Selector30~9_combout\ & 
-- (\datapath|riscv_ALU|Selector28~1_combout\)) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((\datapath|riscv_ALU|Add0~13_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector28~2_combout\ & ( \datapath|riscv_ALU|Selector28~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Selector28~1_combout\)))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- ((\datapath|riscv_ALU|Add0~13_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector28~2_combout\ & ( !\datapath|riscv_ALU|Selector28~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (\datapath|riscv_ALU|Selector28~1_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~13_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector28~2_combout\ & ( 
-- !\datapath|riscv_ALU|Selector28~0_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector28~1_combout\)) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- ((\datapath|riscv_ALU|Add0~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector28~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~13_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector28~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector28~0_combout\,
	combout => \datapath|riscv_ALU|Selector28~3_combout\);

-- Location: MLABCELL_X21_Y28_N8
\datapath|regfilemux|f[3]~35\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[3]~35_combout\ = ( \datapath|riscv_ALU|Selector28~3_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (!\control|state.s_ldr2~q\ & ((!\control|state.s_LUI~q\))) # (\control|state.s_ldr2~q\ & (\datapath|riscv_MDR|data\(3))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector28~3_combout\ & ( \control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(3) & \control|state.s_ldr2~q\) ) ) ) # ( \datapath|riscv_ALU|Selector28~3_combout\ & ( !\control|cmpmux_sel~0_combout\ & ( 
-- (\datapath|riscv_MDR|data\(3) & ((\control|state.s_LUI~q\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\datapath|riscv_ALU|Selector28~3_combout\ & ( !\control|cmpmux_sel~0_combout\ & ( (\datapath|riscv_MDR|data\(3) & ((\control|state.s_LUI~q\) # 
-- (\control|state.s_ldr2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100010001000100011101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_MDR|ALT_INV_data\(3),
	datab => \control|ALT_INV_state.s_ldr2~q\,
	datad => \control|ALT_INV_state.s_LUI~q\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector28~3_combout\,
	dataf => \control|ALT_INV_cmpmux_sel~0_combout\,
	combout => \datapath|regfilemux|f[3]~35_combout\);

-- Location: FF_X26_Y28_N21
\datapath|riscv_regfile|data~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~931_q\);

-- Location: FF_X21_Y28_N25
\datapath|riscv_regfile|data~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~963_q\);

-- Location: FF_X21_Y28_N27
\datapath|riscv_regfile|data~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~803_q\);

-- Location: FF_X21_Y31_N37
\datapath|riscv_regfile|data~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~835_q\);

-- Location: LABCELL_X27_Y30_N12
\datapath|riscv_regfile|data~867feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~867feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~867feeder_combout\);

-- Location: FF_X27_Y30_N13
\datapath|riscv_regfile|data~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~867feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~867_q\);

-- Location: FF_X21_Y31_N39
\datapath|riscv_regfile|data~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~771_q\);

-- Location: MLABCELL_X21_Y31_N36
\datapath|riscv_regfile|data~1708\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1708_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~771_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~803_q\))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~835_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~867_q\) # (\datapath|riscv_ir|data\(17)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101010101000010100101010100011011010101010101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~803_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~835_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~867_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~771_q\,
	combout => \datapath|riscv_regfile|data~1708_combout\);

-- Location: FF_X26_Y28_N33
\datapath|riscv_regfile|data~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~995_q\);

-- Location: FF_X21_Y31_N35
\datapath|riscv_regfile|data~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~899_q\);

-- Location: MLABCELL_X21_Y31_N32
\datapath|riscv_regfile|data~1712\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1712_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1708_combout\))))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1708_combout\ & 
-- (((\datapath|riscv_regfile|data~899_q\)))) # (\datapath|riscv_regfile|data~1708_combout\ & (\datapath|riscv_regfile|data~931_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & 
-- (((\datapath|riscv_regfile|data~1708_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1708_combout\ & (\datapath|riscv_regfile|data~963_q\)) # (\datapath|riscv_regfile|data~1708_combout\ & 
-- ((\datapath|riscv_regfile|data~995_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111011101000000111100110000000011110111010000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~931_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~963_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1708_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~995_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~899_q\,
	combout => \datapath|riscv_regfile|data~1712_combout\);

-- Location: LABCELL_X11_Y31_N34
\datapath|riscv_regfile|data~419feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~419feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~419feeder_combout\);

-- Location: FF_X11_Y31_N35
\datapath|riscv_regfile|data~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~419feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~419_q\);

-- Location: FF_X18_Y31_N35
\datapath|riscv_regfile|data~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~483_q\);

-- Location: FF_X16_Y31_N21
\datapath|riscv_regfile|data~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~451_q\);

-- Location: LABCELL_X11_Y33_N12
\datapath|riscv_regfile|data~291feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~291feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~291feeder_combout\);

-- Location: FF_X11_Y33_N13
\datapath|riscv_regfile|data~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~291feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~291_q\);

-- Location: MLABCELL_X12_Y33_N14
\datapath|riscv_regfile|data~355feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~355feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~355feeder_combout\);

-- Location: FF_X12_Y33_N15
\datapath|riscv_regfile|data~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~355feeder_combout\,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~355_q\);

-- Location: MLABCELL_X12_Y33_N8
\datapath|riscv_regfile|data~323feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~323feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~323feeder_combout\);

-- Location: FF_X12_Y33_N9
\datapath|riscv_regfile|data~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~323feeder_combout\,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~323_q\);

-- Location: MLABCELL_X12_Y33_N0
\datapath|riscv_regfile|data~259feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~259feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~259feeder_combout\);

-- Location: FF_X12_Y33_N1
\datapath|riscv_regfile|data~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~259feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~259_q\);

-- Location: MLABCELL_X12_Y33_N16
\datapath|riscv_regfile|data~1692\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1692_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~259_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~291_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~323_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~355_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~291_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~355_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~323_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~259_q\,
	combout => \datapath|riscv_regfile|data~1692_combout\);

-- Location: LABCELL_X22_Y27_N14
\datapath|riscv_regfile|data~387feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~387feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~387feeder_combout\);

-- Location: FF_X22_Y27_N15
\datapath|riscv_regfile|data~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~387feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~387_q\);

-- Location: LABCELL_X16_Y31_N22
\datapath|riscv_regfile|data~1696\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1696_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1692_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1692_combout\ & 
-- ((\datapath|riscv_regfile|data~387_q\))) # (\datapath|riscv_regfile|data~1692_combout\ & (\datapath|riscv_regfile|data~419_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1692_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1692_combout\ & ((\datapath|riscv_regfile|data~451_q\))) # (\datapath|riscv_regfile|data~1692_combout\ & (\datapath|riscv_regfile|data~483_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~419_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~483_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~451_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1692_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~387_q\,
	combout => \datapath|riscv_regfile|data~1696_combout\);

-- Location: FF_X16_Y32_N37
\datapath|riscv_regfile|data~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~739_q\);

-- Location: FF_X16_Y31_N17
\datapath|riscv_regfile|data~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~707_q\);

-- Location: LABCELL_X25_Y28_N12
\datapath|riscv_regfile|data~675feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~675feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~675feeder_combout\);

-- Location: FF_X25_Y28_N13
\datapath|riscv_regfile|data~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~675feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~675_q\);

-- Location: MLABCELL_X18_Y27_N24
\datapath|riscv_regfile|data~547feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~547feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~547feeder_combout\);

-- Location: FF_X18_Y27_N25
\datapath|riscv_regfile|data~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~547feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~547_q\);

-- Location: FF_X16_Y28_N15
\datapath|riscv_regfile|data~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~611_q\);

-- Location: FF_X16_Y28_N25
\datapath|riscv_regfile|data~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~579_q\);

-- Location: FF_X16_Y28_N11
\datapath|riscv_regfile|data~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~515_q\);

-- Location: LABCELL_X16_Y28_N8
\datapath|riscv_regfile|data~1700\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1700_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~515_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~547_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~579_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~611_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~547_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~611_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~579_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~515_q\,
	combout => \datapath|riscv_regfile|data~1700_combout\);

-- Location: FF_X18_Y31_N17
\datapath|riscv_regfile|data~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~643_q\);

-- Location: LABCELL_X16_Y31_N18
\datapath|riscv_regfile|data~1704\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1704_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1700_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1700_combout\ & 
-- (\datapath|riscv_regfile|data~643_q\)) # (\datapath|riscv_regfile|data~1700_combout\ & ((\datapath|riscv_regfile|data~675_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1700_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1700_combout\ & ((\datapath|riscv_regfile|data~707_q\))) # (\datapath|riscv_regfile|data~1700_combout\ & 
-- (\datapath|riscv_regfile|data~739_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~739_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~707_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~675_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1700_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~643_q\,
	combout => \datapath|riscv_regfile|data~1704_combout\);

-- Location: FF_X15_Y32_N11
\datapath|riscv_regfile|data~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~227_q\);

-- Location: FF_X22_Y28_N21
\datapath|riscv_regfile|data~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~163_q\);

-- Location: FF_X16_Y31_N9
\datapath|riscv_regfile|data~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[3]~35_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~195_q\);

-- Location: MLABCELL_X21_Y27_N18
\datapath|riscv_regfile|data~35feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~35feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~35feeder_combout\);

-- Location: FF_X21_Y27_N19
\datapath|riscv_regfile|data~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~35feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~35_q\);

-- Location: LABCELL_X27_Y28_N16
\datapath|riscv_regfile|data~99feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~99feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~99feeder_combout\);

-- Location: FF_X27_Y28_N17
\datapath|riscv_regfile|data~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~99feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~99_q\);

-- Location: MLABCELL_X21_Y27_N32
\datapath|riscv_regfile|data~67feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~67feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~67feeder_combout\);

-- Location: FF_X21_Y27_N33
\datapath|riscv_regfile|data~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~67feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~67_q\);

-- Location: MLABCELL_X21_Y27_N30
\datapath|riscv_regfile|data~3feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~3feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~3feeder_combout\);

-- Location: FF_X21_Y27_N31
\datapath|riscv_regfile|data~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~3feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~3_q\);

-- Location: MLABCELL_X21_Y27_N10
\datapath|riscv_regfile|data~1684\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1684_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~3_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~35_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~67_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~99_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~35_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~99_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~67_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~3_q\,
	combout => \datapath|riscv_regfile|data~1684_combout\);

-- Location: MLABCELL_X12_Y29_N20
\datapath|riscv_regfile|data~131feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~131feeder_combout\ = ( \datapath|regfilemux|f[3]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[3]~35_combout\,
	combout => \datapath|riscv_regfile|data~131feeder_combout\);

-- Location: FF_X12_Y29_N21
\datapath|riscv_regfile|data~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~131feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~131_q\);

-- Location: LABCELL_X16_Y31_N10
\datapath|riscv_regfile|data~1688\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1688_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1684_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1684_combout\ & 
-- ((\datapath|riscv_regfile|data~131_q\))) # (\datapath|riscv_regfile|data~1684_combout\ & (\datapath|riscv_regfile|data~163_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1684_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1684_combout\ & ((\datapath|riscv_regfile|data~195_q\))) # (\datapath|riscv_regfile|data~1684_combout\ & (\datapath|riscv_regfile|data~227_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~227_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~163_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~195_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1684_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~131_q\,
	combout => \datapath|riscv_regfile|data~1688_combout\);

-- Location: LABCELL_X16_Y31_N12
\datapath|riscv_regfile|data~1716\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1716_combout\ = ( \datapath|riscv_regfile|data~1704_combout\ & ( \datapath|riscv_regfile|data~1688_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1696_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1712_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1704_combout\ & ( \datapath|riscv_regfile|data~1688_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1696_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1712_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1704_combout\ & ( !\datapath|riscv_regfile|data~1688_combout\ & ( (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1696_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1712_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1704_combout\ & ( 
-- !\datapath|riscv_regfile|data~1688_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1696_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1712_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1712_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1696_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1704_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1688_combout\,
	combout => \datapath|riscv_regfile|data~1716_combout\);

-- Location: LABCELL_X16_Y33_N8
\datapath|alumux1|f[3]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[3]~4_combout\ = ( \datapath|riscv_regfile|data~1716_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(3)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1716_combout\ & ( (\datapath|pc|data\(3) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(3),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1716_combout\,
	combout => \datapath|alumux1|f[3]~4_combout\);

-- Location: LABCELL_X13_Y33_N4
\datapath|riscv_ALU|ShiftRight0~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~18_combout\ = ( \datapath|alumux1|f[1]~5_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[3]~4_combout\) ) ) # ( !\datapath|alumux1|f[1]~5_combout\ & ( (\datapath|alumux1|f[3]~4_combout\ & 
-- \datapath|alumux2|f[1]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	datad => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~18_combout\);

-- Location: LABCELL_X16_Y33_N38
\datapath|riscv_ALU|ShiftRight0~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~19_combout\ = ( \datapath|alumux1|f[4]~13_combout\ & ( (\datapath|alumux1|f[2]~6_combout\) # (\datapath|alumux2|f[1]~6_combout\) ) ) # ( !\datapath|alumux1|f[4]~13_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- \datapath|alumux1|f[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[4]~13_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~19_combout\);

-- Location: LABCELL_X13_Y33_N10
\datapath|riscv_ALU|Selector30~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~1_combout\ = ( \datapath|riscv_ALU|ShiftRight1~12_combout\ & ( \datapath|riscv_ALU|ShiftRight0~20_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # ((!\datapath|riscv_ALU|Selector30~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~18_combout\)) # (\datapath|riscv_ALU|Selector30~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~12_combout\ & ( \datapath|riscv_ALU|ShiftRight0~20_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~0_combout\)) # (\datapath|riscv_ALU|ShiftRight0~18_combout\))) # (\datapath|riscv_ALU|Selector30~0_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- \datapath|riscv_ALU|ShiftRight0~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~12_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~20_combout\ & ( (!\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~18_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\))) # (\datapath|riscv_ALU|Selector30~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # (\datapath|riscv_ALU|ShiftRight0~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~12_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~20_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~18_combout\)) # (\datapath|riscv_ALU|Selector30~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~18_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~12_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~20_combout\,
	combout => \datapath|riscv_ALU|Selector30~1_combout\);

-- Location: LABCELL_X13_Y32_N0
\datapath|riscv_ALU|Selector30~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~6_combout\ = ( \datapath|riscv_ALU|ShiftRight0~22_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & (((!\datapath|riscv_ALU|Selector30~4_combout\) # (\datapath|riscv_ALU|Add1~9_sumout\)))) # 
-- (\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|ShiftLeft0~3_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~22_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & 
-- (((\datapath|riscv_ALU|Add1~9_sumout\ & \datapath|riscv_ALU|Selector30~4_combout\)))) # (\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|ShiftLeft0~3_combout\ & ((!\datapath|riscv_ALU|Selector30~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110011011101000011001101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~3_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add1~9_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~22_combout\,
	combout => \datapath|riscv_ALU|Selector30~6_combout\);

-- Location: LABCELL_X13_Y33_N20
\datapath|riscv_ALU|Selector30~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~2_combout\ = ( \datapath|riscv_ALU|ShiftRight1~17_combout\ & ( \datapath|riscv_ir|data\(12) & ( (!\control|Selector0~2_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ $ (!\datapath|alumux1|f[1]~5_combout\)))) # 
-- (\control|Selector0~2_combout\ & ((!\datapath|riscv_ir|data\(13)) # ((\datapath|alumux2|f[1]~6_combout\ & \datapath|alumux1|f[1]~5_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~17_combout\ & ( \datapath|riscv_ir|data\(12) & ( 
-- (!\control|Selector0~2_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ $ (!\datapath|alumux1|f[1]~5_combout\)))) # (\control|Selector0~2_combout\ & (\datapath|riscv_ir|data\(13) & (\datapath|alumux2|f[1]~6_combout\ & \datapath|alumux1|f[1]~5_combout\))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight1~17_combout\ & ( !\datapath|riscv_ir|data\(12) & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[1]~5_combout\)))) # (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux1|f[1]~5_combout\) # 
-- ((\datapath|riscv_ir|data\(13) & \control|Selector0~2_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~17_combout\ & ( !\datapath|riscv_ir|data\(12) & ( (!\datapath|alumux2|f[1]~6_combout\ & (((\datapath|alumux1|f[1]~5_combout\)))) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((!\datapath|alumux1|f[1]~5_combout\) # ((\datapath|riscv_ir|data\(13) & \control|Selector0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001101001100111100110100110000110000010011101011001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(13),
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \control|ALT_INV_Selector0~2_combout\,
	datad => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~17_combout\,
	dataf => \datapath|riscv_ir|ALT_INV_data\(12),
	combout => \datapath|riscv_ALU|Selector30~2_combout\);

-- Location: LABCELL_X13_Y33_N28
\datapath|riscv_ALU|Selector30~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector30~10_combout\ = ( \datapath|riscv_ALU|Selector30~6_combout\ & ( \datapath|riscv_ALU|Selector30~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & (((\datapath|riscv_ALU|Selector30~9_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~1_combout\))) # (\datapath|riscv_ALU|Selector30~8_combout\ & (((!\datapath|riscv_ALU|Selector30~9_combout\) # (\datapath|riscv_ALU|Add0~5_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector30~6_combout\ & ( 
-- \datapath|riscv_ALU|Selector30~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector30~1_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\)))) # (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (((!\datapath|riscv_ALU|Selector30~9_combout\) # (\datapath|riscv_ALU|Add0~5_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector30~6_combout\ & ( !\datapath|riscv_ALU|Selector30~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (((\datapath|riscv_ALU|Selector30~9_combout\)) # (\datapath|riscv_ALU|Selector30~1_combout\))) # (\datapath|riscv_ALU|Selector30~8_combout\ & (((\datapath|riscv_ALU|Add0~5_sumout\ & \datapath|riscv_ALU|Selector30~9_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector30~6_combout\ & ( !\datapath|riscv_ALU|Selector30~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector30~1_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\)))) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\ & (((\datapath|riscv_ALU|Add0~5_sumout\ & \datapath|riscv_ALU|Selector30~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~5_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector30~6_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~2_combout\,
	combout => \datapath|riscv_ALU|Selector30~10_combout\);

-- Location: FF_X13_Y33_N31
\datapath|pc|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_ALU|Selector30~10_combout\,
	sload => VCC,
	ena => \control|pcmux_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(1));

-- Location: MLABCELL_X21_Y33_N28
\datapath|alumux1|f[1]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[1]~5_combout\ = ( \datapath|riscv_regfile|data~1749_combout\ & ( (!\control|Selector0~1_combout\ & (\datapath|pc|data\(1))) # (\control|Selector0~1_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( 
-- !\datapath|riscv_regfile|data~1749_combout\ & ( (\datapath|pc|data\(1) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101111101010000010100000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(1),
	datac => \control|ALT_INV_Selector0~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	combout => \datapath|alumux1|f[1]~5_combout\);

-- Location: LABCELL_X16_Y33_N26
\datapath|riscv_ALU|ShiftLeft0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~4_combout\ = ( \datapath|alumux1|f[0]~7_combout\ & ( \datapath|alumux2|f[1]~6_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & \datapath|riscv_ALU|ShiftLeft0~0_combout\) ) ) ) # ( \datapath|alumux1|f[0]~7_combout\ & ( 
-- !\datapath|alumux2|f[1]~6_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[2]~6_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & ((\datapath|alumux1|f[1]~5_combout\))))) ) ) ) # ( 
-- !\datapath|alumux1|f[0]~7_combout\ & ( !\datapath|alumux2|f[1]~6_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|alumux2|f[0]~5_combout\ & (\datapath|alumux1|f[2]~6_combout\)) # (\datapath|alumux2|f[0]~5_combout\ & 
-- ((\datapath|alumux1|f[1]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datae => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	dataf => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~4_combout\);

-- Location: MLABCELL_X15_Y34_N10
\datapath|riscv_ALU|Selector29~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector29~2_combout\ = ( \datapath|riscv_ALU|Add1~13_sumout\ & ( \datapath|riscv_ALU|Selector30~4_combout\ & ( !\datapath|riscv_ALU|Selector30~5_combout\ ) ) ) # ( \datapath|riscv_ALU|Add1~13_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector30~4_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # (\datapath|riscv_ALU|Selector30~5_combout\ & (\datapath|riscv_ALU|ShiftLeft0~4_combout\)) ) ) ) # ( 
-- !\datapath|riscv_ALU|Add1~13_sumout\ & ( !\datapath|riscv_ALU|Selector30~4_combout\ & ( (!\datapath|riscv_ALU|Selector30~5_combout\ & ((\datapath|riscv_ALU|ShiftRight0~26_combout\))) # (\datapath|riscv_ALU|Selector30~5_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~4_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~26_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add1~13_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	combout => \datapath|riscv_ALU|Selector29~2_combout\);

-- Location: MLABCELL_X15_Y34_N38
\datapath|riscv_ALU|Selector29~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector29~1_combout\ = ( \datapath|riscv_ir|data\(13) & ( \datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\control|Selector0~2_combout\ & (!\datapath|alumux1|f[2]~6_combout\ $ ((!\datapath|alumux2|f[2]~8_combout\)))) # 
-- (\control|Selector0~2_combout\ & ((!\datapath|alumux1|f[2]~6_combout\ & (\datapath|alumux2|f[2]~8_combout\ & !\datapath|riscv_ir|data\(12))) # (\datapath|alumux1|f[2]~6_combout\ & ((!\datapath|riscv_ir|data\(12)) # (\datapath|alumux2|f[2]~8_combout\))))) 
-- ) ) ) # ( !\datapath|riscv_ir|data\(13) & ( \datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\control|Selector0~2_combout\ & (!\datapath|alumux1|f[2]~6_combout\ $ ((!\datapath|alumux2|f[2]~8_combout\)))) # (\control|Selector0~2_combout\ & 
-- ((!\datapath|alumux1|f[2]~6_combout\ $ (!\datapath|alumux2|f[2]~8_combout\)) # (\datapath|riscv_ir|data\(12)))) ) ) ) # ( \datapath|riscv_ir|data\(13) & ( !\datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\control|Selector0~2_combout\ & 
-- (!\datapath|alumux1|f[2]~6_combout\ $ ((!\datapath|alumux2|f[2]~8_combout\)))) # (\control|Selector0~2_combout\ & ((!\datapath|alumux1|f[2]~6_combout\ & (\datapath|alumux2|f[2]~8_combout\ & !\datapath|riscv_ir|data\(12))) # 
-- (\datapath|alumux1|f[2]~6_combout\ & ((!\datapath|riscv_ir|data\(12)) # (\datapath|alumux2|f[2]~8_combout\))))) ) ) ) # ( !\datapath|riscv_ir|data\(13) & ( !\datapath|riscv_ALU|ShiftRight1~26_combout\ & ( (!\control|Selector0~2_combout\ & 
-- (!\datapath|alumux1|f[2]~6_combout\ $ ((!\datapath|alumux2|f[2]~8_combout\)))) # (\control|Selector0~2_combout\ & (!\datapath|riscv_ir|data\(12) & (!\datapath|alumux1|f[2]~6_combout\ $ (!\datapath|alumux2|f[2]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000101000001111010010100100111100011111010011110100101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector0~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datac => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(12),
	datae => \datapath|riscv_ir|ALT_INV_data\(13),
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~26_combout\,
	combout => \datapath|riscv_ALU|Selector29~1_combout\);

-- Location: MLABCELL_X15_Y29_N8
\datapath|riscv_ALU|Selector29~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector29~0_combout\ = ( \datapath|riscv_ALU|ShiftRight1~21_combout\ & ( \datapath|riscv_ALU|ShiftRight0~24_combout\ & ( (!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # ((!\datapath|riscv_ALU|Selector30~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~19_combout\))) # (\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~23_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~21_combout\ & ( \datapath|riscv_ALU|ShiftRight0~24_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~0_combout\) # (\datapath|riscv_ALU|ShiftRight0~19_combout\)))) # (\datapath|riscv_ALU|Selector30~0_combout\ & (\datapath|riscv_ALU|ShiftRight0~23_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~21_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~24_combout\ & ( (!\datapath|riscv_ALU|Selector30~0_combout\ & (((\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- \datapath|riscv_ALU|ShiftRight0~19_combout\)))) # (\datapath|riscv_ALU|Selector30~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~0_combout\)) # (\datapath|riscv_ALU|ShiftRight0~23_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~21_combout\ & ( 
-- !\datapath|riscv_ALU|ShiftRight0~24_combout\ & ( (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((!\datapath|riscv_ALU|Selector30~0_combout\ & ((\datapath|riscv_ALU|ShiftRight0~19_combout\))) # (\datapath|riscv_ALU|Selector30~0_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~23_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~21_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~24_combout\,
	combout => \datapath|riscv_ALU|Selector29~0_combout\);

-- Location: MLABCELL_X15_Y34_N14
\datapath|riscv_ALU|Selector29~3DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector29~3DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector30~9_combout\ & ( \datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector29~2_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~9_sumout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( \datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # 
-- (\datapath|riscv_ALU|Selector29~1_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector30~9_combout\ & ( !\datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector29~2_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~9_sumout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( !\datapath|riscv_ALU|Selector29~0_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- \datapath|riscv_ALU|Selector29~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Add0~9_sumout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector29~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector29~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector29~0_combout\,
	combout => \datapath|riscv_ALU|Selector29~3DUPLICATE_combout\);

-- Location: MLABCELL_X15_Y34_N6
\datapath|regfilemux|f[2]~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[2]~37_combout\ = ( \datapath|riscv_ALU|Selector29~3DUPLICATE_combout\ & ( (!\control|state.s_ldr2~q\ & ((!\control|state.s_LUI~q\ & (\control|cmpmux_sel~0_combout\)) # (\control|state.s_LUI~q\ & (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_MDR|data\(2))))) # (\control|state.s_ldr2~q\ & (((\datapath|riscv_MDR|data\(2))))) ) ) # ( !\datapath|riscv_ALU|Selector29~3DUPLICATE_combout\ & ( (\datapath|riscv_MDR|data\(2) & (((\control|state.s_LUI~q\ & 
-- !\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001111000000000100111100100000011011110010000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_LUI~q\,
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \control|ALT_INV_state.s_ldr2~q\,
	datad => \datapath|riscv_MDR|ALT_INV_data\(2),
	dataf => \datapath|riscv_ALU|ALT_INV_Selector29~3DUPLICATE_combout\,
	combout => \datapath|regfilemux|f[2]~37_combout\);

-- Location: MLABCELL_X24_Y37_N34
\datapath|riscv_regfile|data~226feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~226feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~226feeder_combout\);

-- Location: FF_X24_Y37_N35
\datapath|riscv_regfile|data~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~226feeder_combout\,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~226_q\);

-- Location: FF_X21_Y37_N29
\datapath|riscv_regfile|data~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~194_q\);

-- Location: LABCELL_X13_Y29_N20
\datapath|riscv_regfile|data~162feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~162feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~162feeder_combout\);

-- Location: FF_X13_Y29_N21
\datapath|riscv_regfile|data~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~162feeder_combout\,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~162_q\);

-- Location: LABCELL_X16_Y37_N28
\datapath|riscv_regfile|data~34feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~34feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~34feeder_combout\);

-- Location: FF_X16_Y37_N29
\datapath|riscv_regfile|data~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~34feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~34_q\);

-- Location: LABCELL_X16_Y37_N16
\datapath|riscv_regfile|data~98feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~98feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~98feeder_combout\);

-- Location: FF_X16_Y37_N17
\datapath|riscv_regfile|data~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~98feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~98_q\);

-- Location: FF_X21_Y37_N39
\datapath|riscv_regfile|data~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~66_q\);

-- Location: FF_X21_Y37_N37
\datapath|riscv_regfile|data~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[2]~37_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~2_q\);

-- Location: MLABCELL_X21_Y37_N32
\datapath|riscv_regfile|data~1750\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1750_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~2_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) 
-- # (\datapath|riscv_regfile|data~34_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~66_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~98_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~34_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~98_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~66_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~2_q\,
	combout => \datapath|riscv_regfile|data~1750_combout\);

-- Location: LABCELL_X19_Y37_N32
\datapath|riscv_regfile|data~130feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~130feeder_combout\ = ( \datapath|regfilemux|f[2]~37_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[2]~37_combout\,
	combout => \datapath|riscv_regfile|data~130feeder_combout\);

-- Location: FF_X19_Y37_N33
\datapath|riscv_regfile|data~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~130feeder_combout\,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~130_q\);

-- Location: MLABCELL_X21_Y37_N30
\datapath|riscv_regfile|data~1754\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1754_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1750_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1750_combout\ & 
-- (\datapath|riscv_regfile|data~130_q\)) # (\datapath|riscv_regfile|data~1750_combout\ & ((\datapath|riscv_regfile|data~162_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1750_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1750_combout\ & ((\datapath|riscv_regfile|data~194_q\))) # (\datapath|riscv_regfile|data~1750_combout\ & 
-- (\datapath|riscv_regfile|data~226_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~226_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~194_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~162_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1750_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~130_q\,
	combout => \datapath|riscv_regfile|data~1754_combout\);

-- Location: LABCELL_X16_Y33_N6
\datapath|riscv_regfile|data~1782\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1782_combout\ = ( \datapath|riscv_regfile|data~1770_combout\ & ( \datapath|riscv_regfile|data~1778_combout\ & ( ((!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1754_combout\)) # (\datapath|riscv_ir|data\(18) & 
-- ((\datapath|riscv_regfile|data~1762_combout\)))) # (\datapath|riscv_ir|data\(19)) ) ) ) # ( !\datapath|riscv_regfile|data~1770_combout\ & ( \datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1754_combout\))) # (\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1762_combout\)) # (\datapath|riscv_ir|data\(19)))) ) ) ) # ( \datapath|riscv_regfile|data~1770_combout\ & ( 
-- !\datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(18) & (((\datapath|riscv_regfile|data~1754_combout\)) # (\datapath|riscv_ir|data\(19)))) # (\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1762_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1770_combout\ & ( !\datapath|riscv_regfile|data~1778_combout\ & ( (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1754_combout\)) # (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1762_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1754_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1762_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1770_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1778_combout\,
	combout => \datapath|riscv_regfile|data~1782_combout\);

-- Location: LABCELL_X16_Y33_N12
\datapath|alumux1|f[2]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[2]~6_combout\ = ( \control|Selector0~1_combout\ & ( \datapath|riscv_regfile|data~1782_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) ) ) # ( !\control|Selector0~1_combout\ & ( \datapath|riscv_regfile|data~1782_combout\ & ( 
-- \datapath|pc|data\(2) ) ) ) # ( !\control|Selector0~1_combout\ & ( !\datapath|riscv_regfile|data~1782_combout\ & ( \datapath|pc|data\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|pc|ALT_INV_data\(2),
	datae => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1782_combout\,
	combout => \datapath|alumux1|f[2]~6_combout\);

-- Location: MLABCELL_X15_Y34_N12
\datapath|riscv_ALU|Selector29~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector29~3_combout\ = ( \datapath|riscv_ALU|Selector30~9_combout\ & ( \datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector29~2_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~9_sumout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( \datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # 
-- (\datapath|riscv_ALU|Selector29~1_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector30~9_combout\ & ( !\datapath|riscv_ALU|Selector29~0_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector29~2_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Add0~9_sumout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( !\datapath|riscv_ALU|Selector29~0_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- \datapath|riscv_ALU|Selector29~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Add0~9_sumout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector29~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector29~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector29~0_combout\,
	combout => \datapath|riscv_ALU|Selector29~3_combout\);

-- Location: FF_X26_Y32_N1
\datapath|pc|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~1_sumout\,
	asdata => \datapath|riscv_ALU|Selector29~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(2));

-- Location: MLABCELL_X26_Y32_N2
\datapath|Add0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~5_sumout\ = SUM(( \datapath|pc|data\(3) ) + ( GND ) + ( \datapath|Add0~2\ ))
-- \datapath|Add0~6\ = CARRY(( \datapath|pc|data\(3) ) + ( GND ) + ( \datapath|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(3),
	cin => \datapath|Add0~2\,
	sumout => \datapath|Add0~5_sumout\,
	cout => \datapath|Add0~6\);

-- Location: FF_X26_Y32_N3
\datapath|pc|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~5_sumout\,
	asdata => \datapath|riscv_ALU|Selector28~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(3));

-- Location: MLABCELL_X26_Y32_N4
\datapath|Add0~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~9_sumout\ = SUM(( \datapath|pc|data\(4) ) + ( GND ) + ( \datapath|Add0~6\ ))
-- \datapath|Add0~10\ = CARRY(( \datapath|pc|data\(4) ) + ( GND ) + ( \datapath|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(4),
	cin => \datapath|Add0~6\,
	sumout => \datapath|Add0~9_sumout\,
	cout => \datapath|Add0~10\);

-- Location: FF_X26_Y32_N5
\datapath|pc|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~9_sumout\,
	asdata => \datapath|riscv_ALU|Selector27~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(4));

-- Location: MLABCELL_X26_Y32_N6
\datapath|Add0~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~13_sumout\ = SUM(( !\datapath|pc|data\(5) ) + ( GND ) + ( \datapath|Add0~10\ ))
-- \datapath|Add0~14\ = CARRY(( !\datapath|pc|data\(5) ) + ( GND ) + ( \datapath|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(5),
	cin => \datapath|Add0~10\,
	sumout => \datapath|Add0~13_sumout\,
	cout => \datapath|Add0~14\);

-- Location: LABCELL_X22_Y32_N0
\datapath|riscv_ALU|Selector26~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector26~3_combout\ = ( \datapath|riscv_ALU|Selector26~2_combout\ & ( \datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\) # (\datapath|riscv_ALU|Add0~21_sumout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector26~2_combout\ & ( \datapath|riscv_ALU|Selector30~9_combout\ & ( (\datapath|riscv_ALU|Selector30~8_combout\ & \datapath|riscv_ALU|Add0~21_sumout\) ) ) ) # ( \datapath|riscv_ALU|Selector26~2_combout\ & ( 
-- !\datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector26~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Selector26~1_combout\))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector26~2_combout\ & ( !\datapath|riscv_ALU|Selector30~9_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector26~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\ & 
-- ((\datapath|riscv_ALU|Selector26~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Add0~21_sumout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector26~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector26~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector26~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	combout => \datapath|riscv_ALU|Selector26~3_combout\);

-- Location: MLABCELL_X29_Y32_N34
\datapath|pcmux|f[5]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|pcmux|f[5]~1_combout\ = ( \datapath|riscv_CMP|br_en~11_combout\ & ( \datapath|riscv_ALU|Selector26~3_combout\ & ( (!\datapath|Add0~13_sumout\ & !\control|state.s_BR~q\) ) ) ) # ( !\datapath|riscv_CMP|br_en~11_combout\ & ( 
-- \datapath|riscv_ALU|Selector26~3_combout\ & ( !\datapath|Add0~13_sumout\ ) ) ) # ( \datapath|riscv_CMP|br_en~11_combout\ & ( !\datapath|riscv_ALU|Selector26~3_combout\ & ( (!\datapath|Add0~13_sumout\) # (\control|state.s_BR~q\) ) ) ) # ( 
-- !\datapath|riscv_CMP|br_en~11_combout\ & ( !\datapath|riscv_ALU|Selector26~3_combout\ & ( !\datapath|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101011111010111110101010101010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|ALT_INV_Add0~13_sumout\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datae => \datapath|riscv_CMP|ALT_INV_br_en~11_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector26~3_combout\,
	combout => \datapath|pcmux|f[5]~1_combout\);

-- Location: FF_X29_Y32_N35
\datapath|pc|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|pcmux|f[5]~1_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(5));

-- Location: MLABCELL_X26_Y32_N8
\datapath|Add0~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~17_sumout\ = SUM(( !\datapath|pc|data\(6) ) + ( GND ) + ( \datapath|Add0~14\ ))
-- \datapath|Add0~18\ = CARRY(( !\datapath|pc|data\(6) ) + ( GND ) + ( \datapath|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(6),
	cin => \datapath|Add0~14\,
	sumout => \datapath|Add0~17_sumout\,
	cout => \datapath|Add0~18\);

-- Location: LABCELL_X19_Y29_N18
\datapath|riscv_ALU|Selector25~3DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ = ( \datapath|riscv_ALU|Add0~25_sumout\ & ( \datapath|riscv_ALU|Selector25~1_combout\ & ( ((!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector25~0_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~9_combout\ & ((\datapath|riscv_ALU|Selector25~2_combout\)))) # (\datapath|riscv_ALU|Selector30~8_combout\) ) ) ) # ( !\datapath|riscv_ALU|Add0~25_sumout\ & ( \datapath|riscv_ALU|Selector25~1_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector25~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & 
-- ((\datapath|riscv_ALU|Selector25~2_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~25_sumout\ & ( !\datapath|riscv_ALU|Selector25~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & 
-- (\datapath|riscv_ALU|Selector25~0_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector25~2_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Add0~25_sumout\ & ( 
-- !\datapath|riscv_ALU|Selector25~1_combout\ & ( (!\datapath|riscv_ALU|Selector30~8_combout\ & ((!\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector25~0_combout\)) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- ((\datapath|riscv_ALU|Selector25~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector25~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector25~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~25_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector25~1_combout\,
	combout => \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\);

-- Location: LABCELL_X19_Y29_N24
\datapath|pcmux|f[6]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|pcmux|f[6]~0_combout\ = ( \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ & ( \datapath|riscv_CMP|br_en~11_combout\ & ( (!\datapath|Add0~17_sumout\ & !\control|state.s_BR~q\) ) ) ) # ( !\datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ & ( 
-- \datapath|riscv_CMP|br_en~11_combout\ & ( (!\datapath|Add0~17_sumout\) # (\control|state.s_BR~q\) ) ) ) # ( \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ & ( !\datapath|riscv_CMP|br_en~11_combout\ & ( !\datapath|Add0~17_sumout\ ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector25~3DUPLICATE_combout\ & ( !\datapath|riscv_CMP|br_en~11_combout\ & ( !\datapath|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001111110011111100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|ALT_INV_Add0~17_sumout\,
	datac => \control|ALT_INV_state.s_BR~q\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector25~3DUPLICATE_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_br_en~11_combout\,
	combout => \datapath|pcmux|f[6]~0_combout\);

-- Location: FF_X19_Y29_N25
\datapath|pc|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|pcmux|f[6]~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(6));

-- Location: MLABCELL_X26_Y32_N10
\datapath|Add0~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~21_sumout\ = SUM(( \datapath|pc|data\(7) ) + ( GND ) + ( \datapath|Add0~18\ ))
-- \datapath|Add0~22\ = CARRY(( \datapath|pc|data\(7) ) + ( GND ) + ( \datapath|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(7),
	cin => \datapath|Add0~18\,
	sumout => \datapath|Add0~21_sumout\,
	cout => \datapath|Add0~22\);

-- Location: FF_X26_Y32_N11
\datapath|pc|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~21_sumout\,
	asdata => \datapath|riscv_ALU|Selector24~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(7));

-- Location: MLABCELL_X26_Y32_N12
\datapath|Add0~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~25_sumout\ = SUM(( \datapath|pc|data\(8) ) + ( GND ) + ( \datapath|Add0~22\ ))
-- \datapath|Add0~26\ = CARRY(( \datapath|pc|data\(8) ) + ( GND ) + ( \datapath|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(8),
	cin => \datapath|Add0~22\,
	sumout => \datapath|Add0~25_sumout\,
	cout => \datapath|Add0~26\);

-- Location: FF_X26_Y32_N13
\datapath|pc|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~25_sumout\,
	asdata => \datapath|riscv_ALU|Selector23~6_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(8));

-- Location: MLABCELL_X26_Y32_N14
\datapath|Add0~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~29_sumout\ = SUM(( \datapath|pc|data\(9) ) + ( GND ) + ( \datapath|Add0~26\ ))
-- \datapath|Add0~30\ = CARRY(( \datapath|pc|data\(9) ) + ( GND ) + ( \datapath|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(9),
	cin => \datapath|Add0~26\,
	sumout => \datapath|Add0~29_sumout\,
	cout => \datapath|Add0~30\);

-- Location: FF_X26_Y32_N15
\datapath|pc|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~29_sumout\,
	asdata => \datapath|riscv_ALU|Selector22~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(9));

-- Location: MLABCELL_X26_Y32_N16
\datapath|Add0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~33_sumout\ = SUM(( \datapath|pc|data\(10) ) + ( GND ) + ( \datapath|Add0~30\ ))
-- \datapath|Add0~34\ = CARRY(( \datapath|pc|data\(10) ) + ( GND ) + ( \datapath|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(10),
	cin => \datapath|Add0~30\,
	sumout => \datapath|Add0~33_sumout\,
	cout => \datapath|Add0~34\);

-- Location: FF_X26_Y32_N17
\datapath|pc|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~33_sumout\,
	asdata => \datapath|riscv_ALU|Selector21~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(10));

-- Location: MLABCELL_X26_Y32_N18
\datapath|Add0~37\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~37_sumout\ = SUM(( \datapath|pc|data\(11) ) + ( GND ) + ( \datapath|Add0~34\ ))
-- \datapath|Add0~38\ = CARRY(( \datapath|pc|data\(11) ) + ( GND ) + ( \datapath|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(11),
	cin => \datapath|Add0~34\,
	sumout => \datapath|Add0~37_sumout\,
	cout => \datapath|Add0~38\);

-- Location: FF_X26_Y32_N19
\datapath|pc|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~37_sumout\,
	asdata => \datapath|riscv_ALU|Selector20~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(11));

-- Location: MLABCELL_X26_Y32_N20
\datapath|Add0~41\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~41_sumout\ = SUM(( \datapath|pc|data\(12) ) + ( GND ) + ( \datapath|Add0~38\ ))
-- \datapath|Add0~42\ = CARRY(( \datapath|pc|data\(12) ) + ( GND ) + ( \datapath|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(12),
	cin => \datapath|Add0~38\,
	sumout => \datapath|Add0~41_sumout\,
	cout => \datapath|Add0~42\);

-- Location: FF_X26_Y32_N21
\datapath|pc|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~41_sumout\,
	asdata => \datapath|riscv_ALU|Selector19~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(12));

-- Location: MLABCELL_X26_Y32_N22
\datapath|Add0~45\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~45_sumout\ = SUM(( \datapath|pc|data\(13) ) + ( GND ) + ( \datapath|Add0~42\ ))
-- \datapath|Add0~46\ = CARRY(( \datapath|pc|data\(13) ) + ( GND ) + ( \datapath|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(13),
	cin => \datapath|Add0~42\,
	sumout => \datapath|Add0~45_sumout\,
	cout => \datapath|Add0~46\);

-- Location: FF_X26_Y32_N23
\datapath|pc|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~45_sumout\,
	asdata => \datapath|riscv_ALU|Selector18~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(13));

-- Location: MLABCELL_X26_Y32_N24
\datapath|Add0~49\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~49_sumout\ = SUM(( \datapath|pc|data\(14) ) + ( GND ) + ( \datapath|Add0~46\ ))
-- \datapath|Add0~50\ = CARRY(( \datapath|pc|data\(14) ) + ( GND ) + ( \datapath|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(14),
	cin => \datapath|Add0~46\,
	sumout => \datapath|Add0~49_sumout\,
	cout => \datapath|Add0~50\);

-- Location: MLABCELL_X26_Y28_N4
\datapath|riscv_ALU|Selector17~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector17~4_combout\ = ( \datapath|riscv_ALU|Selector17~3_combout\ & ( \datapath|riscv_ALU|Selector17~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector17~3_combout\ & ( \datapath|riscv_ALU|Selector17~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector17~3_combout\ & ( !\datapath|riscv_ALU|Selector17~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector17~3_combout\ & ( !\datapath|riscv_ALU|Selector17~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector17~1_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & (((\datapath|riscv_ALU|Selector17~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector17~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector17~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector17~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector17~2_combout\,
	combout => \datapath|riscv_ALU|Selector17~4_combout\);

-- Location: FF_X26_Y32_N25
\datapath|pc|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~49_sumout\,
	asdata => \datapath|riscv_ALU|Selector17~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(14));

-- Location: MLABCELL_X26_Y32_N26
\datapath|Add0~53\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~53_sumout\ = SUM(( \datapath|pc|data\(15) ) + ( GND ) + ( \datapath|Add0~50\ ))
-- \datapath|Add0~54\ = CARRY(( \datapath|pc|data\(15) ) + ( GND ) + ( \datapath|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(15),
	cin => \datapath|Add0~50\,
	sumout => \datapath|Add0~53_sumout\,
	cout => \datapath|Add0~54\);

-- Location: MLABCELL_X24_Y31_N22
\datapath|riscv_ALU|Selector16~4DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector16~4DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector16~3_combout\ & ( \datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # 
-- (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector16~3_combout\ & ( \datapath|riscv_ALU|Selector16~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # (\control|aluop[2]~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( 
-- \datapath|riscv_ALU|Selector16~3_combout\ & ( !\datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~1_combout\)) # (\control|aluop[2]~1_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector16~3_combout\ & ( !\datapath|riscv_ALU|Selector16~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7_combout\ & 
-- (!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector16~1_combout\))) # (\datapath|riscv_ALU|Selector30~7_combout\ & (((\datapath|riscv_ALU|Selector16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011010011000111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~7_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector16~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector16~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector16~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector16~2_combout\,
	combout => \datapath|riscv_ALU|Selector16~4DUPLICATE_combout\);

-- Location: FF_X26_Y32_N27
\datapath|pc|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~53_sumout\,
	asdata => \datapath|riscv_ALU|Selector16~4DUPLICATE_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(15));

-- Location: MLABCELL_X26_Y32_N28
\datapath|Add0~57\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~57_sumout\ = SUM(( \datapath|pc|data\(16) ) + ( GND ) + ( \datapath|Add0~54\ ))
-- \datapath|Add0~58\ = CARRY(( \datapath|pc|data\(16) ) + ( GND ) + ( \datapath|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(16),
	cin => \datapath|Add0~54\,
	sumout => \datapath|Add0~57_sumout\,
	cout => \datapath|Add0~58\);

-- Location: FF_X26_Y32_N29
\datapath|pc|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~57_sumout\,
	asdata => \datapath|riscv_ALU|Selector15~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(16));

-- Location: MLABCELL_X26_Y32_N30
\datapath|Add0~61\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~61_sumout\ = SUM(( \datapath|pc|data\(17) ) + ( GND ) + ( \datapath|Add0~58\ ))
-- \datapath|Add0~62\ = CARRY(( \datapath|pc|data\(17) ) + ( GND ) + ( \datapath|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(17),
	cin => \datapath|Add0~58\,
	sumout => \datapath|Add0~61_sumout\,
	cout => \datapath|Add0~62\);

-- Location: LABCELL_X13_Y32_N4
\datapath|riscv_ALU|Selector14~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector14~4_combout\ = ( \datapath|riscv_ALU|ShiftRight0~22_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\) # ((\datapath|riscv_ALU|Selector7~2_combout\ & \datapath|alumux1|f[31]~19_combout\)) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight0~22_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\))) # (\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000011110011000000001111111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~22_combout\,
	combout => \datapath|riscv_ALU|Selector14~4_combout\);

-- Location: LABCELL_X13_Y32_N8
\datapath|riscv_ALU|Selector14~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector14~3_combout\ = ( \datapath|riscv_ALU|Selector7~2_combout\ & ( \datapath|riscv_ALU|Selector14~0_combout\ & ( (!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector14~2_combout\))) # (\control|aluop[2]~1_combout\ & 
-- (\datapath|riscv_ALU|Selector14~4_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~2_combout\ & ( \datapath|riscv_ALU|Selector14~0_combout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector14~2_combout\)))) # 
-- (\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Add0~69_sumout\)) # (\datapath|riscv_ALU|Selector14~4_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector7~2_combout\ & ( !\datapath|riscv_ALU|Selector14~0_combout\ & ( (!\control|aluop[2]~1_combout\ & 
-- ((\datapath|riscv_ALU|Selector14~2_combout\))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector14~4_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector7~2_combout\ & ( !\datapath|riscv_ALU|Selector14~0_combout\ & ( 
-- (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector14~2_combout\)))) # (\control|aluop[2]~1_combout\ & (!\datapath|riscv_ALU|Selector14~4_combout\ & (\datapath|riscv_ALU|Add0~69_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100011101110100010011110111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector14~4_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~69_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector14~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector14~0_combout\,
	combout => \datapath|riscv_ALU|Selector14~3_combout\);

-- Location: FF_X26_Y32_N31
\datapath|pc|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~61_sumout\,
	asdata => \datapath|riscv_ALU|Selector14~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(17));

-- Location: MLABCELL_X26_Y32_N32
\datapath|Add0~65\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~65_sumout\ = SUM(( \datapath|pc|data\(18) ) + ( GND ) + ( \datapath|Add0~62\ ))
-- \datapath|Add0~66\ = CARRY(( \datapath|pc|data\(18) ) + ( GND ) + ( \datapath|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(18),
	cin => \datapath|Add0~62\,
	sumout => \datapath|Add0~65_sumout\,
	cout => \datapath|Add0~66\);

-- Location: MLABCELL_X15_Y30_N12
\datapath|riscv_ALU|Selector13~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector13~4_combout\ = ( \datapath|riscv_ALU|Selector7~1_combout\ & ( \datapath|riscv_ALU|ShiftRight0~26_combout\ & ( (\datapath|alumux1|f[31]~19_combout\ & \datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector7~1_combout\ & ( \datapath|riscv_ALU|ShiftRight0~26_combout\ ) ) # ( \datapath|riscv_ALU|Selector7~1_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~26_combout\ & ( (\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector7~1_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~26_combout\ & ( !\datapath|riscv_ALU|Selector7~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000011001111111111111111110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~26_combout\,
	combout => \datapath|riscv_ALU|Selector13~4_combout\);

-- Location: MLABCELL_X18_Y29_N6
\datapath|riscv_ALU|Selector13~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector13~3_combout\ = ( \datapath|riscv_ALU|Selector13~0_combout\ & ( \datapath|riscv_ALU|Add0~73_sumout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector13~2_combout\)))) # (\control|aluop[2]~1_combout\ & 
-- ((!\datapath|riscv_ALU|Selector7~2_combout\) # ((\datapath|riscv_ALU|Selector13~4_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector13~0_combout\ & ( \datapath|riscv_ALU|Add0~73_sumout\ & ( (!\control|aluop[2]~1_combout\ & 
-- (((\datapath|riscv_ALU|Selector13~2_combout\)))) # (\control|aluop[2]~1_combout\ & (!\datapath|riscv_ALU|Selector7~2_combout\ $ ((\datapath|riscv_ALU|Selector13~4_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector13~0_combout\ & ( 
-- !\datapath|riscv_ALU|Add0~73_sumout\ & ( (!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector13~2_combout\))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector13~4_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector13~0_combout\ & 
-- ( !\datapath|riscv_ALU|Add0~73_sumout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector13~2_combout\)))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector13~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000111100111100100001111011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector13~4_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector13~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector13~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~73_sumout\,
	combout => \datapath|riscv_ALU|Selector13~3_combout\);

-- Location: FF_X26_Y32_N33
\datapath|pc|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~65_sumout\,
	asdata => \datapath|riscv_ALU|Selector13~3_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(18));

-- Location: MLABCELL_X26_Y32_N34
\datapath|Add0~69\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~69_sumout\ = SUM(( \datapath|pc|data\(19) ) + ( GND ) + ( \datapath|Add0~66\ ))
-- \datapath|Add0~70\ = CARRY(( \datapath|pc|data\(19) ) + ( GND ) + ( \datapath|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(19),
	cin => \datapath|Add0~66\,
	sumout => \datapath|Add0~69_sumout\,
	cout => \datapath|Add0~70\);

-- Location: MLABCELL_X18_Y28_N22
\datapath|riscv_ALU|Selector12~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~5_combout\ = ( \datapath|riscv_ALU|Selector12~3_combout\ & ( (!\control|aluop[2]~1_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) # ( !\datapath|riscv_ALU|Selector12~3_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~32_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000010101000110101011111110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~32_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector12~3_combout\,
	combout => \datapath|riscv_ALU|Selector12~5_combout\);

-- Location: MLABCELL_X18_Y28_N30
\datapath|riscv_ALU|Selector12~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector12~4_combout\ = ( \datapath|riscv_ALU|Selector12~5_combout\ & ( \datapath|riscv_ALU|Add0~77_sumout\ & ( ((!\control|aluop[2]~1_combout\) # ((\datapath|riscv_ALU|Selector12~0_combout\) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector12~5_combout\ & ( \datapath|riscv_ALU|Add0~77_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector12~0_combout\) # (\datapath|riscv_ALU|Selector7~1_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector12~5_combout\ & ( !\datapath|riscv_ALU|Add0~77_sumout\ & ( ((!\control|aluop[2]~1_combout\) 
-- # ((!\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Selector12~0_combout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector12~5_combout\ & ( !\datapath|riscv_ALU|Add0~77_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\control|aluop[2]~1_combout\ & (!\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Selector12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000110111011111110100000010001000101101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector12~0_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector12~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~77_sumout\,
	combout => \datapath|riscv_ALU|Selector12~4_combout\);

-- Location: FF_X26_Y32_N35
\datapath|pc|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~69_sumout\,
	asdata => \datapath|riscv_ALU|Selector12~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(19));

-- Location: MLABCELL_X26_Y32_N36
\datapath|Add0~73\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~73_sumout\ = SUM(( \datapath|pc|data\(20) ) + ( GND ) + ( \datapath|Add0~70\ ))
-- \datapath|Add0~74\ = CARRY(( \datapath|pc|data\(20) ) + ( GND ) + ( \datapath|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(20),
	cin => \datapath|Add0~70\,
	sumout => \datapath|Add0~73_sumout\,
	cout => \datapath|Add0~74\);

-- Location: LABCELL_X22_Y36_N28
\datapath|riscv_ALU|Selector11~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~6_combout\ = ( \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ & ( \datapath|riscv_ALU|Selector11~4_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ & ( \datapath|riscv_ALU|Selector11~4_combout\ & ( (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- \control|aluop[2]~1_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ & ( !\datapath|riscv_ALU|Selector11~4_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~35DUPLICATE_combout\ & ( !\datapath|riscv_ALU|Selector11~4_combout\ & ( (!\control|aluop[2]~1_combout\) # ((\datapath|riscv_ALU|Selector7~1_combout\ & 
-- \datapath|alumux1|f[31]~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111111010111100000000000001010000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~35DUPLICATE_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector11~4_combout\,
	combout => \datapath|riscv_ALU|Selector11~6_combout\);

-- Location: MLABCELL_X18_Y35_N24
\datapath|riscv_ALU|Selector11~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector11~5_combout\ = ( \datapath|riscv_ALU|Selector11~0_combout\ & ( \datapath|riscv_ALU|Selector11~6_combout\ & ( (!\control|aluop[2]~1_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- ((\datapath|riscv_ALU|Add0~81_sumout\) # (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~0_combout\ & ( \datapath|riscv_ALU|Selector11~6_combout\ & ( (!\control|aluop[2]~1_combout\) # 
-- (((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~81_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\)) ) ) ) # ( \datapath|riscv_ALU|Selector11~0_combout\ & ( !\datapath|riscv_ALU|Selector11~6_combout\ & ( 
-- (\control|aluop[2]~1_combout\ & (!\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~81_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector11~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector11~6_combout\ & ( (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & (!\datapath|riscv_ALU|Selector7~2_combout\ & \datapath|riscv_ALU|Add0~81_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010000000101000010101111101111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~81_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector11~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector11~6_combout\,
	combout => \datapath|riscv_ALU|Selector11~5_combout\);

-- Location: FF_X26_Y32_N37
\datapath|pc|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~73_sumout\,
	asdata => \datapath|riscv_ALU|Selector11~5_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(20));

-- Location: MLABCELL_X26_Y32_N38
\datapath|Add0~77\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~77_sumout\ = SUM(( \datapath|pc|data\(21) ) + ( GND ) + ( \datapath|Add0~74\ ))
-- \datapath|Add0~78\ = CARRY(( \datapath|pc|data\(21) ) + ( GND ) + ( \datapath|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(21),
	cin => \datapath|Add0~74\,
	sumout => \datapath|Add0~77_sumout\,
	cout => \datapath|Add0~78\);

-- Location: LABCELL_X16_Y32_N34
\datapath|riscv_ALU|Selector10~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~5_combout\ = ( \control|aluop[2]~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~36_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))) ) ) # ( !\control|aluop[2]~1_combout\ & ( !\datapath|riscv_ALU|Selector10~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~36_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector10~3_combout\,
	dataf => \control|ALT_INV_aluop[2]~1_combout\,
	combout => \datapath|riscv_ALU|Selector10~5_combout\);

-- Location: LABCELL_X16_Y32_N2
\datapath|riscv_ALU|Selector10~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector10~4_combout\ = ( \datapath|riscv_ALU|Selector10~5_combout\ & ( \datapath|riscv_ALU|Selector10~0_combout\ & ( ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Add0~85_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector10~5_combout\ & ( \datapath|riscv_ALU|Selector10~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~85_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector10~5_combout\ & ( !\datapath|riscv_ALU|Selector10~0_combout\ & ( ((!\control|aluop[2]~1_combout\) 
-- # ((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~85_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector10~5_combout\ & ( !\datapath|riscv_ALU|Selector10~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & (\control|aluop[2]~1_combout\ & \datapath|riscv_ALU|Add0~85_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111101011111011100001000000010101111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~85_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector10~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector10~0_combout\,
	combout => \datapath|riscv_ALU|Selector10~4_combout\);

-- Location: FF_X26_Y32_N39
\datapath|pc|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~77_sumout\,
	asdata => \datapath|riscv_ALU|Selector10~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(21));

-- Location: MLABCELL_X26_Y31_N0
\datapath|Add0~81\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~81_sumout\ = SUM(( \datapath|pc|data\(22) ) + ( GND ) + ( \datapath|Add0~78\ ))
-- \datapath|Add0~82\ = CARRY(( \datapath|pc|data\(22) ) + ( GND ) + ( \datapath|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(22),
	cin => \datapath|Add0~78\,
	sumout => \datapath|Add0~81_sumout\,
	cout => \datapath|Add0~82\);

-- Location: LABCELL_X19_Y29_N34
\datapath|riscv_ALU|ShiftRight0~37DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ = ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~25_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( \datapath|riscv_ALU|ShiftRight1~23_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|alumux2|f[2]~8_combout\)) # (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~25_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight1~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|alumux2|f[2]~8_combout\)) # 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~25_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftRight1~24_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~23_combout\ & ( (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~25_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datab => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datac => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~25_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~23_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\);

-- Location: LABCELL_X16_Y28_N12
\datapath|riscv_ALU|Selector9~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~5_combout\ = ( \datapath|riscv_ALU|Selector9~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~3_combout\ & ( \datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ & ( ((!\control|aluop[2]~1_combout\) # (!\datapath|riscv_ALU|Selector7~1_combout\)) # 
-- (\datapath|alumux1|f[31]~19_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector9~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ & ( (\datapath|alumux1|f[31]~19_combout\ & (\control|aluop[2]~1_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)) ) ) ) # ( !\datapath|riscv_ALU|Selector9~3_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~37DUPLICATE_combout\ & ( (!\control|aluop[2]~1_combout\) # ((\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011000000000000001111111111111100110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector9~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~37DUPLICATE_combout\,
	combout => \datapath|riscv_ALU|Selector9~5_combout\);

-- Location: MLABCELL_X18_Y29_N10
\datapath|riscv_ALU|Selector9~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector9~4_combout\ = ( \datapath|riscv_ALU|Selector9~0_combout\ & ( \datapath|riscv_ALU|Selector9~5_combout\ & ( ((!\control|aluop[2]~1_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|riscv_ALU|Add0~89_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector9~0_combout\ & ( \datapath|riscv_ALU|Selector9~5_combout\ & ( ((!\control|aluop[2]~1_combout\) # 
-- ((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~89_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector9~0_combout\ & ( !\datapath|riscv_ALU|Selector9~5_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~89_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector9~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector9~5_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~89_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000000010001011011101110111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~89_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector9~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector9~5_combout\,
	combout => \datapath|riscv_ALU|Selector9~4_combout\);

-- Location: FF_X26_Y31_N1
\datapath|pc|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~81_sumout\,
	asdata => \datapath|riscv_ALU|Selector9~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(22));

-- Location: MLABCELL_X26_Y31_N2
\datapath|Add0~85\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~85_sumout\ = SUM(( \datapath|pc|data\(23) ) + ( GND ) + ( \datapath|Add0~82\ ))
-- \datapath|Add0~86\ = CARRY(( \datapath|pc|data\(23) ) + ( GND ) + ( \datapath|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(23),
	cin => \datapath|Add0~82\,
	sumout => \datapath|Add0~85_sumout\,
	cout => \datapath|Add0~86\);

-- Location: LABCELL_X13_Y28_N30
\datapath|riscv_ALU|Selector8~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~5_combout\ = ( \datapath|riscv_ALU|ShiftRight0~38_combout\ & ( \datapath|riscv_ALU|Selector8~3_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~38_combout\ & ( \datapath|riscv_ALU|Selector8~3_combout\ & ( (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- \datapath|alumux1|f[31]~19_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~38_combout\ & ( !\datapath|riscv_ALU|Selector8~3_combout\ & ( (!\control|aluop[2]~1_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\)) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~38_combout\ & ( !\datapath|riscv_ALU|Selector8~3_combout\ & ( (!\control|aluop[2]~1_combout\) # ((\datapath|riscv_ALU|Selector7~1_combout\ & 
-- \datapath|alumux1|f[31]~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111111110101111111100000000000001010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~38_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector8~3_combout\,
	combout => \datapath|riscv_ALU|Selector8~5_combout\);

-- Location: MLABCELL_X18_Y28_N16
\datapath|riscv_ALU|Selector8~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector8~4_combout\ = ( \datapath|riscv_ALU|Selector8~0_combout\ & ( \datapath|riscv_ALU|Selector8~5_combout\ & ( ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Add0~93_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector8~0_combout\ & ( \datapath|riscv_ALU|Selector8~5_combout\ & ( ((!\control|aluop[2]~1_combout\) # 
-- ((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~93_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector8~0_combout\ & ( !\datapath|riscv_ALU|Selector8~5_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~93_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector8~0_combout\ & ( 
-- !\datapath|riscv_ALU|Selector8~5_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & (\control|aluop[2]~1_combout\ & \datapath|riscv_ALU|Add0~93_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000010000000101011110101111101111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~93_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector8~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector8~5_combout\,
	combout => \datapath|riscv_ALU|Selector8~4_combout\);

-- Location: FF_X26_Y31_N3
\datapath|pc|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~85_sumout\,
	asdata => \datapath|riscv_ALU|Selector8~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(23));

-- Location: MLABCELL_X26_Y31_N4
\datapath|Add0~89\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~89_sumout\ = SUM(( \datapath|pc|data\(24) ) + ( GND ) + ( \datapath|Add0~86\ ))
-- \datapath|Add0~90\ = CARRY(( \datapath|pc|data\(24) ) + ( GND ) + ( \datapath|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(24),
	cin => \datapath|Add0~86\,
	sumout => \datapath|Add0~89_sumout\,
	cout => \datapath|Add0~90\);

-- Location: MLABCELL_X18_Y35_N6
\datapath|riscv_ALU|Selector7~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~9_combout\ = ( \datapath|riscv_ALU|ShiftRight0~39_combout\ & ( (!\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector7~7_combout\)))) # (\control|aluop[2]~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- (\datapath|riscv_ALU|Selector7~1_combout\))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~39_combout\ & ( (!\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector7~7_combout\)))) # (\control|aluop[2]~1_combout\ & 
-- (((!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|alumux1|f[31]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100001101111111010000110111110001000000011111000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~39_combout\,
	combout => \datapath|riscv_ALU|Selector7~9_combout\);

-- Location: MLABCELL_X18_Y35_N14
\datapath|riscv_ALU|Selector7~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector7~8_combout\ = ( \datapath|riscv_ALU|Selector7~3_combout\ & ( \datapath|riscv_ALU|Add0~97_sumout\ & ( ((\control|aluop[2]~1_combout\ & !\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|riscv_ALU|Selector7~9_combout\) ) ) 
-- ) # ( !\datapath|riscv_ALU|Selector7~3_combout\ & ( \datapath|riscv_ALU|Add0~97_sumout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector7~9_combout\)))) # (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|riscv_ALU|Selector7~9_combout\))))) ) ) ) # ( \datapath|riscv_ALU|Selector7~3_combout\ & ( !\datapath|riscv_ALU|Add0~97_sumout\ & ( 
-- (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector7~9_combout\)))) # (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\ & (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & 
-- ((\datapath|riscv_ALU|Selector7~9_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector7~3_combout\ & ( !\datapath|riscv_ALU|Add0~97_sumout\ & ( (\datapath|riscv_ALU|Selector7~9_combout\ & ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111010011100000111100011011000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~9_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~97_sumout\,
	combout => \datapath|riscv_ALU|Selector7~8_combout\);

-- Location: FF_X26_Y31_N5
\datapath|pc|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~89_sumout\,
	asdata => \datapath|riscv_ALU|Selector7~8_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(24));

-- Location: MLABCELL_X26_Y31_N6
\datapath|Add0~93\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~93_sumout\ = SUM(( \datapath|pc|data\(25) ) + ( GND ) + ( \datapath|Add0~90\ ))
-- \datapath|Add0~94\ = CARRY(( \datapath|pc|data\(25) ) + ( GND ) + ( \datapath|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(25),
	cin => \datapath|Add0~90\,
	sumout => \datapath|Add0~93_sumout\,
	cout => \datapath|Add0~94\);

-- Location: LABCELL_X22_Y32_N12
\datapath|riscv_ALU|Selector6~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~5_combout\ = ( \control|aluop[2]~1_combout\ & ( (!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~41_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|alumux1|f[31]~19_combout\)) ) ) # ( !\control|aluop[2]~1_combout\ & ( !\datapath|riscv_ALU|Selector6~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~41_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector6~3_combout\,
	dataf => \control|ALT_INV_aluop[2]~1_combout\,
	combout => \datapath|riscv_ALU|Selector6~5_combout\);

-- Location: LABCELL_X22_Y32_N36
\datapath|riscv_ALU|Selector6~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector6~4_combout\ = ( \datapath|riscv_ALU|Add0~101_sumout\ & ( \datapath|riscv_ALU|Selector6~0_combout\ & ( ((!\datapath|riscv_ALU|Selector7~2_combout\ & \control|aluop[2]~1_combout\)) # (\datapath|riscv_ALU|Selector6~5_combout\) ) 
-- ) ) # ( !\datapath|riscv_ALU|Add0~101_sumout\ & ( \datapath|riscv_ALU|Selector6~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector6~5_combout\))) # (\control|aluop[2]~1_combout\ & 
-- (!\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & (((\datapath|riscv_ALU|Selector6~5_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Add0~101_sumout\ & ( !\datapath|riscv_ALU|Selector6~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector6~5_combout\))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (((\datapath|riscv_ALU|Selector6~5_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add0~101_sumout\ & ( !\datapath|riscv_ALU|Selector6~0_combout\ & ( (\datapath|riscv_ALU|Selector6~5_combout\ & ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000001001111011100001000111110110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector6~5_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~101_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector6~0_combout\,
	combout => \datapath|riscv_ALU|Selector6~4_combout\);

-- Location: FF_X26_Y31_N7
\datapath|pc|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~93_sumout\,
	asdata => \datapath|riscv_ALU|Selector6~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(25));

-- Location: MLABCELL_X26_Y31_N8
\datapath|Add0~97\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~97_sumout\ = SUM(( \datapath|pc|data\(26) ) + ( GND ) + ( \datapath|Add0~94\ ))
-- \datapath|Add0~98\ = CARRY(( \datapath|pc|data\(26) ) + ( GND ) + ( \datapath|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(26),
	cin => \datapath|Add0~94\,
	sumout => \datapath|Add0~97_sumout\,
	cout => \datapath|Add0~98\);

-- Location: LABCELL_X16_Y35_N14
\datapath|riscv_ALU|Selector5~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~5_combout\ = ( \datapath|riscv_ALU|Selector5~3_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\)))) ) ) # ( !\datapath|riscv_ALU|Selector5~3_combout\ & ( (!\control|aluop[2]~1_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|riscv_ALU|ShiftRight0~43_combout\))) # (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|alumux1|f[31]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111111101111100011111110100000001000011010000000100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~43_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~3_combout\,
	combout => \datapath|riscv_ALU|Selector5~5_combout\);

-- Location: MLABCELL_X21_Y32_N32
\datapath|riscv_ALU|Selector5~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~4_combout\ = ( \datapath|riscv_ALU|Selector5~5_combout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Add0~105_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector5~5_combout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~105_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector5~5_combout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( ((!\control|aluop[2]~1_combout\) 
-- # ((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~105_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector5~5_combout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & (\control|aluop[2]~1_combout\ & \datapath|riscv_ALU|Add0~105_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111101011111011100001000000010101111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~105_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector5~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~0_combout\,
	combout => \datapath|riscv_ALU|Selector5~4_combout\);

-- Location: FF_X26_Y31_N9
\datapath|pc|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~97_sumout\,
	asdata => \datapath|riscv_ALU|Selector5~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(26));

-- Location: MLABCELL_X26_Y31_N10
\datapath|Add0~101\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~101_sumout\ = SUM(( \datapath|pc|data\(27) ) + ( GND ) + ( \datapath|Add0~98\ ))
-- \datapath|Add0~102\ = CARRY(( \datapath|pc|data\(27) ) + ( GND ) + ( \datapath|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(27),
	cin => \datapath|Add0~98\,
	sumout => \datapath|Add0~101_sumout\,
	cout => \datapath|Add0~102\);

-- Location: LABCELL_X22_Y31_N4
\datapath|riscv_ALU|Selector4~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~5_combout\ = ( \datapath|riscv_ALU|ShiftRight0~44_combout\ & ( (!\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector4~3_combout\)))) # (\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector7~1_combout\)) 
-- # (\datapath|alumux1|f[31]~19_combout\))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~44_combout\ & ( (!\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector4~3_combout\)))) # (\control|aluop[2]~1_combout\ & (\datapath|alumux1|f[31]~19_combout\ & 
-- (\datapath|riscv_ALU|Selector7~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101100000001101010110000000111111011010100011111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector4~3_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~44_combout\,
	combout => \datapath|riscv_ALU|Selector4~5_combout\);

-- Location: LABCELL_X22_Y31_N30
\datapath|riscv_ALU|Selector4~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector4~4_combout\ = ( \datapath|riscv_ALU|Selector7~1_combout\ & ( \datapath|riscv_ALU|Selector4~0_combout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector4~5_combout\)))) # (\control|aluop[2]~1_combout\ & 
-- ((!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Add0~109_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|riscv_ALU|Selector4~5_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector7~1_combout\ & ( 
-- \datapath|riscv_ALU|Selector4~0_combout\ & ( ((\control|aluop[2]~1_combout\ & !\datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|riscv_ALU|Selector4~5_combout\) ) ) ) # ( \datapath|riscv_ALU|Selector7~1_combout\ & ( 
-- !\datapath|riscv_ALU|Selector4~0_combout\ & ( (!\control|aluop[2]~1_combout\ & (((\datapath|riscv_ALU|Selector4~5_combout\)))) # (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Add0~109_sumout\)) # 
-- (\datapath|riscv_ALU|Selector7~2_combout\ & ((\datapath|riscv_ALU|Selector4~5_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Selector7~1_combout\ & ( !\datapath|riscv_ALU|Selector4~0_combout\ & ( (\datapath|riscv_ALU|Selector4~5_combout\ & 
-- ((!\control|aluop[2]~1_combout\) # (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000001001011111101000100111111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~109_sumout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector4~5_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector4~0_combout\,
	combout => \datapath|riscv_ALU|Selector4~4_combout\);

-- Location: FF_X26_Y31_N11
\datapath|pc|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~101_sumout\,
	asdata => \datapath|riscv_ALU|Selector4~4_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(27));

-- Location: MLABCELL_X26_Y31_N12
\datapath|Add0~105\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~105_sumout\ = SUM(( \datapath|pc|data\(28) ) + ( GND ) + ( \datapath|Add0~102\ ))
-- \datapath|Add0~106\ = CARRY(( \datapath|pc|data\(28) ) + ( GND ) + ( \datapath|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(28),
	cin => \datapath|Add0~102\,
	sumout => \datapath|Add0~105_sumout\,
	cout => \datapath|Add0~106\);

-- Location: MLABCELL_X21_Y35_N12
\datapath|riscv_ALU|Selector3~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~6_combout\ = ( \datapath|riscv_ALU|ShiftRight0~45_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\)))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~45_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\) # ((\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001011000010100000101100001111000010110000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~45_combout\,
	combout => \datapath|riscv_ALU|Selector3~6_combout\);

-- Location: MLABCELL_X21_Y35_N20
\datapath|riscv_ALU|Selector3~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector3~5_combout\ = ( \datapath|riscv_ALU|Selector3~4_combout\ & ( \datapath|riscv_ALU|Selector3~1_combout\ ) ) # ( !\datapath|riscv_ALU|Selector3~4_combout\ & ( \datapath|riscv_ALU|Selector3~1_combout\ & ( 
-- (\datapath|riscv_ALU|Selector3~6_combout\ & (((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~113_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector3~4_combout\ & ( 
-- !\datapath|riscv_ALU|Selector3~1_combout\ ) ) # ( !\datapath|riscv_ALU|Selector3~4_combout\ & ( !\datapath|riscv_ALU|Selector3~1_combout\ & ( (\datapath|riscv_ALU|Selector3~6_combout\ & (((\datapath|riscv_ALU|Selector7~1_combout\ & 
-- \datapath|riscv_ALU|Add0~113_sumout\)) # (\datapath|riscv_ALU|Selector7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111111111111111111100001101000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector3~6_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~113_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector3~4_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector3~1_combout\,
	combout => \datapath|riscv_ALU|Selector3~5_combout\);

-- Location: FF_X26_Y31_N13
\datapath|pc|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~105_sumout\,
	asdata => \datapath|riscv_ALU|Selector3~5_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(28));

-- Location: MLABCELL_X26_Y31_N14
\datapath|Add0~109\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|Add0~109_sumout\ = SUM(( \datapath|pc|data\(29) ) + ( GND ) + ( \datapath|Add0~106\ ))
-- \datapath|Add0~110\ = CARRY(( \datapath|pc|data\(29) ) + ( GND ) + ( \datapath|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(29),
	cin => \datapath|Add0~106\,
	sumout => \datapath|Add0~109_sumout\,
	cout => \datapath|Add0~110\);

-- Location: MLABCELL_X18_Y36_N8
\datapath|riscv_ALU|Selector2~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~6_combout\ = ( \datapath|alumux1|f[31]~19_combout\ & ( (\control|aluop[2]~1_combout\ & (((!\datapath|riscv_ALU|Selector7~2_combout\) # (\datapath|riscv_ALU|Selector7~1_combout\)) # 
-- (\datapath|riscv_ALU|ShiftRight0~46_combout\))) ) ) # ( !\datapath|alumux1|f[31]~19_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~2_combout\) # ((\datapath|riscv_ALU|ShiftRight0~46_combout\ & 
-- !\datapath|riscv_ALU|Selector7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010000010100010101000001010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_ShiftRight0~46_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	combout => \datapath|riscv_ALU|Selector2~6_combout\);

-- Location: MLABCELL_X18_Y36_N32
\datapath|riscv_ALU|Selector2~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector2~5_combout\ = ( \datapath|riscv_ALU|Add0~117_sumout\ & ( \datapath|riscv_ALU|Selector2~1_combout\ & ( (\datapath|riscv_ALU|Selector2~4_combout\) # (\datapath|riscv_ALU|Selector2~6_combout\) ) ) ) # ( 
-- !\datapath|riscv_ALU|Add0~117_sumout\ & ( \datapath|riscv_ALU|Selector2~1_combout\ & ( ((\datapath|riscv_ALU|Selector2~6_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Selector7~2_combout\)))) # 
-- (\datapath|riscv_ALU|Selector2~4_combout\) ) ) ) # ( \datapath|riscv_ALU|Add0~117_sumout\ & ( !\datapath|riscv_ALU|Selector2~1_combout\ & ( ((\datapath|riscv_ALU|Selector2~6_combout\ & ((\datapath|riscv_ALU|Selector7~2_combout\) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\)))) # (\datapath|riscv_ALU|Selector2~4_combout\) ) ) ) # ( !\datapath|riscv_ALU|Add0~117_sumout\ & ( !\datapath|riscv_ALU|Selector2~1_combout\ & ( ((\datapath|riscv_ALU|Selector2~6_combout\ & 
-- \datapath|riscv_ALU|Selector7~2_combout\)) # (\datapath|riscv_ALU|Selector2~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000101011111111101000101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector2~6_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector2~4_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~117_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector2~1_combout\,
	combout => \datapath|riscv_ALU|Selector2~5_combout\);

-- Location: FF_X26_Y31_N15
\datapath|pc|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~109_sumout\,
	asdata => \datapath|riscv_ALU|Selector2~5_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(29));

-- Location: MLABCELL_X21_Y32_N20
\datapath|riscv_ALU|Selector1~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~1_combout\ = ( \datapath|riscv_ALU|ShiftRight0~61_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~55_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\) # ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~49_combout\))) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (!\datapath|riscv_ALU|ShiftRight0~60_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~61_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~55_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector1~0_combout\ & (((!\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~49_combout\))) # 
-- (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~61_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~55_combout\ & ( (!\datapath|riscv_ALU|Selector1~0_combout\ & 
-- (((\datapath|riscv_ALU|ShiftLeft0~0_combout\)))) # (\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~49_combout\))) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- (!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~61_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~55_combout\ & ( (\datapath|riscv_ALU|Selector1~0_combout\ & ((!\datapath|riscv_ALU|ShiftLeft0~0_combout\ & 
-- ((\datapath|riscv_ALU|ShiftLeft0~49_combout\))) # (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (!\datapath|riscv_ALU|ShiftRight0~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110010000011100011111011000010111100101100111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftRight0~60_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector1~0_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~49_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~61_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~55_combout\,
	combout => \datapath|riscv_ALU|Selector1~1_combout\);

-- Location: MLABCELL_X24_Y29_N4
\datapath|riscv_ALU|ShiftLeft0~33\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~33_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( (!\datapath|alumux2|f[3]~3_combout\) # ((!\datapath|alumux2|f[2]~8_combout\ & 
-- (\datapath|riscv_ALU|ShiftLeft0~15_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( \datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~15_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~14_combout\)))) ) ) 
-- ) # ( \datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftLeft0~15_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & ((!\datapath|alumux2|f[3]~3_combout\) # ((\datapath|riscv_ALU|ShiftLeft0~14_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~24_combout\ & ( !\datapath|riscv_ALU|ShiftLeft0~32_combout\ & ( 
-- (\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftLeft0~15_combout\)) # (\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftLeft0~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~15_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~24_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~32_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~33_combout\);

-- Location: MLABCELL_X21_Y32_N2
\datapath|riscv_ALU|Selector1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~2_combout\ = ( \datapath|riscv_ALU|Add1~125_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~33_combout\ & ( ((\datapath|riscv_ALU|Selector1~1_combout\) # (\datapath|alumux2|f[4]~1_combout\)) # (\control|Selector0~3_combout\) ) ) ) 
-- # ( !\datapath|riscv_ALU|Add1~125_sumout\ & ( \datapath|riscv_ALU|ShiftLeft0~33_combout\ & ( (!\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Selector1~1_combout\) # (\datapath|alumux2|f[4]~1_combout\))) ) ) ) # ( 
-- \datapath|riscv_ALU|Add1~125_sumout\ & ( !\datapath|riscv_ALU|ShiftLeft0~33_combout\ & ( ((!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|Selector1~1_combout\)) # (\control|Selector0~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|Add1~125_sumout\ & 
-- ( !\datapath|riscv_ALU|ShiftLeft0~33_combout\ & ( (!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|Selector1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100111111001100001100110011000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector1~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add1~125_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~33_combout\,
	combout => \datapath|riscv_ALU|Selector1~2_combout\);

-- Location: LABCELL_X16_Y28_N32
\datapath|riscv_ALU|Selector1~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~7_combout\ = ( \datapath|riscv_ALU|ShiftRight0~47_combout\ & ( \datapath|riscv_ALU|Selector1~5_combout\ & ( (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # 
-- (\datapath|alumux1|f[31]~19_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~47_combout\ & ( \datapath|riscv_ALU|Selector1~5_combout\ & ( (\datapath|alumux1|f[31]~19_combout\ & (\control|aluop[2]~1_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)) ) ) ) # ( \datapath|riscv_ALU|ShiftRight0~47_combout\ & ( !\datapath|riscv_ALU|Selector1~5_combout\ & ( ((!\control|aluop[2]~1_combout\) # (!\datapath|riscv_ALU|Selector7~1_combout\)) # 
-- (\datapath|alumux1|f[31]~19_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~47_combout\ & ( !\datapath|riscv_ALU|Selector1~5_combout\ & ( (!\control|aluop[2]~1_combout\) # ((\datapath|alumux1|f[31]~19_combout\ & 
-- \datapath|riscv_ALU|Selector7~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111111111111001100000000000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight0~47_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector1~5_combout\,
	combout => \datapath|riscv_ALU|Selector1~7_combout\);

-- Location: MLABCELL_X21_Y32_N28
\datapath|riscv_ALU|Selector1~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~6_combout\ = ( \datapath|riscv_ALU|Selector1~7_combout\ & ( \datapath|riscv_ALU|Add0~121_sumout\ & ( (((!\control|aluop[2]~1_combout\) # (\datapath|riscv_ALU|Selector1~2_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector1~7_combout\ & ( \datapath|riscv_ALU|Add0~121_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector1~2_combout\) # (\datapath|riscv_ALU|Selector7~1_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector1~7_combout\ & ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( ((!\control|aluop[2]~1_combout\) # 
-- ((!\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Selector1~2_combout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector1~7_combout\ & ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (!\datapath|riscv_ALU|Selector7~1_combout\ & (\control|aluop[2]~1_combout\ & \datapath|riscv_ALU|Selector1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000111101011111110100000010000010101111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector1~2_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector1~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~121_sumout\,
	combout => \datapath|riscv_ALU|Selector1~6_combout\);

-- Location: FF_X26_Y31_N17
\datapath|pc|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Add0~113_sumout\,
	asdata => \datapath|riscv_ALU|Selector1~6_combout\,
	sload => \control|pcmux_sel~0_combout\,
	ena => \control|ALT_INV_WideOr15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(30));

-- Location: LABCELL_X27_Y31_N2
\datapath|alumux1|f[30]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[30]~17_combout\ = ( \control|Selector0~1_combout\ & ( \datapath|riscv_regfile|data~1089_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) ) ) # ( !\control|Selector0~1_combout\ & ( \datapath|riscv_regfile|data~1089_combout\ & ( 
-- \datapath|pc|data\(30) ) ) ) # ( !\control|Selector0~1_combout\ & ( !\datapath|riscv_regfile|data~1089_combout\ & ( \datapath|pc|data\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(30),
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1089_combout\,
	combout => \datapath|alumux1|f[30]~17_combout\);

-- Location: MLABCELL_X15_Y31_N6
\datapath|riscv_ALU|Selector1~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~4_combout\ = (\datapath|riscv_ALU|ShiftLeft0~0_combout\ & (\datapath|riscv_ALU|Selector30~5_combout\ & (!\datapath|riscv_ALU|Selector30~4_combout\ & \datapath|riscv_ALU|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~0_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~5_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector30~4_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight1~22_combout\,
	combout => \datapath|riscv_ALU|Selector1~4_combout\);

-- Location: MLABCELL_X15_Y31_N36
\datapath|riscv_ALU|Selector1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~5_combout\ = ( \datapath|riscv_ALU|Selector1~4_combout\ & ( (!\control|aluop[0]~0_combout\ & (!\control|Selector0~3_combout\ & (!\datapath|alumux2|f[30]~34_combout\ $ (\datapath|alumux1|f[30]~17_combout\)))) ) ) # ( 
-- !\datapath|riscv_ALU|Selector1~4_combout\ & ( (!\datapath|alumux2|f[30]~34_combout\ & (((!\datapath|alumux1|f[30]~17_combout\)) # (\control|aluop[0]~0_combout\))) # (\datapath|alumux2|f[30]~34_combout\ & ((!\datapath|alumux1|f[30]~17_combout\ & 
-- (\control|aluop[0]~0_combout\)) # (\datapath|alumux1|f[30]~17_combout\ & ((!\control|Selector0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101101110010101110110111001010000000010000001000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[30]~34_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|alumux1|ALT_INV_f[30]~17_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector1~4_combout\,
	combout => \datapath|riscv_ALU|Selector1~5_combout\);

-- Location: MLABCELL_X21_Y32_N14
\datapath|riscv_ALU|Selector1~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~3_combout\ = ( \datapath|riscv_ALU|Add0~121_sumout\ & ( \datapath|riscv_ALU|Selector1~2_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\) # ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~47_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\)))) ) ) ) # ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( \datapath|riscv_ALU|Selector1~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (!\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~47_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( \datapath|riscv_ALU|Add0~121_sumout\ & ( !\datapath|riscv_ALU|Selector1~2_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|ShiftRight0~47_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & 
-- ((\datapath|alumux1|f[31]~19_combout\))))) ) ) ) # ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( !\datapath|riscv_ALU|Selector1~2_combout\ & ( (\datapath|riscv_ALU|Selector7~2_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\ & 
-- (\datapath|riscv_ALU|ShiftRight0~47_combout\)) # (\datapath|riscv_ALU|Selector7~1_combout\ & ((\datapath|alumux1|f[31]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight0~47_combout\,
	datad => \datapath|alumux1|ALT_INV_f[31]~19_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Add0~121_sumout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector1~2_combout\,
	combout => \datapath|riscv_ALU|Selector1~3_combout\);

-- Location: MLABCELL_X21_Y32_N16
\datapath|regfilemux|f[30]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[30]~4_combout\ = ( \datapath|riscv_ALU|Selector1~3_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((!\datapath|riscv_ALU|Selector1~5_combout\) # (\control|aluop[2]~1_combout\)))) # (\datapath|regfilemux|f[30]~3_combout\) ) ) 
-- # ( !\datapath|riscv_ALU|Selector1~3_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & (!\control|aluop[2]~1_combout\ & !\datapath|riscv_ALU|Selector1~5_combout\))) # (\datapath|regfilemux|f[30]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011011100110011001101110111001101110111011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \datapath|regfilemux|ALT_INV_f[30]~3_combout\,
	datac => \control|ALT_INV_aluop[2]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector1~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector1~3_combout\,
	combout => \datapath|regfilemux|f[30]~4_combout\);

-- Location: MLABCELL_X18_Y37_N6
\datapath|riscv_regfile|data~1022feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1022feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~1022feeder_combout\);

-- Location: FF_X18_Y37_N7
\datapath|riscv_regfile|data~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~1022feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~1022_q\);

-- Location: FF_X22_Y37_N31
\datapath|riscv_regfile|data~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~958_q\);

-- Location: FF_X21_Y32_N27
\datapath|riscv_regfile|data~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~990_q\);

-- Location: MLABCELL_X18_Y37_N8
\datapath|riscv_regfile|data~894feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~894feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~894feeder_combout\);

-- Location: FF_X18_Y37_N9
\datapath|riscv_regfile|data~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~894feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~894_q\);

-- Location: FF_X22_Y37_N1
\datapath|riscv_regfile|data~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~862_q\);

-- Location: MLABCELL_X24_Y37_N26
\datapath|riscv_regfile|data~830feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~830feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~830feeder_combout\);

-- Location: FF_X24_Y37_N27
\datapath|riscv_regfile|data~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~830feeder_combout\,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~830_q\);

-- Location: FF_X21_Y36_N39
\datapath|riscv_regfile|data~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~798_q\);

-- Location: LABCELL_X22_Y37_N2
\datapath|riscv_regfile|data~1081\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1081_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~798_q\ & ((!\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17)) # (\datapath|riscv_regfile|data~830_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~862_q\ & ((!\datapath|riscv_ir|data\(17))))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~894_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000111111000111010001110100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~894_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(15),
	datac => \datapath|riscv_regfile|ALT_INV_data~862_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~830_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~798_q\,
	combout => \datapath|riscv_regfile|data~1081_combout\);

-- Location: FF_X22_Y37_N27
\datapath|riscv_regfile|data~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~926_q\);

-- Location: LABCELL_X22_Y37_N20
\datapath|riscv_regfile|data~1085\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1085_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1081_combout\ & (((\datapath|riscv_regfile|data~926_q\ & \datapath|riscv_ir|data\(17))))) # (\datapath|riscv_regfile|data~1081_combout\ & 
-- (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~958_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_regfile|data~1081_combout\ & (((\datapath|riscv_regfile|data~990_q\ & \datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_regfile|data~1081_combout\ & (((!\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~1022_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100001111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~1022_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~958_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~990_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1081_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~926_q\,
	combout => \datapath|riscv_regfile|data~1085_combout\);

-- Location: MLABCELL_X29_Y32_N2
\datapath|riscv_regfile|data~446feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~446feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~446feeder_combout\);

-- Location: FF_X29_Y32_N3
\datapath|riscv_regfile|data~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~446feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~446_q\);

-- Location: FF_X27_Y31_N29
\datapath|riscv_regfile|data~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~478_q\);

-- Location: LABCELL_X27_Y28_N2
\datapath|riscv_regfile|data~510feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~510feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~510feeder_combout\);

-- Location: FF_X27_Y28_N3
\datapath|riscv_regfile|data~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~510feeder_combout\,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~510_q\);

-- Location: FF_X26_Y35_N39
\datapath|riscv_regfile|data~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~382_q\);

-- Location: LABCELL_X25_Y35_N30
\datapath|riscv_regfile|data~318feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~318feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~318feeder_combout\);

-- Location: FF_X25_Y35_N31
\datapath|riscv_regfile|data~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~318feeder_combout\,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~318_q\);

-- Location: FF_X25_Y35_N21
\datapath|riscv_regfile|data~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~350_q\);

-- Location: LABCELL_X25_Y35_N10
\datapath|riscv_regfile|data~286feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~286feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~286feeder_combout\);

-- Location: FF_X25_Y35_N11
\datapath|riscv_regfile|data~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~286feeder_combout\,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~286_q\);

-- Location: LABCELL_X25_Y35_N22
\datapath|riscv_regfile|data~1065\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1065_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~286_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~318_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~350_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~382_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~382_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~318_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~350_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~286_q\,
	combout => \datapath|riscv_regfile|data~1065_combout\);

-- Location: LABCELL_X27_Y35_N32
\datapath|riscv_regfile|data~414feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~414feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~414feeder_combout\);

-- Location: FF_X27_Y35_N33
\datapath|riscv_regfile|data~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~414feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~414_q\);

-- Location: LABCELL_X27_Y31_N30
\datapath|riscv_regfile|data~1069\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1069_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1065_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1065_combout\ & 
-- ((\datapath|riscv_regfile|data~414_q\))) # (\datapath|riscv_regfile|data~1065_combout\ & (\datapath|riscv_regfile|data~446_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1065_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1065_combout\ & (\datapath|riscv_regfile|data~478_q\)) # (\datapath|riscv_regfile|data~1065_combout\ & 
-- ((\datapath|riscv_regfile|data~510_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~446_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~478_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~510_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1065_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~414_q\,
	combout => \datapath|riscv_regfile|data~1069_combout\);

-- Location: FF_X21_Y32_N13
\datapath|riscv_regfile|data~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~254_q\);

-- Location: LABCELL_X27_Y31_N12
\datapath|riscv_regfile|data~222feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~222feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~222feeder_combout\);

-- Location: FF_X27_Y31_N13
\datapath|riscv_regfile|data~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~222feeder_combout\,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~222_q\);

-- Location: FF_X21_Y32_N9
\datapath|riscv_regfile|data~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~190_q\);

-- Location: LABCELL_X27_Y27_N2
\datapath|riscv_regfile|data~62feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~62feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~62feeder_combout\);

-- Location: FF_X27_Y27_N3
\datapath|riscv_regfile|data~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~62feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~62_q\);

-- Location: LABCELL_X22_Y30_N38
\datapath|riscv_regfile|data~126feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~126feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~126feeder_combout\);

-- Location: FF_X22_Y30_N39
\datapath|riscv_regfile|data~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~126feeder_combout\,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~126_q\);

-- Location: MLABCELL_X26_Y27_N22
\datapath|riscv_regfile|data~94feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~94feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~94feeder_combout\);

-- Location: FF_X26_Y27_N23
\datapath|riscv_regfile|data~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~94feeder_combout\,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~94_q\);

-- Location: LABCELL_X25_Y27_N18
\datapath|riscv_regfile|data~30feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~30feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~30feeder_combout\);

-- Location: FF_X25_Y27_N19
\datapath|riscv_regfile|data~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~30feeder_combout\,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~30_q\);

-- Location: MLABCELL_X26_Y27_N26
\datapath|riscv_regfile|data~1057\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1057_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~30_q\ & !\datapath|riscv_ir|data\(17))))) # (\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~62_q\)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~94_q\ & !\datapath|riscv_ir|data\(17))))) # 
-- (\datapath|riscv_ir|data\(15) & (((\datapath|riscv_ir|data\(17))) # (\datapath|riscv_regfile|data~126_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~62_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~126_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~94_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(17),
	datag => \datapath|riscv_regfile|ALT_INV_data~30_q\,
	combout => \datapath|riscv_regfile|data~1057_combout\);

-- Location: FF_X27_Y31_N17
\datapath|riscv_regfile|data~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~158_q\);

-- Location: LABCELL_X27_Y31_N26
\datapath|riscv_regfile|data~1061\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1061_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1057_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1057_combout\ & 
-- (\datapath|riscv_regfile|data~158_q\)) # (\datapath|riscv_regfile|data~1057_combout\ & ((\datapath|riscv_regfile|data~190_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1057_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1057_combout\ & ((\datapath|riscv_regfile|data~222_q\))) # (\datapath|riscv_regfile|data~1057_combout\ & 
-- (\datapath|riscv_regfile|data~254_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~254_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~222_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~190_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1057_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~158_q\,
	combout => \datapath|riscv_regfile|data~1061_combout\);

-- Location: FF_X25_Y36_N3
\datapath|riscv_regfile|data~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~766_q\);

-- Location: FF_X26_Y35_N11
\datapath|riscv_regfile|data~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~702_q\);

-- Location: FF_X26_Y35_N29
\datapath|riscv_regfile|data~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~734_q\);

-- Location: FF_X25_Y36_N21
\datapath|riscv_regfile|data~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~574_q\);

-- Location: LABCELL_X22_Y36_N26
\datapath|riscv_regfile|data~638feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~638feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~638feeder_combout\);

-- Location: FF_X22_Y36_N27
\datapath|riscv_regfile|data~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~638feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~638_q\);

-- Location: LABCELL_X22_Y36_N24
\datapath|riscv_regfile|data~606feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~606feeder_combout\ = ( \datapath|regfilemux|f[30]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[30]~4_combout\,
	combout => \datapath|riscv_regfile|data~606feeder_combout\);

-- Location: FF_X22_Y36_N25
\datapath|riscv_regfile|data~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~606feeder_combout\,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~606_q\);

-- Location: FF_X22_Y36_N23
\datapath|riscv_regfile|data~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~542_q\);

-- Location: LABCELL_X22_Y36_N20
\datapath|riscv_regfile|data~1073\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1073_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & ((\datapath|riscv_regfile|data~542_q\))) # (\datapath|riscv_ir|data\(15) & 
-- (\datapath|riscv_regfile|data~574_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~606_q\))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~638_q\)))) # (\datapath|riscv_ir|data\(17) & (((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~574_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~638_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~606_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_ir|ALT_INV_data\(15),
	datag => \datapath|riscv_regfile|ALT_INV_data~542_q\,
	combout => \datapath|riscv_regfile|data~1073_combout\);

-- Location: FF_X25_Y36_N15
\datapath|riscv_regfile|data~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[30]~4_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~670_q\);

-- Location: MLABCELL_X26_Y35_N30
\datapath|riscv_regfile|data~1077\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1077_combout\ = ( !\datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1073_combout\)))) # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1073_combout\ & 
-- ((\datapath|riscv_regfile|data~670_q\))) # (\datapath|riscv_regfile|data~1073_combout\ & (\datapath|riscv_regfile|data~702_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1073_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1073_combout\ & ((\datapath|riscv_regfile|data~734_q\))) # (\datapath|riscv_regfile|data~1073_combout\ & (\datapath|riscv_regfile|data~766_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111111111111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~766_q\,
	datab => \datapath|riscv_regfile|ALT_INV_data~702_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~734_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1073_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~670_q\,
	combout => \datapath|riscv_regfile|data~1077_combout\);

-- Location: LABCELL_X27_Y31_N10
\datapath|riscv_regfile|data~1089\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1089_combout\ = ( \datapath|riscv_regfile|data~1061_combout\ & ( \datapath|riscv_regfile|data~1077_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & 
-- ((\datapath|riscv_regfile|data~1069_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1085_combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1061_combout\ & ( \datapath|riscv_regfile|data~1077_combout\ & ( 
-- (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1069_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1085_combout\)))) ) ) ) # ( \datapath|riscv_regfile|data~1061_combout\ & ( !\datapath|riscv_regfile|data~1077_combout\ & ( (!\datapath|riscv_ir|data\(18) & (!\datapath|riscv_ir|data\(19))) # (\datapath|riscv_ir|data\(18) & 
-- ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1069_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1085_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1061_combout\ & ( 
-- !\datapath|riscv_regfile|data~1077_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1069_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_regfile|data~1085_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(18),
	datab => \datapath|riscv_ir|ALT_INV_data\(19),
	datac => \datapath|riscv_regfile|ALT_INV_data~1085_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1069_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1061_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1077_combout\,
	combout => \datapath|riscv_regfile|data~1089_combout\);

-- Location: LABCELL_X27_Y31_N20
\datapath|riscv_CMP|br_en~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~0_combout\ = ( \datapath|riscv_regfile|data~1155_combout\ & ( \datapath|riscv_regfile|data~1122_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ & (\datapath|riscv_ir|data\(31))) # 
-- (\datapath|riscv_regfile|WideOr1~combout\ & ((!\datapath|riscv_ir|data\(31)) # (!\datapath|riscv_regfile|data~1089_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1155_combout\ & ( \datapath|riscv_regfile|data~1122_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(31)) # (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( \datapath|riscv_regfile|data~1155_combout\ & ( !\datapath|riscv_regfile|data~1122_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- ((\datapath|riscv_ir|data\(31)) # (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( !\datapath|riscv_regfile|data~1155_combout\ & ( !\datapath|riscv_regfile|data~1122_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- (((\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1089_combout\)) # (\datapath|riscv_ir|data\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001100010011000100110001001100010011000100110001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \datapath|riscv_regfile|ALT_INV_data~1089_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1122_combout\,
	combout => \datapath|riscv_CMP|br_en~0_combout\);

-- Location: MLABCELL_X21_Y33_N16
\datapath|riscv_CMP|br_en~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~4_combout\ = ( \datapath|riscv_regfile|data~1782_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(22)) # (!\datapath|riscv_ir|data\(21) $ 
-- (!\datapath|riscv_regfile|data~1749_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1782_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(21) $ 
-- (!\datapath|riscv_regfile|data~1749_combout\)) # (\datapath|riscv_ir|data\(22)))) ) ) ) # ( \datapath|riscv_regfile|data~1782_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(22)) # 
-- (\datapath|riscv_ir|data\(21)))) ) ) ) # ( !\datapath|riscv_regfile|data~1782_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(22)) # (\datapath|riscv_ir|data\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110001001100100011001100010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(21),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(22),
	datad => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1782_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_CMP|br_en~4_combout\);

-- Location: LABCELL_X16_Y31_N0
\datapath|riscv_CMP|Equal0~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~5_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_ir|data\(23) $ (!\datapath|riscv_regfile|data~1716_combout\))) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & 
-- ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(23),
	datac => \datapath|riscv_regfile|ALT_INV_data~1716_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_CMP|Equal0~5_combout\);

-- Location: LABCELL_X16_Y31_N28
\datapath|riscv_CMP|LessThan1~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~6_combout\ = ( \datapath|riscv_ir|data\(25) & ( \datapath|riscv_regfile|data~2079_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\) # (!\datapath|riscv_ir|data\(24) $ 
-- (!\datapath|riscv_regfile|data~2013_combout\)))) ) ) ) # ( !\datapath|riscv_ir|data\(25) & ( \datapath|riscv_regfile|data~2079_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(24)) # (\datapath|riscv_regfile|WideOr1~combout\))) ) 
-- ) ) # ( \datapath|riscv_ir|data\(25) & ( !\datapath|riscv_regfile|data~2079_combout\ & ( !\control|cmpmux_sel~0_combout\ ) ) ) # ( !\datapath|riscv_ir|data\(25) & ( !\datapath|riscv_regfile|data~2079_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- (!\datapath|riscv_ir|data\(24) $ (((!\datapath|riscv_regfile|WideOr1~combout\) # (!\datapath|riscv_regfile|data~2013_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101000101010101010101000101010001010101000101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(24),
	datad => \datapath|riscv_regfile|ALT_INV_data~2013_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2079_combout\,
	combout => \datapath|riscv_CMP|LessThan1~6_combout\);

-- Location: LABCELL_X27_Y31_N32
\datapath|riscv_CMP|br_en~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~7_combout\ = ( !\datapath|riscv_CMP|Equal0~5_combout\ & ( !\datapath|riscv_CMP|LessThan1~6_combout\ & ( (!\datapath|riscv_ir|data\(14) & (\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_CMP|br_en~0_combout\ & 
-- !\datapath|riscv_CMP|br_en~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(14),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_br_en~0_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_br_en~4_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_Equal0~5_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~6_combout\,
	combout => \datapath|riscv_CMP|br_en~7_combout\);

-- Location: LABCELL_X19_Y30_N28
\datapath|riscv_CMP|br_en~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~5_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(31)) # (!\datapath|riscv_ir|data\(30) $ 
-- (!\datapath|riscv_regfile|data~1584_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(31)) # 
-- (\datapath|riscv_ir|data\(30)))) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(30) $ 
-- (!\datapath|riscv_regfile|data~1584_combout\)) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- ((\datapath|riscv_ir|data\(31)) # (\datapath|riscv_ir|data\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100001011000001110000011100001101000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(30),
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1584_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1650DUPLICATE_combout\,
	combout => \datapath|riscv_CMP|br_en~5_combout\);

-- Location: MLABCELL_X26_Y33_N6
\datapath|riscv_regfile|reg_a[7]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[7]~7_combout\ = ( \datapath|riscv_regfile|data~2046_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~2046_combout\,
	combout => \datapath|riscv_regfile|reg_a[7]~7_combout\);

-- Location: MLABCELL_X24_Y29_N22
\datapath|riscv_regfile|data~1980DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1980DUPLICATE_combout\ = ( \datapath|riscv_regfile|data~1968_combout\ & ( \datapath|riscv_regfile|data~1952_combout\ & ( (!\datapath|riscv_ir|data\(18)) # ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1960_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1976_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1968_combout\ & ( \datapath|riscv_regfile|data~1952_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1960_combout\)))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1976_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1968_combout\ & ( !\datapath|riscv_regfile|data~1952_combout\ & ( (!\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1960_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1976_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1968_combout\ & ( !\datapath|riscv_regfile|data~1952_combout\ & ( (\datapath|riscv_ir|data\(18) & ((!\datapath|riscv_ir|data\(19) & 
-- (\datapath|riscv_regfile|data~1960_combout\)) # (\datapath|riscv_ir|data\(19) & ((\datapath|riscv_regfile|data~1976_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1960_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1976_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1968_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1952_combout\,
	combout => \datapath|riscv_regfile|data~1980DUPLICATE_combout\);

-- Location: LABCELL_X25_Y30_N24
\datapath|riscv_regfile|reg_a[6]~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[6]~6_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1980DUPLICATE_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1980DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|reg_a[6]~6_combout\);

-- Location: LABCELL_X25_Y30_N20
\datapath|riscv_CMP|LessThan1~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~5_combout\ = ( \datapath|riscv_regfile|data~1683_combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ & ((\datapath|riscv_ir|data\(28)) # 
-- (\datapath|riscv_ir|data\(29)))) # (\datapath|riscv_regfile|WideOr1~combout\ & ((!\datapath|riscv_ir|data\(29)) # (!\datapath|riscv_ir|data\(28)))))) ) ) ) # ( !\datapath|riscv_regfile|data~1683_combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ $ (!\datapath|riscv_ir|data\(28))) # (\datapath|riscv_ir|data\(29)))) ) ) ) # ( \datapath|riscv_regfile|data~1683_combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ $ (!\datapath|riscv_ir|data\(29))) # (\datapath|riscv_ir|data\(28)))) ) ) ) # ( !\datapath|riscv_regfile|data~1683_combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(28)) # (\datapath|riscv_ir|data\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010001010001010101000101010100010100010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(29),
	datad => \datapath|riscv_ir|ALT_INV_data\(28),
	datae => \datapath|riscv_regfile|ALT_INV_data~1683_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1617_combout\,
	combout => \datapath|riscv_CMP|LessThan1~5_combout\);

-- Location: MLABCELL_X26_Y30_N38
\datapath|riscv_CMP|br_en~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~3_combout\ = ( \control|cmpmux_sel~0_combout\ & ( !\datapath|riscv_CMP|LessThan1~5_combout\ ) ) # ( !\control|cmpmux_sel~0_combout\ & ( !\datapath|riscv_CMP|LessThan1~5_combout\ & ( (!\datapath|riscv_ir|data\(26) & 
-- (!\datapath|riscv_regfile|reg_a[6]~6_combout\ & (!\datapath|riscv_ir|data\(27) $ (\datapath|riscv_regfile|reg_a[7]~7_combout\)))) # (\datapath|riscv_ir|data\(26) & (\datapath|riscv_regfile|reg_a[6]~6_combout\ & (!\datapath|riscv_ir|data\(27) $ 
-- (\datapath|riscv_regfile|reg_a[7]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(26),
	datab => \datapath|riscv_ir|ALT_INV_data\(27),
	datac => \datapath|riscv_regfile|ALT_INV_reg_a[7]~7_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_reg_a[6]~6_combout\,
	datae => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~5_combout\,
	combout => \datapath|riscv_CMP|br_en~3_combout\);

-- Location: LABCELL_X13_Y34_N20
\datapath|riscv_regfile|reg_a[31]~31\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[31]~31_combout\ = ( \datapath|riscv_regfile|data~1155_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_data~1155_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[31]~31_combout\);

-- Location: LABCELL_X27_Y31_N18
\datapath|riscv_CMP|br_en~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~8_combout\ = ( !\datapath|riscv_ir|data\(31) & ( \datapath|riscv_regfile|reg_a[31]~31_combout\ & ( !\control|cmpmux_sel~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[31]~31_combout\,
	combout => \datapath|riscv_CMP|br_en~8_combout\);

-- Location: LABCELL_X22_Y34_N32
\datapath|riscv_CMP|Equal0~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~3_combout\ = ( \datapath|riscv_regfile|data~1287_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_ir|data\(31) $ (!\datapath|riscv_regfile|WideOr1~combout\))) ) ) # ( !\datapath|riscv_regfile|data~1287_combout\ 
-- & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1287_combout\,
	combout => \datapath|riscv_CMP|Equal0~3_combout\);

-- Location: MLABCELL_X26_Y35_N6
\datapath|riscv_CMP|LessThan1~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~0_combout\ = ( \datapath|riscv_regfile|data~1188_combout\ & ( \datapath|riscv_regfile|data~1254_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(31) & ((\datapath|riscv_regfile|WideOr1~combout\))) # 
-- (\datapath|riscv_ir|data\(31) & ((!\datapath|riscv_regfile|data~1056_combout\) # (!\datapath|riscv_regfile|WideOr1~combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1188_combout\ & ( \datapath|riscv_regfile|data~1254_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( \datapath|riscv_regfile|data~1188_combout\ & ( !\datapath|riscv_regfile|data~1254_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( !\datapath|riscv_regfile|data~1188_combout\ & ( !\datapath|riscv_regfile|data~1254_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- (((\datapath|riscv_regfile|data~1056_combout\ & \datapath|riscv_regfile|WideOr1~combout\)) # (\datapath|riscv_ir|data\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001100010001001100110001000100110011000100010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1056_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1188_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1254_combout\,
	combout => \datapath|riscv_CMP|LessThan1~0_combout\);

-- Location: LABCELL_X19_Y36_N20
\datapath|riscv_CMP|Equal0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~2_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1221_combout\ & ( (!\control|cmpmux_sel~0_combout\ & !\datapath|riscv_ir|data\(31)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( 
-- \datapath|riscv_regfile|data~1221_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1221_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_ir|data\(31)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1221_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1221_combout\,
	combout => \datapath|riscv_CMP|Equal0~2_combout\);

-- Location: LABCELL_X25_Y32_N34
\datapath|riscv_CMP|Equal0~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~1_combout\ = ( \datapath|riscv_ir|data\(31) & ( \datapath|riscv_regfile|data~1386_combout\ & ( (!\control|cmpmux_sel~0_combout\ & !\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( !\datapath|riscv_ir|data\(31) & ( 
-- \datapath|riscv_regfile|data~1386_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( \datapath|riscv_ir|data\(31) & ( !\datapath|riscv_regfile|data~1386_combout\ & ( !\control|cmpmux_sel~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000111100001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1386_combout\,
	combout => \datapath|riscv_CMP|Equal0~1_combout\);

-- Location: LABCELL_X25_Y32_N4
\datapath|riscv_CMP|Equal0~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~0_combout\ = ( \datapath|riscv_regfile|data~1320_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_regfile|WideOr1~combout\ $ (!\datapath|riscv_ir|data\(31)))) ) ) # ( !\datapath|riscv_regfile|data~1320_combout\ 
-- & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010110100000000000001111000000000101101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1320_combout\,
	combout => \datapath|riscv_CMP|Equal0~0_combout\);

-- Location: LABCELL_X27_Y32_N28
\datapath|riscv_CMP|br_en~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~1_combout\ = ( !\datapath|riscv_CMP|Equal0~1_combout\ & ( !\datapath|riscv_CMP|Equal0~0_combout\ & ( (!\datapath|riscv_CMP|Equal0~3_combout\ & (!\datapath|riscv_CMP|LessThan1~0_combout\ & !\datapath|riscv_CMP|Equal0~2_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_Equal0~3_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~0_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_Equal0~2_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_Equal0~1_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_Equal0~0_combout\,
	combout => \datapath|riscv_CMP|br_en~1_combout\);

-- Location: LABCELL_X27_Y32_N36
\datapath|riscv_CMP|br_en~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~2_combout\ = ( \datapath|riscv_regfile|data~1914_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ & (\datapath|riscv_ir|data\(31))) # (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((!\datapath|riscv_ir|data\(31)) # (!\datapath|riscv_regfile|data~1848_combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1914_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_regfile|WideOr1~combout\ & 
-- \datapath|riscv_regfile|data~1848_combout\)) # (\datapath|riscv_ir|data\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000001110110000000000111011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_regfile|ALT_INV_data~1848_combout\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1914_combout\,
	combout => \datapath|riscv_CMP|br_en~2_combout\);

-- Location: MLABCELL_X24_Y32_N16
\datapath|riscv_CMP|LessThan1~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~1_combout\ = ( \datapath|riscv_regfile|data~1353_combout\ & ( \datapath|riscv_regfile|data~1485_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(31) & (\datapath|riscv_regfile|WideOr1~combout\)) # 
-- (\datapath|riscv_ir|data\(31) & ((!\datapath|riscv_regfile|WideOr1~combout\) # (!\datapath|riscv_regfile|data~1419_combout\))))) ) ) ) # ( !\datapath|riscv_regfile|data~1353_combout\ & ( \datapath|riscv_regfile|data~1485_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_regfile|WideOr1~combout\) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( \datapath|riscv_regfile|data~1353_combout\ & ( !\datapath|riscv_regfile|data~1485_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- ((\datapath|riscv_regfile|WideOr1~combout\) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( !\datapath|riscv_regfile|data~1353_combout\ & ( !\datapath|riscv_regfile|data~1485_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- (((\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1419_combout\)) # (\datapath|riscv_ir|data\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000000011101110000000001110111000000000111011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1419_combout\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1353_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1485_combout\,
	combout => \datapath|riscv_CMP|LessThan1~1_combout\);

-- Location: MLABCELL_X15_Y33_N38
\datapath|riscv_CMP|LessThan1~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~2_combout\ = ( \datapath|riscv_regfile|data~1518_combout\ & ( \datapath|riscv_regfile|data~1452_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_regfile|WideOr1~combout\ $ (!\datapath|riscv_ir|data\(31)))) ) 
-- ) ) # ( !\datapath|riscv_regfile|data~1518_combout\ & ( \datapath|riscv_regfile|data~1452_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(31)) # (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1518_combout\ & ( !\datapath|riscv_regfile|data~1452_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(31)) # (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( 
-- !\datapath|riscv_regfile|data~1518_combout\ & ( !\datapath|riscv_regfile|data~1452_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110000000000111111000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(31),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1518_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1452_combout\,
	combout => \datapath|riscv_CMP|LessThan1~2_combout\);

-- Location: LABCELL_X22_Y30_N12
\datapath|riscv_CMP|Equal0~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|Equal0~4_combout\ = ( !\control|cmpmux_sel~0_combout\ & ( \datapath|riscv_regfile|data~1551_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ $ (!\datapath|riscv_ir|data\(31)) ) ) ) # ( !\control|cmpmux_sel~0_combout\ & ( 
-- !\datapath|riscv_regfile|data~1551_combout\ & ( \datapath|riscv_ir|data\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000001111111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	datae => \control|ALT_INV_cmpmux_sel~0_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1551_combout\,
	combout => \datapath|riscv_CMP|Equal0~4_combout\);

-- Location: LABCELL_X27_Y32_N38
\datapath|riscv_CMP|LessThan1~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~3_combout\ = ( \datapath|riscv_regfile|data~1881_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ & (\datapath|riscv_ir|data\(31))) # (\datapath|riscv_regfile|WideOr1~combout\ & 
-- ((!\datapath|riscv_ir|data\(31)) # (!\datapath|riscv_regfile|data~1947_combout\))))) ) ) # ( !\datapath|riscv_regfile|data~1881_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_regfile|WideOr1~combout\ & 
-- \datapath|riscv_regfile|data~1947_combout\)) # (\datapath|riscv_ir|data\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110000001100000111000001110000011000000111000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1947_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1881_combout\,
	combout => \datapath|riscv_CMP|LessThan1~3_combout\);

-- Location: LABCELL_X27_Y32_N2
\datapath|riscv_CMP|LessThan1~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~4_combout\ = ( !\datapath|riscv_CMP|LessThan1~3_combout\ & ( (!\datapath|riscv_CMP|br_en~2_combout\ & (!\datapath|riscv_CMP|LessThan1~1_combout\ & (!\datapath|riscv_CMP|LessThan1~2_combout\ & 
-- !\datapath|riscv_CMP|Equal0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_br_en~2_combout\,
	datab => \datapath|riscv_CMP|ALT_INV_LessThan1~1_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~2_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_Equal0~4_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~3_combout\,
	combout => \datapath|riscv_CMP|LessThan1~4_combout\);

-- Location: LABCELL_X27_Y31_N38
\datapath|riscv_CMP|br_en~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~9_combout\ = ( \datapath|riscv_CMP|br_en~1_combout\ & ( \datapath|riscv_CMP|LessThan1~4_combout\ & ( ((\datapath|riscv_CMP|br_en~7_combout\ & (!\datapath|riscv_CMP|br_en~5_combout\ & \datapath|riscv_CMP|br_en~3_combout\))) # 
-- (\datapath|riscv_CMP|br_en~8_combout\) ) ) ) # ( !\datapath|riscv_CMP|br_en~1_combout\ & ( \datapath|riscv_CMP|LessThan1~4_combout\ & ( \datapath|riscv_CMP|br_en~8_combout\ ) ) ) # ( \datapath|riscv_CMP|br_en~1_combout\ & ( 
-- !\datapath|riscv_CMP|LessThan1~4_combout\ & ( \datapath|riscv_CMP|br_en~8_combout\ ) ) ) # ( !\datapath|riscv_CMP|br_en~1_combout\ & ( !\datapath|riscv_CMP|LessThan1~4_combout\ & ( \datapath|riscv_CMP|br_en~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_br_en~7_combout\,
	datab => \datapath|riscv_CMP|ALT_INV_br_en~5_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_br_en~3_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_br_en~8_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_br_en~1_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~4_combout\,
	combout => \datapath|riscv_CMP|br_en~9_combout\);

-- Location: LABCELL_X27_Y29_N14
\datapath|riscv_CMP|br_en~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~10_combout\ = ( \control|state.s_SLTI~q\ & ( !\control|state.s_SLTIU~q\ ) ) # ( !\control|state.s_SLTI~q\ & ( (!\datapath|riscv_ir|data\(13) & !\control|state.s_SLTIU~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(13),
	datac => \control|ALT_INV_state.s_SLTIU~q\,
	dataf => \control|ALT_INV_state.s_SLTI~q\,
	combout => \datapath|riscv_CMP|br_en~10_combout\);

-- Location: LABCELL_X16_Y31_N2
\datapath|riscv_CMP|LessThan1~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~10_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & (\datapath|riscv_ir|data\(23) & !\datapath|riscv_regfile|data~1716_combout\)) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & 
-- ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(23),
	datad => \datapath|riscv_regfile|ALT_INV_data~1716_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_CMP|LessThan1~10_combout\);

-- Location: MLABCELL_X24_Y35_N2
\datapath|riscv_regfile|reg_a[5]~5\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[5]~5_combout\ = ( \datapath|riscv_regfile|data~2079_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_data~2079_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[5]~5_combout\);

-- Location: LABCELL_X16_Y31_N38
\datapath|riscv_regfile|reg_a[4]~4\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[4]~4_combout\ = ( \datapath|riscv_regfile|data~2013_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_data~2013_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[4]~4_combout\);

-- Location: LABCELL_X16_Y31_N6
\datapath|riscv_CMP|LessThan1~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~11_combout\ = ( \datapath|riscv_regfile|reg_a[5]~5_combout\ & ( \datapath|riscv_regfile|reg_a[4]~4_combout\ & ( (\datapath|riscv_CMP|LessThan1~10_combout\ & (((\datapath|riscv_ir|data\(24) & \datapath|riscv_ir|data\(25))) # 
-- (\control|cmpmux_sel~0_combout\))) ) ) ) # ( !\datapath|riscv_regfile|reg_a[5]~5_combout\ & ( \datapath|riscv_regfile|reg_a[4]~4_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_ir|data\(24) & \datapath|riscv_CMP|LessThan1~10_combout\)) 
-- # (\datapath|riscv_ir|data\(25)))) # (\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_CMP|LessThan1~10_combout\)))) ) ) ) # ( \datapath|riscv_regfile|reg_a[5]~5_combout\ & ( !\datapath|riscv_regfile|reg_a[4]~4_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & (\datapath|riscv_ir|data\(25) & ((\datapath|riscv_CMP|LessThan1~10_combout\) # (\datapath|riscv_ir|data\(24))))) # (\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_CMP|LessThan1~10_combout\)))) ) ) ) # ( 
-- !\datapath|riscv_regfile|reg_a[5]~5_combout\ & ( !\datapath|riscv_regfile|reg_a[4]~4_combout\ & ( ((!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(25)) # (\datapath|riscv_ir|data\(24))))) # (\datapath|riscv_CMP|LessThan1~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100110011000001110011001100011111001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(24),
	datab => \datapath|riscv_CMP|ALT_INV_LessThan1~10_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(25),
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_reg_a[5]~5_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[4]~4_combout\,
	combout => \datapath|riscv_CMP|LessThan1~11_combout\);

-- Location: LABCELL_X25_Y30_N16
\datapath|riscv_CMP|LessThan1~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~12_combout\ = ( \datapath|riscv_ir|data\(26) & ( \datapath|riscv_regfile|data~1980DUPLICATE_combout\ & ( (!\control|cmpmux_sel~0_combout\ & !\datapath|riscv_regfile|WideOr1~combout\) ) ) ) # ( \datapath|riscv_ir|data\(26) & ( 
-- !\datapath|riscv_regfile|data~1980DUPLICATE_combout\ & ( !\control|cmpmux_sel~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_ir|ALT_INV_data\(26),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1980DUPLICATE_combout\,
	combout => \datapath|riscv_CMP|LessThan1~12_combout\);

-- Location: LABCELL_X25_Y30_N36
\datapath|riscv_CMP|LessThan1~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~13_combout\ = ( \datapath|riscv_regfile|data~1683_combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_regfile|WideOr1~combout\ & ((\datapath|riscv_ir|data\(28)) # 
-- (\datapath|riscv_ir|data\(29))))) ) ) ) # ( !\datapath|riscv_regfile|data~1683_combout\ & ( \datapath|riscv_regfile|data~1617_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (((!\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_ir|data\(28))) # 
-- (\datapath|riscv_ir|data\(29)))) ) ) ) # ( \datapath|riscv_regfile|data~1683_combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\ & ((\datapath|riscv_ir|data\(28)) # 
-- (\datapath|riscv_ir|data\(29)))) # (\datapath|riscv_regfile|WideOr1~combout\ & (\datapath|riscv_ir|data\(29) & \datapath|riscv_ir|data\(28))))) ) ) ) # ( !\datapath|riscv_regfile|data~1683_combout\ & ( !\datapath|riscv_regfile|data~1617_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(28)) # (\datapath|riscv_ir|data\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010001000101000001010100010100000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(29),
	datad => \datapath|riscv_ir|ALT_INV_data\(28),
	datae => \datapath|riscv_regfile|ALT_INV_data~1683_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1617_combout\,
	combout => \datapath|riscv_CMP|LessThan1~13_combout\);

-- Location: LABCELL_X25_Y30_N4
\datapath|riscv_CMP|LessThan1~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~14_combout\ = ( !\datapath|riscv_CMP|LessThan1~13_combout\ & ( \datapath|riscv_CMP|LessThan1~5_combout\ ) ) # ( !\datapath|riscv_CMP|LessThan1~13_combout\ & ( !\datapath|riscv_CMP|LessThan1~5_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|reg_a[7]~7_combout\ & (!\datapath|riscv_ir|data\(27) & !\datapath|riscv_CMP|LessThan1~12_combout\)) # (\datapath|riscv_regfile|reg_a[7]~7_combout\ & ((!\datapath|riscv_ir|data\(27)) # 
-- (!\datapath|riscv_CMP|LessThan1~12_combout\))))) # (\control|cmpmux_sel~0_combout\ & (((!\datapath|riscv_CMP|LessThan1~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100100000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_reg_a[7]~7_combout\,
	datac => \datapath|riscv_ir|ALT_INV_data\(27),
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~12_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_LessThan1~13_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~5_combout\,
	combout => \datapath|riscv_CMP|LessThan1~14_combout\);

-- Location: LABCELL_X13_Y31_N30
\datapath|riscv_CMP|LessThan1~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~7_combout\ = ( !\datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1815_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(20)) ) ) ) # ( \datapath|riscv_regfile|WideOr1~combout\ & 
-- ( !\datapath|riscv_regfile|data~1815_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(20)) ) ) ) # ( !\datapath|riscv_regfile|WideOr1~combout\ & ( !\datapath|riscv_regfile|data~1815_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_ir|data\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(20),
	datae => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1815_combout\,
	combout => \datapath|riscv_CMP|LessThan1~7_combout\);

-- Location: LABCELL_X16_Y31_N30
\datapath|riscv_CMP|LessThan1~6DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\ = ( \datapath|riscv_ir|data\(25) & ( \datapath|riscv_regfile|data~2079_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\) # 
-- (!\datapath|riscv_regfile|data~2013_combout\ $ (!\datapath|riscv_ir|data\(24))))) ) ) ) # ( !\datapath|riscv_ir|data\(25) & ( \datapath|riscv_regfile|data~2079_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(24)) # 
-- (\datapath|riscv_regfile|WideOr1~combout\))) ) ) ) # ( \datapath|riscv_ir|data\(25) & ( !\datapath|riscv_regfile|data~2079_combout\ & ( !\control|cmpmux_sel~0_combout\ ) ) ) # ( !\datapath|riscv_ir|data\(25) & ( !\datapath|riscv_regfile|data~2079_combout\ 
-- & ( (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_ir|data\(24) $ (((!\datapath|riscv_regfile|WideOr1~combout\) # (!\datapath|riscv_regfile|data~2013_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101000101010101010101000100010101010101000101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~2013_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(24),
	datae => \datapath|riscv_ir|ALT_INV_data\(25),
	dataf => \datapath|riscv_regfile|ALT_INV_data~2079_combout\,
	combout => \datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\);

-- Location: MLABCELL_X21_Y33_N4
\datapath|riscv_CMP|LessThan1~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~8_combout\ = ( \datapath|riscv_regfile|data~1782_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ & ( (\datapath|riscv_ir|data\(21) & (!\datapath|riscv_regfile|data~1749_combout\ & (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_ir|data\(22)))) ) ) ) # ( !\datapath|riscv_regfile|data~1782_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & (((\datapath|riscv_ir|data\(21) & !\datapath|riscv_regfile|data~1749_combout\)) # 
-- (\datapath|riscv_ir|data\(22)))) ) ) ) # ( \datapath|riscv_regfile|data~1782_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(22)) # (\datapath|riscv_ir|data\(21)))) ) ) ) # ( 
-- !\datapath|riscv_regfile|data~1782_combout\ & ( !\datapath|riscv_regfile|WideOr1~combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(22)) # (\datapath|riscv_ir|data\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000001000000111100000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(21),
	datab => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(22),
	datae => \datapath|riscv_regfile|ALT_INV_data~1782_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_CMP|LessThan1~8_combout\);

-- Location: LABCELL_X16_Y31_N24
\datapath|riscv_CMP|LessThan1~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~9_combout\ = ( \datapath|riscv_CMP|br_en~4_combout\ & ( \datapath|riscv_CMP|LessThan1~8_combout\ & ( (!\datapath|riscv_CMP|Equal0~5_combout\ & !\datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\) ) ) ) # ( 
-- !\datapath|riscv_CMP|br_en~4_combout\ & ( \datapath|riscv_CMP|LessThan1~8_combout\ & ( (!\datapath|riscv_CMP|Equal0~5_combout\ & !\datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\) ) ) ) # ( !\datapath|riscv_CMP|br_en~4_combout\ & ( 
-- !\datapath|riscv_CMP|LessThan1~8_combout\ & ( (!\datapath|riscv_CMP|Equal0~5_combout\ & (\datapath|riscv_CMP|LessThan1~7_combout\ & !\datapath|riscv_CMP|LessThan1~6DUPLICATE_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_Equal0~5_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~7_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~6DUPLICATE_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_br_en~4_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~8_combout\,
	combout => \datapath|riscv_CMP|LessThan1~9_combout\);

-- Location: MLABCELL_X26_Y31_N20
\datapath|riscv_CMP|LessThan1~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~15_combout\ = ( \datapath|riscv_CMP|LessThan1~14_combout\ & ( \datapath|riscv_CMP|LessThan1~9_combout\ & ( (\datapath|riscv_CMP|br_en~3_combout\ & (!\datapath|riscv_CMP|br_en~5_combout\ & 
-- \datapath|riscv_CMP|LessThan1~4_combout\)) ) ) ) # ( !\datapath|riscv_CMP|LessThan1~14_combout\ & ( \datapath|riscv_CMP|LessThan1~9_combout\ & ( (!\datapath|riscv_CMP|br_en~5_combout\ & \datapath|riscv_CMP|LessThan1~4_combout\) ) ) ) # ( 
-- \datapath|riscv_CMP|LessThan1~14_combout\ & ( !\datapath|riscv_CMP|LessThan1~9_combout\ & ( (\datapath|riscv_CMP|br_en~3_combout\ & (!\datapath|riscv_CMP|br_en~5_combout\ & (\datapath|riscv_CMP|LessThan1~11_combout\ & 
-- \datapath|riscv_CMP|LessThan1~4_combout\))) ) ) ) # ( !\datapath|riscv_CMP|LessThan1~14_combout\ & ( !\datapath|riscv_CMP|LessThan1~9_combout\ & ( (!\datapath|riscv_CMP|br_en~5_combout\ & \datapath|riscv_CMP|LessThan1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000000000010000000000110011000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_br_en~3_combout\,
	datab => \datapath|riscv_CMP|ALT_INV_br_en~5_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~11_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~4_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_LessThan1~14_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~9_combout\,
	combout => \datapath|riscv_CMP|LessThan1~15_combout\);

-- Location: LABCELL_X25_Y30_N28
\datapath|riscv_CMP|LessThan1~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~17_combout\ = ( \datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( \datapath|riscv_regfile|data~1584_combout\ & ( (!\datapath|riscv_regfile|WideOr1~combout\ & (!\control|cmpmux_sel~0_combout\ & 
-- ((\datapath|riscv_ir|data\(30)) # (\datapath|riscv_ir|data\(31))))) ) ) ) # ( !\datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( \datapath|riscv_regfile|data~1584_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- (((!\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_ir|data\(30))) # (\datapath|riscv_ir|data\(31)))) ) ) ) # ( \datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( !\datapath|riscv_regfile|data~1584_combout\ & ( 
-- (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_ir|data\(31) & (!\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_ir|data\(30))) # (\datapath|riscv_ir|data\(31) & ((!\datapath|riscv_regfile|WideOr1~combout\) # 
-- (\datapath|riscv_ir|data\(30)))))) ) ) ) # ( !\datapath|riscv_regfile|data~1650DUPLICATE_combout\ & ( !\datapath|riscv_regfile|data~1584_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((\datapath|riscv_ir|data\(30)) # (\datapath|riscv_ir|data\(31)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010000001101000001010000110100000100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(30),
	datae => \datapath|riscv_regfile|ALT_INV_data~1650DUPLICATE_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1584_combout\,
	combout => \datapath|riscv_CMP|LessThan1~17_combout\);

-- Location: LABCELL_X25_Y32_N36
\datapath|riscv_CMP|LessThan1~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~19_combout\ = ( \datapath|riscv_regfile|data~1848_combout\ & ( \datapath|riscv_regfile|data~1914_combout\ & ( (\datapath|riscv_ir|data\(31) & (!\datapath|riscv_regfile|WideOr1~combout\ & !\control|cmpmux_sel~0_combout\)) ) ) 
-- ) # ( !\datapath|riscv_regfile|data~1848_combout\ & ( \datapath|riscv_regfile|data~1914_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) ) # ( \datapath|riscv_regfile|data~1848_combout\ & ( 
-- !\datapath|riscv_regfile|data~1914_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) ) # ( !\datapath|riscv_regfile|data~1848_combout\ & ( !\datapath|riscv_regfile|data~1914_combout\ & ( (\datapath|riscv_ir|data\(31) & 
-- !\control|cmpmux_sel~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1848_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1914_combout\,
	combout => \datapath|riscv_CMP|LessThan1~19_combout\);

-- Location: MLABCELL_X26_Y33_N14
\datapath|riscv_CMP|LessThan1~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~20_combout\ = ( \datapath|riscv_regfile|data~1881_combout\ & ( \datapath|riscv_regfile|data~1947_combout\ & ( (!\datapath|riscv_regfile|WideOr1~combout\ & (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31))) ) ) 
-- ) # ( !\datapath|riscv_regfile|data~1881_combout\ & ( \datapath|riscv_regfile|data~1947_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) ) # ( \datapath|riscv_regfile|data~1881_combout\ & ( 
-- !\datapath|riscv_regfile|data~1947_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) ) # ( !\datapath|riscv_regfile|data~1881_combout\ & ( !\datapath|riscv_regfile|data~1947_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_ir|data\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	datae => \datapath|riscv_regfile|ALT_INV_data~1881_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1947_combout\,
	combout => \datapath|riscv_CMP|LessThan1~20_combout\);

-- Location: LABCELL_X27_Y32_N22
\datapath|riscv_CMP|LessThan1~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~21_combout\ = ( !\datapath|riscv_CMP|Equal0~4_combout\ & ( \datapath|riscv_CMP|LessThan1~20_combout\ & ( (!\datapath|riscv_CMP|LessThan1~1_combout\ & (!\datapath|riscv_CMP|LessThan1~2_combout\ & 
-- ((!\datapath|riscv_CMP|br_en~2_combout\) # (\datapath|riscv_CMP|LessThan1~19_combout\)))) ) ) ) # ( !\datapath|riscv_CMP|Equal0~4_combout\ & ( !\datapath|riscv_CMP|LessThan1~20_combout\ & ( (\datapath|riscv_CMP|LessThan1~19_combout\ & 
-- (!\datapath|riscv_CMP|LessThan1~1_combout\ & !\datapath|riscv_CMP|LessThan1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000000000011010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_LessThan1~19_combout\,
	datab => \datapath|riscv_CMP|ALT_INV_br_en~2_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~1_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~2_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_Equal0~4_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~20_combout\,
	combout => \datapath|riscv_CMP|LessThan1~21_combout\);

-- Location: LABCELL_X27_Y32_N0
\datapath|riscv_regfile|reg_a[20]~20\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[20]~20_combout\ = ( \datapath|riscv_regfile|data~1353_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1353_combout\,
	combout => \datapath|riscv_regfile|reg_a[20]~20_combout\);

-- Location: LABCELL_X27_Y32_N10
\datapath|riscv_regfile|reg_a[21]~21\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[21]~21_combout\ = ( \datapath|riscv_regfile|data~1419_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1419_combout\,
	combout => \datapath|riscv_regfile|reg_a[21]~21_combout\);

-- Location: LABCELL_X27_Y32_N34
\datapath|riscv_regfile|reg_a[18]~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[18]~18_combout\ = ( \datapath|riscv_regfile|data~1485_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1485_combout\,
	combout => \datapath|riscv_regfile|reg_a[18]~18_combout\);

-- Location: LABCELL_X27_Y32_N32
\datapath|riscv_regfile|reg_a[19]~19\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[19]~19_combout\ = ( \datapath|riscv_regfile|data~1551_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1551_combout\,
	combout => \datapath|riscv_regfile|reg_a[19]~19_combout\);

-- Location: LABCELL_X27_Y32_N24
\datapath|riscv_CMP|LessThan1~18\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~18_combout\ = ( \datapath|riscv_regfile|reg_a[18]~18_combout\ & ( \datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (\datapath|riscv_ir|data\(31) & 
-- ((!\datapath|riscv_regfile|reg_a[20]~20_combout\) # (!\datapath|riscv_regfile|reg_a[21]~21_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|reg_a[18]~18_combout\ & ( \datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- \datapath|riscv_ir|data\(31)) ) ) ) # ( \datapath|riscv_regfile|reg_a[18]~18_combout\ & ( !\datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) ) # ( 
-- !\datapath|riscv_regfile|reg_a[18]~18_combout\ & ( !\datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_regfile|ALT_INV_reg_a[20]~20_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_reg_a[21]~21_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_reg_a[18]~18_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[19]~19_combout\,
	combout => \datapath|riscv_CMP|LessThan1~18_combout\);

-- Location: LABCELL_X27_Y32_N8
\datapath|riscv_regfile|reg_a[16]~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[16]~16_combout\ = ( \datapath|riscv_regfile|data~1452_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1452_combout\,
	combout => \datapath|riscv_regfile|reg_a[16]~16_combout\);

-- Location: LABCELL_X27_Y32_N12
\datapath|riscv_regfile|reg_a[17]~17\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[17]~17_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1518_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1518_combout\,
	combout => \datapath|riscv_regfile|reg_a[17]~17_combout\);

-- Location: LABCELL_X27_Y32_N18
\datapath|riscv_CMP|LessThan1~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~16_combout\ = ( \datapath|riscv_regfile|reg_a[17]~17_combout\ & ( \datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (\datapath|riscv_ir|data\(31) & (!\datapath|riscv_CMP|LessThan1~1_combout\ 
-- & !\datapath|riscv_regfile|reg_a[16]~16_combout\))) ) ) ) # ( !\datapath|riscv_regfile|reg_a[17]~17_combout\ & ( \datapath|riscv_regfile|reg_a[19]~19_combout\ & ( (!\control|cmpmux_sel~0_combout\ & (\datapath|riscv_ir|data\(31) & 
-- !\datapath|riscv_CMP|LessThan1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_cmpmux_sel~0_combout\,
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~1_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_reg_a[16]~16_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_reg_a[17]~17_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[19]~19_combout\,
	combout => \datapath|riscv_CMP|LessThan1~16_combout\);

-- Location: LABCELL_X27_Y32_N6
\datapath|riscv_CMP|LessThan1~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~22_combout\ = ( !\datapath|riscv_CMP|LessThan1~16_combout\ & ( \datapath|riscv_CMP|LessThan1~4_combout\ & ( (!\datapath|riscv_CMP|LessThan1~17_combout\ & (!\datapath|riscv_CMP|LessThan1~21_combout\ & 
-- !\datapath|riscv_CMP|LessThan1~18_combout\)) ) ) ) # ( !\datapath|riscv_CMP|LessThan1~16_combout\ & ( !\datapath|riscv_CMP|LessThan1~4_combout\ & ( (!\datapath|riscv_CMP|LessThan1~21_combout\ & !\datapath|riscv_CMP|LessThan1~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_CMP|ALT_INV_LessThan1~17_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~21_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~18_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_LessThan1~16_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~4_combout\,
	combout => \datapath|riscv_CMP|LessThan1~22_combout\);

-- Location: LABCELL_X16_Y30_N18
\datapath|riscv_regfile|reg_a[23]~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[23]~23_combout\ = ( \datapath|riscv_regfile|data~1386_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1386_combout\,
	combout => \datapath|riscv_regfile|reg_a[23]~23_combout\);

-- Location: MLABCELL_X26_Y35_N10
\datapath|riscv_regfile|reg_a[24]~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[24]~24_combout\ = ( \datapath|riscv_regfile|data~1221_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1221_combout\,
	combout => \datapath|riscv_regfile|reg_a[24]~24_combout\);

-- Location: MLABCELL_X26_Y35_N12
\datapath|riscv_CMP|LessThan1~23\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~23_combout\ = ( \datapath|riscv_regfile|data~1188_combout\ & ( \datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|riscv_ir|data\(31) & (!\control|cmpmux_sel~0_combout\ & ((!\datapath|riscv_regfile|WideOr1~combout\) # 
-- (!\datapath|riscv_regfile|data~1056_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1188_combout\ & ( \datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1188_combout\ & ( !\datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) ) # ( !\datapath|riscv_regfile|data~1188_combout\ & ( 
-- !\datapath|riscv_regfile|data~1254_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1056_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1188_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1254_combout\,
	combout => \datapath|riscv_CMP|LessThan1~23_combout\);

-- Location: LABCELL_X22_Y34_N6
\datapath|riscv_regfile|reg_a[25]~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[25]~25_combout\ = (\datapath|riscv_regfile|data~1287_combout\ & \datapath|riscv_regfile|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_data~1287_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[25]~25_combout\);

-- Location: MLABCELL_X26_Y35_N20
\datapath|riscv_CMP|LessThan1~24\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~24_combout\ = ( !\datapath|riscv_CMP|LessThan1~23_combout\ & ( \datapath|riscv_regfile|reg_a[25]~25_combout\ & ( (!\datapath|riscv_ir|data\(31)) # (((\datapath|riscv_CMP|LessThan1~0_combout\) # 
-- (\datapath|riscv_regfile|reg_a[24]~24_combout\)) # (\control|cmpmux_sel~0_combout\)) ) ) ) # ( !\datapath|riscv_CMP|LessThan1~23_combout\ & ( !\datapath|riscv_regfile|reg_a[25]~25_combout\ & ( (!\datapath|riscv_ir|data\(31)) # 
-- ((\datapath|riscv_CMP|LessThan1~0_combout\) # (\control|cmpmux_sel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111000000000000000010111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_reg_a[24]~24_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~0_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_LessThan1~23_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[25]~25_combout\,
	combout => \datapath|riscv_CMP|LessThan1~24_combout\);

-- Location: MLABCELL_X26_Y35_N8
\datapath|riscv_CMP|br_en~6\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~6_combout\ = ( !\datapath|riscv_CMP|Equal0~3_combout\ & ( (!\datapath|riscv_CMP|LessThan1~0_combout\ & !\datapath|riscv_CMP|Equal0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_CMP|ALT_INV_LessThan1~0_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_Equal0~2_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_Equal0~3_combout\,
	combout => \datapath|riscv_CMP|br_en~6_combout\);

-- Location: LABCELL_X13_Y34_N26
\datapath|riscv_regfile|reg_a[22]~22\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[22]~22_combout\ = ( \datapath|riscv_regfile|data~1320_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1320_combout\,
	combout => \datapath|riscv_regfile|reg_a[22]~22_combout\);

-- Location: MLABCELL_X26_Y35_N18
\datapath|riscv_CMP|LessThan1~25\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~25_combout\ = ( \datapath|riscv_CMP|br_en~6_combout\ & ( \datapath|riscv_regfile|reg_a[22]~22_combout\ & ( (\datapath|riscv_CMP|LessThan1~24_combout\ & ((!\datapath|riscv_ir|data\(31)) # 
-- ((\datapath|riscv_regfile|reg_a[23]~23_combout\) # (\control|cmpmux_sel~0_combout\)))) ) ) ) # ( !\datapath|riscv_CMP|br_en~6_combout\ & ( \datapath|riscv_regfile|reg_a[22]~22_combout\ & ( \datapath|riscv_CMP|LessThan1~24_combout\ ) ) ) # ( 
-- \datapath|riscv_CMP|br_en~6_combout\ & ( !\datapath|riscv_regfile|reg_a[22]~22_combout\ & ( (\datapath|riscv_CMP|LessThan1~24_combout\ & ((!\datapath|riscv_ir|data\(31)) # (\control|cmpmux_sel~0_combout\))) ) ) ) # ( !\datapath|riscv_CMP|br_en~6_combout\ 
-- & ( !\datapath|riscv_regfile|reg_a[22]~22_combout\ & ( \datapath|riscv_CMP|LessThan1~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001011101100000000111111110000000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(31),
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_reg_a[23]~23_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~24_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_br_en~6_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[22]~22_combout\,
	combout => \datapath|riscv_CMP|LessThan1~25_combout\);

-- Location: LABCELL_X13_Y34_N2
\datapath|riscv_regfile|reg_a[29]~29\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[29]~29_combout\ = ( \datapath|riscv_regfile|data~1122_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1122_combout\,
	combout => \datapath|riscv_regfile|reg_a[29]~29_combout\);

-- Location: LABCELL_X13_Y34_N38
\datapath|riscv_regfile|reg_a[30]~30\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[30]~30_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1089_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_data~1089_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[30]~30_combout\);

-- Location: LABCELL_X13_Y34_N18
\datapath|riscv_CMP|LessThan1~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~26_combout\ = ( \datapath|riscv_regfile|reg_a[30]~30_combout\ & ( (\datapath|riscv_regfile|reg_a[31]~31_combout\ & (!\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_regfile|reg_a[29]~29_combout\ & 
-- \datapath|riscv_ir|data\(31)))) ) ) # ( !\datapath|riscv_regfile|reg_a[30]~30_combout\ & ( (\datapath|riscv_regfile|reg_a[31]~31_combout\ & (!\control|cmpmux_sel~0_combout\ & \datapath|riscv_ir|data\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_reg_a[31]~31_combout\,
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_regfile|ALT_INV_reg_a[29]~29_combout\,
	datad => \datapath|riscv_ir|ALT_INV_data\(31),
	dataf => \datapath|riscv_regfile|ALT_INV_reg_a[30]~30_combout\,
	combout => \datapath|riscv_CMP|LessThan1~26_combout\);

-- Location: MLABCELL_X26_Y31_N24
\datapath|riscv_CMP|LessThan1~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~27_combout\ = ( \datapath|riscv_CMP|LessThan1~25_combout\ & ( \datapath|riscv_CMP|LessThan1~26_combout\ ) ) # ( !\datapath|riscv_CMP|LessThan1~25_combout\ & ( \datapath|riscv_CMP|LessThan1~26_combout\ ) ) # ( 
-- \datapath|riscv_CMP|LessThan1~25_combout\ & ( !\datapath|riscv_CMP|LessThan1~26_combout\ & ( (!\datapath|riscv_CMP|br_en~0_combout\ & (\datapath|riscv_CMP|br_en~1_combout\ & ((!\datapath|riscv_CMP|LessThan1~22_combout\) # 
-- (\datapath|riscv_CMP|LessThan1~15_combout\)))) ) ) ) # ( !\datapath|riscv_CMP|LessThan1~25_combout\ & ( !\datapath|riscv_CMP|LessThan1~26_combout\ & ( !\datapath|riscv_CMP|br_en~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001000100000001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_CMP|ALT_INV_br_en~0_combout\,
	datab => \datapath|riscv_CMP|ALT_INV_br_en~1_combout\,
	datac => \datapath|riscv_CMP|ALT_INV_LessThan1~15_combout\,
	datad => \datapath|riscv_CMP|ALT_INV_LessThan1~22_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_LessThan1~25_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~26_combout\,
	combout => \datapath|riscv_CMP|LessThan1~27_combout\);

-- Location: LABCELL_X22_Y34_N22
\datapath|riscv_CMP|LessThan1~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|LessThan1~28_combout\ = ( !\datapath|riscv_regfile|reg_a[31]~31_combout\ & ( (\datapath|riscv_ir|data\(31) & !\control|cmpmux_sel~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_ir|ALT_INV_data\(31),
	datac => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_reg_a[31]~31_combout\,
	combout => \datapath|riscv_CMP|LessThan1~28_combout\);

-- Location: MLABCELL_X26_Y31_N28
\datapath|riscv_CMP|br_en~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_CMP|br_en~11_combout\ = ( !\datapath|riscv_CMP|br_en~10_combout\ & ( (!\control|cmpmux_sel~0_combout\ & ((((\datapath|riscv_CMP|LessThan1~27_combout\) # (\datapath|riscv_CMP|LessThan1~28_combout\))))) # (\control|cmpmux_sel~0_combout\ & 
-- (\datapath|riscv_ir|data\(14) & (!\datapath|riscv_ir|data\(12) $ (((!\datapath|riscv_CMP|LessThan1~28_combout\ & !\datapath|riscv_CMP|LessThan1~27_combout\)))))) ) ) # ( \datapath|riscv_CMP|br_en~10_combout\ & ( (!\control|cmpmux_sel~0_combout\ & 
-- ((((\datapath|riscv_CMP|LessThan1~27_combout\) # (\datapath|riscv_CMP|br_en~9_combout\))))) # (\control|cmpmux_sel~0_combout\ & (!\datapath|riscv_ir|data\(12) $ (((!\datapath|riscv_CMP|br_en~9_combout\ & ((!\datapath|riscv_ir|data\(14)) # 
-- (!\datapath|riscv_CMP|LessThan1~27_combout\))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100010010000011110101101011111111001000101111111101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(12),
	datab => \datapath|riscv_ir|ALT_INV_data\(14),
	datac => \datapath|riscv_CMP|ALT_INV_br_en~9_combout\,
	datad => \control|ALT_INV_cmpmux_sel~0_combout\,
	datae => \datapath|riscv_CMP|ALT_INV_br_en~10_combout\,
	dataf => \datapath|riscv_CMP|ALT_INV_LessThan1~27_combout\,
	datag => \datapath|riscv_CMP|ALT_INV_LessThan1~28_combout\,
	combout => \datapath|riscv_CMP|br_en~11_combout\);

-- Location: MLABCELL_X26_Y31_N36
\datapath|regfilemux|f[0]~38\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[0]~38_combout\ = ( \control|state.s_LUI~q\ & ( \datapath|riscv_CMP|br_en~11_combout\ & ( (\datapath|riscv_MDR|data\(0) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( 
-- \datapath|riscv_CMP|br_en~11_combout\ & ( (!\control|state.s_ldr2~q\ & (!\control|cmpmux_sel~0_combout\)) # (\control|state.s_ldr2~q\ & ((\datapath|riscv_MDR|data\(0)))) ) ) ) # ( \control|state.s_LUI~q\ & ( !\datapath|riscv_CMP|br_en~11_combout\ & ( 
-- (\datapath|riscv_MDR|data\(0) & ((!\control|cmpmux_sel~0_combout\) # (\control|state.s_ldr2~q\))) ) ) ) # ( !\control|state.s_LUI~q\ & ( !\datapath|riscv_CMP|br_en~11_combout\ & ( (\control|state.s_ldr2~q\ & \datapath|riscv_MDR|data\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011010000110110001101100011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_state.s_ldr2~q\,
	datab => \control|ALT_INV_cmpmux_sel~0_combout\,
	datac => \datapath|riscv_MDR|ALT_INV_data\(0),
	datae => \control|ALT_INV_state.s_LUI~q\,
	dataf => \datapath|riscv_CMP|ALT_INV_br_en~11_combout\,
	combout => \datapath|regfilemux|f[0]~38_combout\);

-- Location: MLABCELL_X24_Y33_N12
\datapath|riscv_ALU|f~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|f~0_combout\ = ( \datapath|alumux2|f[0]~5_combout\ & ( \datapath|alumux1|f[0]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	datae => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	combout => \datapath|riscv_ALU|f~0_combout\);

-- Location: LABCELL_X19_Y35_N28
\datapath|riscv_ALU|ShiftLeft0~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftLeft0~2_combout\ = ( \datapath|alumux1|f[0]~7_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & \datapath|riscv_ALU|ShiftLeft0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	combout => \datapath|riscv_ALU|ShiftLeft0~2_combout\);

-- Location: LABCELL_X16_Y33_N0
\datapath|riscv_ALU|ShiftRight0~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~14_combout\ = ( \datapath|alumux2|f[0]~5_combout\ & ( \datapath|alumux1|f[1]~5_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\) # (\datapath|alumux1|f[3]~4_combout\) ) ) ) # ( !\datapath|alumux2|f[0]~5_combout\ & ( 
-- \datapath|alumux1|f[1]~5_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[0]~7_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[2]~6_combout\)) ) ) ) # ( \datapath|alumux2|f[0]~5_combout\ & ( 
-- !\datapath|alumux1|f[1]~5_combout\ & ( (\datapath|alumux2|f[1]~6_combout\ & \datapath|alumux1|f[3]~4_combout\) ) ) ) # ( !\datapath|alumux2|f[0]~5_combout\ & ( !\datapath|alumux1|f[1]~5_combout\ & ( (!\datapath|alumux2|f[1]~6_combout\ & 
-- ((\datapath|alumux1|f[0]~7_combout\))) # (\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[2]~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[2]~6_combout\,
	datab => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datac => \datapath|alumux1|ALT_INV_f[3]~4_combout\,
	datad => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	datae => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[1]~5_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~14_combout\);

-- Location: MLABCELL_X24_Y36_N30
\datapath|riscv_ALU|ShiftRight1~8DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ = ( \datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\) # ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\)))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( \datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((!\datapath|alumux2|f[1]~6_combout\)))) # 
-- (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) ) # ( \datapath|alumux1|f[14]~8_combout\ & ( 
-- !\datapath|alumux1|f[12]~9_combout\ & ( (!\datapath|alumux2|f[0]~5_combout\ & (((\datapath|alumux2|f[1]~6_combout\)))) # (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & (\datapath|alumux1|f[13]~11_combout\)) # 
-- (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) ) # ( !\datapath|alumux1|f[14]~8_combout\ & ( !\datapath|alumux1|f[12]~9_combout\ & ( (\datapath|alumux2|f[0]~5_combout\ & ((!\datapath|alumux2|f[1]~6_combout\ & 
-- (\datapath|alumux1|f[13]~11_combout\)) # (\datapath|alumux2|f[1]~6_combout\ & ((\datapath|alumux1|f[15]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux1|ALT_INV_f[13]~11_combout\,
	datab => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	datac => \datapath|alumux2|ALT_INV_f[1]~6_combout\,
	datad => \datapath|alumux1|ALT_INV_f[15]~10_combout\,
	datae => \datapath|alumux1|ALT_INV_f[14]~8_combout\,
	dataf => \datapath|alumux1|ALT_INV_f[12]~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\);

-- Location: LABCELL_X25_Y34_N30
\datapath|riscv_ALU|ShiftRight0~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~15_combout\ = ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ & ( ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~14_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~9_combout\))) # (\datapath|alumux2|f[3]~3_combout\) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( \datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ & ( 
-- (!\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & ((\datapath|riscv_ALU|ShiftRight0~14_combout\)))) # (\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight1~9_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) 
-- ) ) # ( \datapath|riscv_ALU|ShiftRight1~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ & ( (!\datapath|alumux2|f[2]~8_combout\ & (((\datapath|riscv_ALU|ShiftRight0~14_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) # 
-- (\datapath|alumux2|f[2]~8_combout\ & (!\datapath|alumux2|f[3]~3_combout\ & (\datapath|riscv_ALU|ShiftRight1~9_combout\))) ) ) ) # ( !\datapath|riscv_ALU|ShiftRight1~7_combout\ & ( !\datapath|riscv_ALU|ShiftRight1~8DUPLICATE_combout\ & ( 
-- (!\datapath|alumux2|f[3]~3_combout\ & ((!\datapath|alumux2|f[2]~8_combout\ & ((\datapath|riscv_ALU|ShiftRight0~14_combout\))) # (\datapath|alumux2|f[2]~8_combout\ & (\datapath|riscv_ALU|ShiftRight1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[2]~8_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_ShiftRight1~9_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~14_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftRight1~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight1~8DUPLICATE_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~15_combout\);

-- Location: LABCELL_X25_Y34_N10
\datapath|riscv_ALU|ShiftRight0~16\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|ShiftRight0~16_combout\ = ( \datapath|riscv_ALU|ShiftRight0~9_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (((\datapath|riscv_ALU|ShiftRight0~15_combout\)))) # (\datapath|alumux2|f[4]~1_combout\ & 
-- (!\datapath|alumux2|f[3]~3_combout\ & (!\datapath|riscv_ALU|Selector23~0_combout\))) ) ) # ( !\datapath|riscv_ALU|ShiftRight0~9_combout\ & ( (!\datapath|alumux2|f[4]~1_combout\ & (((\datapath|riscv_ALU|ShiftRight0~15_combout\)))) # 
-- (\datapath|alumux2|f[4]~1_combout\ & (((!\datapath|riscv_ALU|Selector23~0_combout\)) # (\datapath|alumux2|f[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000111111011010100011111101101000000111010100100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alumux2|ALT_INV_f[4]~1_combout\,
	datab => \datapath|alumux2|ALT_INV_f[3]~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector23~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_ShiftRight0~15_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~9_combout\,
	combout => \datapath|riscv_ALU|ShiftRight0~16_combout\);

-- Location: LABCELL_X25_Y34_N24
\datapath|riscv_ALU|Selector31~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector31~0_combout\ = ( \datapath|riscv_ALU|ShiftLeft0~2_combout\ & ( \datapath|riscv_ALU|ShiftRight0~16_combout\ & ( (!\control|Selector0~3_combout\) # ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|f~0_combout\)) # 
-- (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Add1~5_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|ShiftLeft0~2_combout\ & ( \datapath|riscv_ALU|ShiftRight0~16_combout\ & ( (!\control|aluop[2]~1_combout\ & ((!\control|Selector0~3_combout\) # 
-- ((\datapath|riscv_ALU|f~0_combout\)))) # (\control|aluop[2]~1_combout\ & (\control|Selector0~3_combout\ & ((\datapath|riscv_ALU|Add1~5_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|ShiftLeft0~2_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~16_combout\ & ( 
-- (!\control|aluop[2]~1_combout\ & (\control|Selector0~3_combout\ & (\datapath|riscv_ALU|f~0_combout\))) # (\control|aluop[2]~1_combout\ & ((!\control|Selector0~3_combout\) # ((\datapath|riscv_ALU|Add1~5_sumout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|ShiftLeft0~2_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~16_combout\ & ( (\control|Selector0~3_combout\ & ((!\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|f~0_combout\)) # (\control|aluop[2]~1_combout\ & 
-- ((\datapath|riscv_ALU|Add1~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \control|ALT_INV_Selector0~3_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_f~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add1~5_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~16_combout\,
	combout => \datapath|riscv_ALU|Selector31~0_combout\);

-- Location: MLABCELL_X26_Y31_N34
\datapath|regfilemux|f[0]~39\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|regfilemux|f[0]~39_combout\ = ( \datapath|riscv_ALU|Selector31~0_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & ((\datapath|riscv_ALU|Selector31~2_combout\) # (\control|aluop[0]~0_combout\)))) # (\datapath|regfilemux|f[0]~38_combout\) ) 
-- ) # ( !\datapath|riscv_ALU|Selector31~0_combout\ & ( ((\datapath|regfilemux|f[31]~0_combout\ & \datapath|riscv_ALU|Selector31~2_combout\)) # (\datapath|regfilemux|f[0]~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100011111010111110001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regfilemux|ALT_INV_f[31]~0_combout\,
	datab => \control|ALT_INV_aluop[0]~0_combout\,
	datac => \datapath|regfilemux|ALT_INV_f[0]~38_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector31~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector31~0_combout\,
	combout => \datapath|regfilemux|f[0]~39_combout\);

-- Location: FF_X25_Y30_N7
\datapath|riscv_regfile|data~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~224_q\);

-- Location: FF_X21_Y33_N21
\datapath|riscv_regfile|data~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~192_q\);

-- Location: FF_X25_Y34_N17
\datapath|riscv_regfile|data~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~160_q\);

-- Location: FF_X24_Y34_N37
\datapath|riscv_regfile|data~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~96_q\);

-- Location: FF_X21_Y33_N9
\datapath|riscv_regfile|data~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~64_q\);

-- Location: MLABCELL_X26_Y34_N12
\datapath|riscv_regfile|data~32feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~32feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~32feeder_combout\);

-- Location: FF_X26_Y34_N13
\datapath|riscv_regfile|data~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~32feeder_combout\,
	ena => \datapath|riscv_regfile|data~2087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~32_q\);

-- Location: FF_X25_Y33_N33
\datapath|riscv_regfile|data~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~0_q\);

-- Location: MLABCELL_X21_Y33_N2
\datapath|riscv_regfile|data~1783\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1783_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~0_q\ & (!\datapath|riscv_ir|data\(17)))))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~32_q\) # (\datapath|riscv_ir|data\(17)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (((\datapath|riscv_regfile|data~64_q\ & (!\datapath|riscv_ir|data\(17)))))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_ir|data\(17)))) # (\datapath|riscv_regfile|data~96_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000110110101010101011111010101010001101101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_regfile|ALT_INV_data~96_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~64_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(17),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~32_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~0_q\,
	combout => \datapath|riscv_regfile|data~1783_combout\);

-- Location: FF_X25_Y30_N19
\datapath|riscv_regfile|data~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~128_q\);

-- Location: MLABCELL_X21_Y33_N22
\datapath|riscv_regfile|data~1787\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1787_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1783_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1783_combout\ & 
-- (\datapath|riscv_regfile|data~128_q\)) # (\datapath|riscv_regfile|data~1783_combout\ & ((\datapath|riscv_regfile|data~160_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1783_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1783_combout\ & ((\datapath|riscv_regfile|data~192_q\))) # (\datapath|riscv_regfile|data~1783_combout\ & 
-- (\datapath|riscv_regfile|data~224_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~224_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~192_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~160_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1783_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~128_q\,
	combout => \datapath|riscv_regfile|data~1787_combout\);

-- Location: FF_X26_Y28_N37
\datapath|riscv_regfile|data~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~928_q\);

-- Location: FF_X26_Y31_N23
\datapath|riscv_regfile|data~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~960_q\);

-- Location: MLABCELL_X29_Y31_N36
\datapath|riscv_regfile|data~992feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~992feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~992feeder_combout\);

-- Location: FF_X29_Y31_N37
\datapath|riscv_regfile|data~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~992feeder_combout\,
	ena => \datapath|riscv_regfile|data~2112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~992_q\);

-- Location: FF_X18_Y34_N13
\datapath|riscv_regfile|data~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~832_q\);

-- Location: MLABCELL_X15_Y34_N34
\datapath|riscv_regfile|data~864feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~864feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~864feeder_combout\);

-- Location: FF_X15_Y34_N35
\datapath|riscv_regfile|data~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~864feeder_combout\,
	ena => \datapath|riscv_regfile|data~2115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~864_q\);

-- Location: FF_X21_Y28_N5
\datapath|riscv_regfile|data~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~800_q\);

-- Location: FF_X18_Y34_N23
\datapath|riscv_regfile|data~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~768_q\);

-- Location: MLABCELL_X18_Y34_N20
\datapath|riscv_regfile|data~1807\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1807_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~768_q\))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~800_q\))) # (\datapath|riscv_ir|data\(17)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~832_q\))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~864_q\))) # (\datapath|riscv_ir|data\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~832_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~864_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~800_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~768_q\,
	combout => \datapath|riscv_regfile|data~1807_combout\);

-- Location: FF_X18_Y34_N27
\datapath|riscv_regfile|data~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~896_q\);

-- Location: MLABCELL_X18_Y34_N24
\datapath|riscv_regfile|data~1811\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1811_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1807_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1807_combout\ & 
-- ((\datapath|riscv_regfile|data~896_q\))) # (\datapath|riscv_regfile|data~1807_combout\ & (\datapath|riscv_regfile|data~928_q\))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( ((!\datapath|riscv_ir|data\(17) & (((\datapath|riscv_regfile|data~1807_combout\)))) 
-- # (\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_regfile|data~1807_combout\ & (\datapath|riscv_regfile|data~960_q\)) # (\datapath|riscv_regfile|data~1807_combout\ & ((\datapath|riscv_regfile|data~992_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_data~928_q\,
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~960_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~992_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1807_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~896_q\,
	combout => \datapath|riscv_regfile|data~1811_combout\);

-- Location: FF_X26_Y31_N27
\datapath|riscv_regfile|data~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~736_q\);

-- Location: FF_X21_Y34_N5
\datapath|riscv_regfile|data~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~704_q\);

-- Location: LABCELL_X25_Y28_N16
\datapath|riscv_regfile|data~672feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~672feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~672feeder_combout\);

-- Location: FF_X25_Y28_N17
\datapath|riscv_regfile|data~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~672feeder_combout\,
	ena => \datapath|riscv_regfile|data~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~672_q\);

-- Location: FF_X21_Y34_N9
\datapath|riscv_regfile|data~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~576_q\);

-- Location: MLABCELL_X29_Y31_N16
\datapath|riscv_regfile|data~608feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~608feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~608feeder_combout\);

-- Location: FF_X29_Y31_N17
\datapath|riscv_regfile|data~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~608feeder_combout\,
	ena => \datapath|riscv_regfile|data~2107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~608_q\);

-- Location: LABCELL_X25_Y28_N22
\datapath|riscv_regfile|data~544feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~544feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~544feeder_combout\);

-- Location: FF_X25_Y28_N23
\datapath|riscv_regfile|data~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~544feeder_combout\,
	ena => \datapath|riscv_regfile|data~2106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~544_q\);

-- Location: FF_X21_Y34_N17
\datapath|riscv_regfile|data~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~512_q\);

-- Location: MLABCELL_X21_Y34_N10
\datapath|riscv_regfile|data~1799\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1799_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~512_q\))) # (\datapath|riscv_ir|data\(15) & 
-- ((((\datapath|riscv_regfile|data~544_q\))) # (\datapath|riscv_ir|data\(17)))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(15) & (!\datapath|riscv_ir|data\(17) & (\datapath|riscv_regfile|data~576_q\))) # 
-- (\datapath|riscv_ir|data\(15) & ((((\datapath|riscv_regfile|data~608_q\))) # (\datapath|riscv_ir|data\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100011001000110010101110101011101010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(15),
	datab => \datapath|riscv_ir|ALT_INV_data\(17),
	datac => \datapath|riscv_regfile|ALT_INV_data~576_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~608_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~544_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~512_q\,
	combout => \datapath|riscv_regfile|data~1799_combout\);

-- Location: FF_X25_Y29_N1
\datapath|riscv_regfile|data~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~640_q\);

-- Location: MLABCELL_X21_Y34_N6
\datapath|riscv_regfile|data~1803\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1803_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1799_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1799_combout\ & 
-- (\datapath|riscv_regfile|data~640_q\)) # (\datapath|riscv_regfile|data~1799_combout\ & ((\datapath|riscv_regfile|data~672_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1799_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1799_combout\ & ((\datapath|riscv_regfile|data~704_q\))) # (\datapath|riscv_regfile|data~1799_combout\ & 
-- (\datapath|riscv_regfile|data~736_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~736_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~704_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~672_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1799_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~640_q\,
	combout => \datapath|riscv_regfile|data~1803_combout\);

-- Location: FF_X18_Y31_N13
\datapath|riscv_regfile|data~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~480_q\);

-- Location: FF_X19_Y36_N5
\datapath|riscv_regfile|data~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~448_q\);

-- Location: LABCELL_X25_Y30_N8
\datapath|riscv_regfile|data~416feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~416feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~416feeder_combout\);

-- Location: FF_X25_Y30_N9
\datapath|riscv_regfile|data~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~416feeder_combout\,
	ena => \datapath|riscv_regfile|data~2092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~416_q\);

-- Location: FF_X26_Y35_N23
\datapath|riscv_regfile|data~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~352_q\);

-- Location: FF_X19_Y36_N9
\datapath|riscv_regfile|data~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~320_q\);

-- Location: FF_X26_Y32_N7
\datapath|riscv_regfile|data~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2096_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~288_q\);

-- Location: FF_X19_Y36_N37
\datapath|riscv_regfile|data~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regfilemux|f[0]~39_combout\,
	sload => VCC,
	ena => \datapath|riscv_regfile|data~2098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~256_q\);

-- Location: LABCELL_X19_Y36_N10
\datapath|riscv_regfile|data~1791\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1791_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~256_q\)) # (\datapath|riscv_ir|data\(15) & 
-- ((\datapath|riscv_regfile|data~288_q\)))))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((!\datapath|riscv_ir|data\(15) & 
-- (((\datapath|riscv_regfile|data~320_q\)))) # (\datapath|riscv_ir|data\(15) & (\datapath|riscv_regfile|data~352_q\)))) # (\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_ir|data\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001010101000010100111011100001010111111110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~352_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~320_q\,
	datad => \datapath|riscv_ir|ALT_INV_data\(15),
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~288_q\,
	datag => \datapath|riscv_regfile|ALT_INV_data~256_q\,
	combout => \datapath|riscv_regfile|data~1791_combout\);

-- Location: MLABCELL_X26_Y36_N2
\datapath|riscv_regfile|data~384feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~384feeder_combout\ = ( \datapath|regfilemux|f[0]~39_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|regfilemux|ALT_INV_f[0]~39_combout\,
	combout => \datapath|riscv_regfile|data~384feeder_combout\);

-- Location: FF_X26_Y36_N3
\datapath|riscv_regfile|data~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|data~384feeder_combout\,
	ena => \datapath|riscv_regfile|data~2095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_regfile|data~384_q\);

-- Location: LABCELL_X19_Y36_N6
\datapath|riscv_regfile|data~1795\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1795_combout\ = ( !\datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & ((((\datapath|riscv_regfile|data~1791_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1791_combout\ & 
-- (\datapath|riscv_regfile|data~384_q\)) # (\datapath|riscv_regfile|data~1791_combout\ & ((\datapath|riscv_regfile|data~416_q\)))))) ) ) # ( \datapath|riscv_ir|data\(16) & ( (!\datapath|riscv_ir|data\(17) & 
-- ((((\datapath|riscv_regfile|data~1791_combout\))))) # (\datapath|riscv_ir|data\(17) & (((!\datapath|riscv_regfile|data~1791_combout\ & ((\datapath|riscv_regfile|data~448_q\))) # (\datapath|riscv_regfile|data~1791_combout\ & 
-- (\datapath|riscv_regfile|data~480_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110101010111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(17),
	datab => \datapath|riscv_regfile|ALT_INV_data~480_q\,
	datac => \datapath|riscv_regfile|ALT_INV_data~448_q\,
	datad => \datapath|riscv_regfile|ALT_INV_data~416_q\,
	datae => \datapath|riscv_ir|ALT_INV_data\(16),
	dataf => \datapath|riscv_regfile|ALT_INV_data~1791_combout\,
	datag => \datapath|riscv_regfile|ALT_INV_data~384_q\,
	combout => \datapath|riscv_regfile|data~1795_combout\);

-- Location: LABCELL_X19_Y34_N6
\datapath|riscv_regfile|data~1815\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|data~1815_combout\ = ( \datapath|riscv_regfile|data~1803_combout\ & ( \datapath|riscv_regfile|data~1795_combout\ & ( (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1787_combout\)) # 
-- (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1811_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1803_combout\ & ( \datapath|riscv_regfile|data~1795_combout\ & ( 
-- (!\datapath|riscv_ir|data\(19) & (((\datapath|riscv_regfile|data~1787_combout\)) # (\datapath|riscv_ir|data\(18)))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1811_combout\)))) ) ) ) # ( 
-- \datapath|riscv_regfile|data~1803_combout\ & ( !\datapath|riscv_regfile|data~1795_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & (\datapath|riscv_regfile|data~1787_combout\))) # (\datapath|riscv_ir|data\(19) & 
-- ((!\datapath|riscv_ir|data\(18)) # ((\datapath|riscv_regfile|data~1811_combout\)))) ) ) ) # ( !\datapath|riscv_regfile|data~1803_combout\ & ( !\datapath|riscv_regfile|data~1795_combout\ & ( (!\datapath|riscv_ir|data\(19) & (!\datapath|riscv_ir|data\(18) & 
-- (\datapath|riscv_regfile|data~1787_combout\))) # (\datapath|riscv_ir|data\(19) & (\datapath|riscv_ir|data\(18) & ((\datapath|riscv_regfile|data~1811_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ir|ALT_INV_data\(19),
	datab => \datapath|riscv_ir|ALT_INV_data\(18),
	datac => \datapath|riscv_regfile|ALT_INV_data~1787_combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1811_combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1803_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1795_combout\,
	combout => \datapath|riscv_regfile|data~1815_combout\);

-- Location: LABCELL_X19_Y34_N12
\datapath|alumux1|f[0]~7\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|alumux1|f[0]~7_combout\ = ( \datapath|riscv_regfile|data~1815_combout\ & ( (!\control|Selector0~1_combout\ & ((\datapath|pc|data\(0)))) # (\control|Selector0~1_combout\ & (\datapath|riscv_regfile|WideOr1~combout\)) ) ) # ( 
-- !\datapath|riscv_regfile|data~1815_combout\ & ( (\datapath|pc|data\(0) & !\control|Selector0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|pc|ALT_INV_data\(0),
	datad => \control|ALT_INV_Selector0~1_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1815_combout\,
	combout => \datapath|alumux1|f[0]~7_combout\);

-- Location: MLABCELL_X24_Y34_N8
\datapath|riscv_ALU|Selector31~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector31~1_combout\ = (!\datapath|alumux1|f[0]~7_combout\ & !\datapath|alumux2|f[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|alumux1|ALT_INV_f[0]~7_combout\,
	datad => \datapath|alumux2|ALT_INV_f[0]~5_combout\,
	combout => \datapath|riscv_ALU|Selector31~1_combout\);

-- Location: LABCELL_X25_Y34_N38
\datapath|riscv_ALU|Selector31~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector31~2_combout\ = ( !\control|aluop[0]~0_combout\ & ( \datapath|riscv_ALU|ShiftRight0~16_combout\ & ( (!\control|Selector0~3_combout\ & (((\datapath|riscv_ALU|Add0~1_sumout\)))) # (\control|Selector0~3_combout\ & 
-- (((!\datapath|riscv_ALU|Selector31~1_combout\)) # (\control|aluop[2]~1_combout\))) ) ) ) # ( !\control|aluop[0]~0_combout\ & ( !\datapath|riscv_ALU|ShiftRight0~16_combout\ & ( (!\control|Selector0~3_combout\ & (((\datapath|riscv_ALU|Add0~1_sumout\)))) # 
-- (\control|Selector0~3_combout\ & (!\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector31~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000110000000000000000000000111111001101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[2]~1_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Add0~1_sumout\,
	datac => \control|ALT_INV_Selector0~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector31~1_combout\,
	datae => \control|ALT_INV_aluop[0]~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_ShiftRight0~16_combout\,
	combout => \datapath|riscv_ALU|Selector31~2_combout\);

-- Location: LABCELL_X25_Y34_N14
\datapath|riscv_ALU|Selector31~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector31~3_combout\ = ( \datapath|riscv_ALU|Selector31~0_combout\ & ( (\datapath|riscv_ALU|Selector31~2_combout\) # (\control|aluop[0]~0_combout\) ) ) # ( !\datapath|riscv_ALU|Selector31~0_combout\ & ( 
-- \datapath|riscv_ALU|Selector31~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_aluop[0]~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector31~2_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector31~0_combout\,
	combout => \datapath|riscv_ALU|Selector31~3_combout\);

-- Location: FF_X25_Y34_N5
\datapath|pc|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_ALU|Selector31~3_combout\,
	sload => VCC,
	ena => \control|pcmux_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pc|data\(0));

-- Location: LABCELL_X25_Y34_N8
\datapath|riscv_MAR|data[0]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[0]~feeder_combout\ = ( \datapath|pc|data\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(0),
	combout => \datapath|riscv_MAR|data[0]~feeder_combout\);

-- Location: FF_X25_Y34_N9
\datapath|riscv_MAR|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[0]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector31~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(0));

-- Location: LABCELL_X13_Y33_N24
\datapath|riscv_MAR|data[1]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[1]~feeder_combout\ = \datapath|pc|data\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|pc|ALT_INV_data\(1),
	combout => \datapath|riscv_MAR|data[1]~feeder_combout\);

-- Location: FF_X13_Y33_N25
\datapath|riscv_MAR|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[1]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector30~10_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(1));

-- Location: MLABCELL_X15_Y34_N26
\datapath|riscv_MAR|data[2]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[2]~feeder_combout\ = ( \datapath|pc|data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(2),
	combout => \datapath|riscv_MAR|data[2]~feeder_combout\);

-- Location: FF_X15_Y34_N27
\datapath|riscv_MAR|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[2]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector29~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(2));

-- Location: MLABCELL_X21_Y28_N2
\datapath|riscv_MAR|data[3]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[3]~feeder_combout\ = ( \datapath|pc|data\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(3),
	combout => \datapath|riscv_MAR|data[3]~feeder_combout\);

-- Location: FF_X21_Y28_N3
\datapath|riscv_MAR|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[3]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector28~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(3));

-- Location: MLABCELL_X21_Y36_N18
\datapath|riscv_MAR|data[4]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[4]~feeder_combout\ = ( \datapath|pc|data\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(4),
	combout => \datapath|riscv_MAR|data[4]~feeder_combout\);

-- Location: MLABCELL_X21_Y36_N34
\datapath|riscv_ALU|Selector27~3DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector27~3DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector27~1_combout\ & ( \datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (((\datapath|riscv_ALU|Selector27~0_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) ) # ( !\datapath|riscv_ALU|Selector27~1_combout\ & ( 
-- \datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector27~0_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & 
-- ((!\datapath|riscv_ALU|Selector30~8_combout\) # ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector27~1_combout\ & ( !\datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & 
-- (((\datapath|riscv_ALU|Selector27~0_combout\)) # (\datapath|riscv_ALU|Selector30~8_combout\))) # (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) ) # ( 
-- !\datapath|riscv_ALU|Selector27~1_combout\ & ( !\datapath|riscv_ALU|Selector27~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~9_combout\ & (!\datapath|riscv_ALU|Selector30~8_combout\ & (\datapath|riscv_ALU|Selector27~0_combout\))) # 
-- (\datapath|riscv_ALU|Selector30~9_combout\ & (\datapath|riscv_ALU|Selector30~8_combout\ & ((\datapath|riscv_ALU|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~9_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector30~8_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector27~0_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Add0~17_sumout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector27~1_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector27~2_combout\,
	combout => \datapath|riscv_ALU|Selector27~3DUPLICATE_combout\);

-- Location: FF_X21_Y36_N19
\datapath|riscv_MAR|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[4]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector27~3DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(4));

-- Location: LABCELL_X22_Y32_N10
\datapath|pc|data[5]~_wirecell\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|pc|data[5]~_wirecell_combout\ = !\datapath|pc|data\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(5),
	combout => \datapath|pc|data[5]~_wirecell_combout\);

-- Location: FF_X22_Y32_N11
\datapath|riscv_MAR|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|pc|data[5]~_wirecell_combout\,
	asdata => \datapath|riscv_ALU|Selector26~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(5));

-- Location: LABCELL_X19_Y29_N10
\datapath|pc|data[6]~_wirecell\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|pc|data[6]~_wirecell_combout\ = ( !\datapath|pc|data\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(6),
	combout => \datapath|pc|data[6]~_wirecell_combout\);

-- Location: FF_X19_Y29_N11
\datapath|riscv_MAR|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|pc|data[6]~_wirecell_combout\,
	asdata => \datapath|riscv_ALU|Selector25~3DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(6));

-- Location: LABCELL_X22_Y31_N16
\datapath|riscv_MAR|data[7]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[7]~feeder_combout\ = ( \datapath|pc|data\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(7),
	combout => \datapath|riscv_MAR|data[7]~feeder_combout\);

-- Location: FF_X22_Y31_N17
\datapath|riscv_MAR|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[7]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector24~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(7));

-- Location: LABCELL_X22_Y33_N0
\datapath|riscv_MAR|data[8]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[8]~feeder_combout\ = ( \datapath|pc|data\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(8),
	combout => \datapath|riscv_MAR|data[8]~feeder_combout\);

-- Location: FF_X22_Y33_N1
\datapath|riscv_MAR|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[8]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector23~6_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(8));

-- Location: LABCELL_X22_Y33_N36
\datapath|riscv_MAR|data[9]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[9]~feeder_combout\ = \datapath|pc|data\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pc|ALT_INV_data\(9),
	combout => \datapath|riscv_MAR|data[9]~feeder_combout\);

-- Location: LABCELL_X22_Y33_N22
\datapath|riscv_ALU|Selector22~4DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector22~4DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector22~0_combout\ & ( \datapath|riscv_ALU|Selector22~2_combout\ & ( ((\datapath|riscv_ALU|Selector22~1_combout\) # (\control|aluop[2]~1_combout\)) # 
-- (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector22~0_combout\ & ( \datapath|riscv_ALU|Selector22~2_combout\ & ( (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & ((\datapath|riscv_ALU|Selector22~1_combout\) 
-- # (\control|aluop[2]~1_combout\))) ) ) ) # ( \datapath|riscv_ALU|Selector22~0_combout\ & ( !\datapath|riscv_ALU|Selector22~2_combout\ & ( ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector22~1_combout\))) # (\control|aluop[2]~1_combout\ & 
-- (\datapath|riscv_ALU|Selector22~3_combout\))) # (\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector22~0_combout\ & ( !\datapath|riscv_ALU|Selector22~2_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector30~7DUPLICATE_combout\ & ((!\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector22~1_combout\))) # (\control|aluop[2]~1_combout\ & (\datapath|riscv_ALU|Selector22~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010101111101111100100010101010100111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector30~7DUPLICATE_combout\,
	datab => \control|ALT_INV_aluop[2]~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector22~3_combout\,
	datad => \datapath|riscv_ALU|ALT_INV_Selector22~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector22~0_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector22~2_combout\,
	combout => \datapath|riscv_ALU|Selector22~4DUPLICATE_combout\);

-- Location: FF_X22_Y33_N37
\datapath|riscv_MAR|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[9]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector22~4DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(9));

-- Location: LABCELL_X19_Y29_N30
\datapath|riscv_MAR|data[10]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[10]~feeder_combout\ = \datapath|pc|data\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(10),
	combout => \datapath|riscv_MAR|data[10]~feeder_combout\);

-- Location: FF_X19_Y29_N31
\datapath|riscv_MAR|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[10]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector21~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(10));

-- Location: MLABCELL_X24_Y31_N2
\datapath|riscv_MAR|data[11]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[11]~feeder_combout\ = ( \datapath|pc|data\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(11),
	combout => \datapath|riscv_MAR|data[11]~feeder_combout\);

-- Location: FF_X24_Y31_N3
\datapath|riscv_MAR|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[11]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector20~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(11));

-- Location: MLABCELL_X24_Y31_N6
\datapath|riscv_MAR|data[12]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[12]~feeder_combout\ = ( \datapath|pc|data\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(12),
	combout => \datapath|riscv_MAR|data[12]~feeder_combout\);

-- Location: FF_X24_Y31_N7
\datapath|riscv_MAR|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[12]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector19~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(12));

-- Location: MLABCELL_X24_Y31_N32
\datapath|riscv_MAR|data[13]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[13]~feeder_combout\ = ( \datapath|pc|data\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(13),
	combout => \datapath|riscv_MAR|data[13]~feeder_combout\);

-- Location: FF_X24_Y31_N33
\datapath|riscv_MAR|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[13]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector18~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(13));

-- Location: MLABCELL_X24_Y31_N36
\datapath|riscv_MAR|data[14]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[14]~feeder_combout\ = ( \datapath|pc|data\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(14),
	combout => \datapath|riscv_MAR|data[14]~feeder_combout\);

-- Location: FF_X24_Y31_N37
\datapath|riscv_MAR|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[14]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector17~4DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(14));

-- Location: MLABCELL_X24_Y31_N8
\datapath|riscv_MAR|data[15]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[15]~feeder_combout\ = ( \datapath|pc|data\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(15),
	combout => \datapath|riscv_MAR|data[15]~feeder_combout\);

-- Location: FF_X24_Y31_N9
\datapath|riscv_MAR|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[15]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector16~4DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(15));

-- Location: LABCELL_X13_Y35_N24
\datapath|riscv_MAR|data[16]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[16]~feeder_combout\ = ( \datapath|pc|data\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(16),
	combout => \datapath|riscv_MAR|data[16]~feeder_combout\);

-- Location: FF_X13_Y35_N25
\datapath|riscv_MAR|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[16]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector15~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(16));

-- Location: MLABCELL_X12_Y34_N26
\datapath|riscv_MAR|data[17]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[17]~feeder_combout\ = ( \datapath|pc|data\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(17),
	combout => \datapath|riscv_MAR|data[17]~feeder_combout\);

-- Location: FF_X12_Y34_N27
\datapath|riscv_MAR|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[17]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector14~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(17));

-- Location: MLABCELL_X15_Y34_N30
\datapath|riscv_MAR|data[18]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[18]~feeder_combout\ = \datapath|pc|data\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(18),
	combout => \datapath|riscv_MAR|data[18]~feeder_combout\);

-- Location: FF_X15_Y34_N31
\datapath|riscv_MAR|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[18]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector13~3_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(18));

-- Location: MLABCELL_X18_Y28_N24
\datapath|riscv_MAR|data[19]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[19]~feeder_combout\ = \datapath|pc|data\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(19),
	combout => \datapath|riscv_MAR|data[19]~feeder_combout\);

-- Location: FF_X18_Y28_N25
\datapath|riscv_MAR|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[19]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector12~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(19));

-- Location: MLABCELL_X15_Y34_N0
\datapath|riscv_MAR|data[20]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[20]~feeder_combout\ = \datapath|pc|data\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(20),
	combout => \datapath|riscv_MAR|data[20]~feeder_combout\);

-- Location: FF_X15_Y34_N1
\datapath|riscv_MAR|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[20]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector11~5_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(20));

-- Location: LABCELL_X16_Y36_N2
\datapath|riscv_MAR|data[21]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[21]~feeder_combout\ = ( \datapath|pc|data\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(21),
	combout => \datapath|riscv_MAR|data[21]~feeder_combout\);

-- Location: FF_X16_Y36_N3
\datapath|riscv_MAR|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[21]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector10~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(21));

-- Location: MLABCELL_X15_Y34_N4
\datapath|riscv_MAR|data[22]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[22]~feeder_combout\ = ( \datapath|pc|data\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(22),
	combout => \datapath|riscv_MAR|data[22]~feeder_combout\);

-- Location: FF_X15_Y34_N5
\datapath|riscv_MAR|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[22]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector9~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(22));

-- Location: MLABCELL_X18_Y28_N20
\datapath|riscv_MAR|data[23]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[23]~feeder_combout\ = ( \datapath|pc|data\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(23),
	combout => \datapath|riscv_MAR|data[23]~feeder_combout\);

-- Location: FF_X18_Y28_N21
\datapath|riscv_MAR|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[23]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector8~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(23));

-- Location: LABCELL_X16_Y36_N4
\datapath|riscv_MAR|data[24]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[24]~feeder_combout\ = ( \datapath|pc|data\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(24),
	combout => \datapath|riscv_MAR|data[24]~feeder_combout\);

-- Location: FF_X16_Y36_N5
\datapath|riscv_MAR|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[24]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector7~8_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(24));

-- Location: LABCELL_X22_Y32_N4
\datapath|riscv_MAR|data[25]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[25]~feeder_combout\ = ( \datapath|pc|data\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(25),
	combout => \datapath|riscv_MAR|data[25]~feeder_combout\);

-- Location: FF_X22_Y32_N5
\datapath|riscv_MAR|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[25]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector6~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(25));

-- Location: MLABCELL_X15_Y34_N16
\datapath|riscv_MAR|data[26]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[26]~feeder_combout\ = \datapath|pc|data\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(26),
	combout => \datapath|riscv_MAR|data[26]~feeder_combout\);

-- Location: MLABCELL_X21_Y32_N34
\datapath|riscv_ALU|Selector5~4DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector5~4DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector5~5_combout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( ((!\datapath|riscv_ALU|Selector7~1_combout\) # ((!\control|aluop[2]~1_combout\) # 
-- (\datapath|riscv_ALU|Add0~105_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector5~5_combout\ & ( \datapath|riscv_ALU|Selector5~0_combout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((!\datapath|riscv_ALU|Selector7~1_combout\) # (\datapath|riscv_ALU|Add0~105_sumout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector5~5_combout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( ((!\control|aluop[2]~1_combout\) 
-- # ((\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Add0~105_sumout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector5~5_combout\ & ( !\datapath|riscv_ALU|Selector5~0_combout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|Add0~105_sumout\ & \control|aluop[2]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111110101011100000000100010101111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Add0~105_sumout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector5~5_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Selector5~0_combout\,
	combout => \datapath|riscv_ALU|Selector5~4DUPLICATE_combout\);

-- Location: FF_X15_Y34_N17
\datapath|riscv_MAR|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[26]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector5~4DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(26));

-- Location: LABCELL_X22_Y31_N20
\datapath|riscv_MAR|data[27]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[27]~feeder_combout\ = \datapath|pc|data\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|pc|ALT_INV_data\(27),
	combout => \datapath|riscv_MAR|data[27]~feeder_combout\);

-- Location: FF_X22_Y31_N21
\datapath|riscv_MAR|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[27]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector4~4_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(27));

-- Location: MLABCELL_X24_Y31_N28
\datapath|riscv_MAR|data[28]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[28]~feeder_combout\ = ( \datapath|pc|data\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(28),
	combout => \datapath|riscv_MAR|data[28]~feeder_combout\);

-- Location: FF_X24_Y31_N29
\datapath|riscv_MAR|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[28]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector3~5_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(28));

-- Location: LABCELL_X16_Y36_N24
\datapath|riscv_MAR|data[29]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[29]~feeder_combout\ = ( \datapath|pc|data\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(29),
	combout => \datapath|riscv_MAR|data[29]~feeder_combout\);

-- Location: FF_X16_Y36_N25
\datapath|riscv_MAR|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[29]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector2~5_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(29));

-- Location: MLABCELL_X21_Y36_N20
\datapath|riscv_MAR|data[30]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[30]~feeder_combout\ = ( \datapath|pc|data\(30) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \datapath|pc|ALT_INV_data\(30),
	combout => \datapath|riscv_MAR|data[30]~feeder_combout\);

-- Location: MLABCELL_X21_Y32_N30
\datapath|riscv_ALU|Selector1~6DUPLICATE\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_ALU|Selector1~6DUPLICATE_combout\ = ( \datapath|riscv_ALU|Selector1~7_combout\ & ( \datapath|riscv_ALU|Add0~121_sumout\ & ( (((!\control|aluop[2]~1_combout\) # (\datapath|riscv_ALU|Selector1~2_combout\)) # 
-- (\datapath|riscv_ALU|Selector7~1_combout\)) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector1~7_combout\ & ( \datapath|riscv_ALU|Add0~121_sumout\ & ( (!\datapath|riscv_ALU|Selector7~2_combout\ & 
-- (\control|aluop[2]~1_combout\ & ((\datapath|riscv_ALU|Selector1~2_combout\) # (\datapath|riscv_ALU|Selector7~1_combout\)))) ) ) ) # ( \datapath|riscv_ALU|Selector1~7_combout\ & ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( ((!\control|aluop[2]~1_combout\) # 
-- ((!\datapath|riscv_ALU|Selector7~1_combout\ & \datapath|riscv_ALU|Selector1~2_combout\))) # (\datapath|riscv_ALU|Selector7~2_combout\) ) ) ) # ( !\datapath|riscv_ALU|Selector1~7_combout\ & ( !\datapath|riscv_ALU|Add0~121_sumout\ & ( 
-- (!\datapath|riscv_ALU|Selector7~2_combout\ & (!\datapath|riscv_ALU|Selector7~1_combout\ & (\datapath|riscv_ALU|Selector1~2_combout\ & \control|aluop[2]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000111111110101110100000000001010101111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_ALU|ALT_INV_Selector7~2_combout\,
	datab => \datapath|riscv_ALU|ALT_INV_Selector7~1_combout\,
	datac => \datapath|riscv_ALU|ALT_INV_Selector1~2_combout\,
	datad => \control|ALT_INV_aluop[2]~1_combout\,
	datae => \datapath|riscv_ALU|ALT_INV_Selector1~7_combout\,
	dataf => \datapath|riscv_ALU|ALT_INV_Add0~121_sumout\,
	combout => \datapath|riscv_ALU|Selector1~6DUPLICATE_combout\);

-- Location: FF_X21_Y36_N21
\datapath|riscv_MAR|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[30]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector1~6DUPLICATE_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(30));

-- Location: MLABCELL_X15_Y34_N20
\datapath|riscv_MAR|data[31]~feeder\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_MAR|data[31]~feeder_combout\ = \datapath|pc|data\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pc|ALT_INV_data\(31),
	combout => \datapath|riscv_MAR|data[31]~feeder_combout\);

-- Location: FF_X15_Y34_N21
\datapath|riscv_MAR|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_MAR|data[31]~feeder_combout\,
	asdata => \datapath|riscv_ALU|Selector0~0_combout\,
	sload => \control|ALT_INV_Selector0~0_combout\,
	ena => \control|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|riscv_MAR|data\(31));

-- Location: LABCELL_X13_Y34_N0
\datapath|riscv_regfile|reg_a[0]~0\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[0]~0_combout\ = ( \datapath|riscv_regfile|data~1815_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1815_combout\,
	combout => \datapath|riscv_regfile|reg_a[0]~0_combout\);

-- Location: FF_X13_Y34_N1
\datapath|mem_data_out|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[0]~0_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(0));

-- Location: LABCELL_X13_Y34_N36
\datapath|riscv_regfile|reg_a[1]~1\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[1]~1_combout\ = ( \datapath|riscv_regfile|data~1749_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1749_combout\,
	combout => \datapath|riscv_regfile|reg_a[1]~1_combout\);

-- Location: FF_X13_Y34_N37
\datapath|mem_data_out|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[1]~1_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(1));

-- Location: LABCELL_X16_Y33_N18
\datapath|riscv_regfile|reg_a[2]~2\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[2]~2_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1782DUPLICATE_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1782DUPLICATE_combout\,
	combout => \datapath|riscv_regfile|reg_a[2]~2_combout\);

-- Location: FF_X16_Y33_N19
\datapath|mem_data_out|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[2]~2_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(2));

-- Location: LABCELL_X16_Y33_N30
\datapath|riscv_regfile|reg_a[3]~3\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[3]~3_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1716_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1716_combout\,
	combout => \datapath|riscv_regfile|reg_a[3]~3_combout\);

-- Location: FF_X16_Y33_N31
\datapath|mem_data_out|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[3]~3_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(3));

-- Location: FF_X13_Y34_N19
\datapath|mem_data_out|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[4]~4_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(4));

-- Location: FF_X24_Y35_N17
\datapath|mem_data_out|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[5]~5_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(5));

-- Location: FF_X24_Y35_N31
\datapath|mem_data_out|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[6]~6_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(6));

-- Location: FF_X27_Y29_N25
\datapath|mem_data_out|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[7]~7_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(7));

-- Location: LABCELL_X13_Y34_N30
\datapath|riscv_regfile|reg_a[8]~8\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[8]~8_combout\ = ( \datapath|riscv_regfile|data~1617_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_data~1617_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[8]~8_combout\);

-- Location: FF_X13_Y34_N31
\datapath|mem_data_out|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[8]~8_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(8));

-- Location: LABCELL_X13_Y34_N16
\datapath|riscv_regfile|reg_a[9]~9\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[9]~9_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1683_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1683_combout\,
	combout => \datapath|riscv_regfile|reg_a[9]~9_combout\);

-- Location: FF_X13_Y34_N17
\datapath|mem_data_out|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[9]~9_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(9));

-- Location: LABCELL_X13_Y34_N8
\datapath|riscv_regfile|reg_a[10]~10\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[10]~10_combout\ = ( \datapath|riscv_regfile|data~1584_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \datapath|riscv_regfile|ALT_INV_data~1584_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[10]~10_combout\);

-- Location: FF_X13_Y34_N9
\datapath|mem_data_out|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[10]~10_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(10));

-- Location: LABCELL_X13_Y34_N12
\datapath|riscv_regfile|reg_a[11]~11\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[11]~11_combout\ = ( \datapath|riscv_regfile|data~1650_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1650_combout\,
	combout => \datapath|riscv_regfile|reg_a[11]~11_combout\);

-- Location: FF_X13_Y34_N13
\datapath|mem_data_out|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[11]~11_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(11));

-- Location: MLABCELL_X24_Y35_N26
\datapath|riscv_regfile|reg_a[12]~12\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[12]~12_combout\ = ( \datapath|riscv_regfile|data~1881_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1881_combout\,
	combout => \datapath|riscv_regfile|reg_a[12]~12_combout\);

-- Location: FF_X24_Y35_N27
\datapath|mem_data_out|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[12]~12_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(12));

-- Location: MLABCELL_X24_Y35_N12
\datapath|riscv_regfile|reg_a[13]~13\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[13]~13_combout\ = ( \datapath|riscv_regfile|WideOr1~combout\ & ( \datapath|riscv_regfile|data~1947_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_data~1947_combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	combout => \datapath|riscv_regfile|reg_a[13]~13_combout\);

-- Location: FF_X24_Y35_N13
\datapath|mem_data_out|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[13]~13_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(13));

-- Location: LABCELL_X13_Y34_N24
\datapath|riscv_regfile|reg_a[14]~14\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[14]~14_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1848_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datad => \datapath|riscv_regfile|ALT_INV_data~1848_combout\,
	combout => \datapath|riscv_regfile|reg_a[14]~14_combout\);

-- Location: FF_X13_Y34_N25
\datapath|mem_data_out|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[14]~14_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(14));

-- Location: MLABCELL_X24_Y35_N18
\datapath|riscv_regfile|reg_a[15]~15\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[15]~15_combout\ = (\datapath|riscv_regfile|WideOr1~combout\ & \datapath|riscv_regfile|data~1914_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datac => \datapath|riscv_regfile|ALT_INV_data~1914_combout\,
	combout => \datapath|riscv_regfile|reg_a[15]~15_combout\);

-- Location: FF_X24_Y35_N19
\datapath|mem_data_out|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[15]~15_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(15));

-- Location: FF_X27_Y32_N1
\datapath|mem_data_out|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[16]~16_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(16));

-- Location: FF_X24_Y35_N9
\datapath|mem_data_out|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[17]~17_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(17));

-- Location: FF_X27_Y32_N7
\datapath|mem_data_out|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[18]~18_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(18));

-- Location: FF_X27_Y32_N33
\datapath|mem_data_out|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[19]~19_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(19));

-- Location: FF_X27_Y32_N13
\datapath|mem_data_out|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[20]~20_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(20));

-- Location: FF_X27_Y32_N15
\datapath|mem_data_out|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[21]~21_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(21));

-- Location: FF_X27_Y32_N27
\datapath|mem_data_out|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[22]~22_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(22));

-- Location: FF_X13_Y34_N23
\datapath|mem_data_out|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[23]~23_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(23));

-- Location: FF_X13_Y34_N27
\datapath|mem_data_out|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[24]~24_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(24));

-- Location: FF_X13_Y34_N35
\datapath|mem_data_out|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|riscv_regfile|reg_a[25]~25_combout\,
	sload => VCC,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(25));

-- Location: LABCELL_X13_Y34_N4
\datapath|riscv_regfile|reg_a[26]~26\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[26]~26_combout\ = ( \datapath|riscv_regfile|data~1188_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1188_combout\,
	combout => \datapath|riscv_regfile|reg_a[26]~26_combout\);

-- Location: FF_X13_Y34_N5
\datapath|mem_data_out|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[26]~26_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(26));

-- Location: LABCELL_X13_Y34_N32
\datapath|riscv_regfile|reg_a[27]~27\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[27]~27_combout\ = ( \datapath|riscv_regfile|data~1254_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	datae => \datapath|riscv_regfile|ALT_INV_data~1254_combout\,
	combout => \datapath|riscv_regfile|reg_a[27]~27_combout\);

-- Location: FF_X13_Y34_N33
\datapath|mem_data_out|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[27]~27_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(27));

-- Location: LABCELL_X13_Y34_N6
\datapath|riscv_regfile|reg_a[28]~28\ : stratixiii_lcell_comb
-- Equation(s):
-- \datapath|riscv_regfile|reg_a[28]~28_combout\ = ( \datapath|riscv_regfile|data~1056_combout\ & ( \datapath|riscv_regfile|WideOr1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \datapath|riscv_regfile|ALT_INV_WideOr1~combout\,
	dataf => \datapath|riscv_regfile|ALT_INV_data~1056_combout\,
	combout => \datapath|riscv_regfile|reg_a[28]~28_combout\);

-- Location: FF_X13_Y34_N7
\datapath|mem_data_out|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[28]~28_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(28));

-- Location: FF_X13_Y34_N3
\datapath|mem_data_out|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[29]~29_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(29));

-- Location: FF_X13_Y34_N39
\datapath|mem_data_out|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[30]~30_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(30));

-- Location: FF_X13_Y34_N21
\datapath|mem_data_out|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|riscv_regfile|reg_a[31]~31_combout\,
	ena => \control|state.s_SW_calc_addr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mem_data_out|data\(31));

ww_mem_read <= \mem_read~output_o\;

ww_mem_write <= \mem_write~output_o\;

ww_mem_byte_enable(0) <= \mem_byte_enable[0]~output_o\;

ww_mem_byte_enable(1) <= \mem_byte_enable[1]~output_o\;

ww_mem_byte_enable(2) <= \mem_byte_enable[2]~output_o\;

ww_mem_byte_enable(3) <= \mem_byte_enable[3]~output_o\;

ww_mem_address(0) <= \mem_address[0]~output_o\;

ww_mem_address(1) <= \mem_address[1]~output_o\;

ww_mem_address(2) <= \mem_address[2]~output_o\;

ww_mem_address(3) <= \mem_address[3]~output_o\;

ww_mem_address(4) <= \mem_address[4]~output_o\;

ww_mem_address(5) <= \mem_address[5]~output_o\;

ww_mem_address(6) <= \mem_address[6]~output_o\;

ww_mem_address(7) <= \mem_address[7]~output_o\;

ww_mem_address(8) <= \mem_address[8]~output_o\;

ww_mem_address(9) <= \mem_address[9]~output_o\;

ww_mem_address(10) <= \mem_address[10]~output_o\;

ww_mem_address(11) <= \mem_address[11]~output_o\;

ww_mem_address(12) <= \mem_address[12]~output_o\;

ww_mem_address(13) <= \mem_address[13]~output_o\;

ww_mem_address(14) <= \mem_address[14]~output_o\;

ww_mem_address(15) <= \mem_address[15]~output_o\;

ww_mem_address(16) <= \mem_address[16]~output_o\;

ww_mem_address(17) <= \mem_address[17]~output_o\;

ww_mem_address(18) <= \mem_address[18]~output_o\;

ww_mem_address(19) <= \mem_address[19]~output_o\;

ww_mem_address(20) <= \mem_address[20]~output_o\;

ww_mem_address(21) <= \mem_address[21]~output_o\;

ww_mem_address(22) <= \mem_address[22]~output_o\;

ww_mem_address(23) <= \mem_address[23]~output_o\;

ww_mem_address(24) <= \mem_address[24]~output_o\;

ww_mem_address(25) <= \mem_address[25]~output_o\;

ww_mem_address(26) <= \mem_address[26]~output_o\;

ww_mem_address(27) <= \mem_address[27]~output_o\;

ww_mem_address(28) <= \mem_address[28]~output_o\;

ww_mem_address(29) <= \mem_address[29]~output_o\;

ww_mem_address(30) <= \mem_address[30]~output_o\;

ww_mem_address(31) <= \mem_address[31]~output_o\;

ww_mem_wdata(0) <= \mem_wdata[0]~output_o\;

ww_mem_wdata(1) <= \mem_wdata[1]~output_o\;

ww_mem_wdata(2) <= \mem_wdata[2]~output_o\;

ww_mem_wdata(3) <= \mem_wdata[3]~output_o\;

ww_mem_wdata(4) <= \mem_wdata[4]~output_o\;

ww_mem_wdata(5) <= \mem_wdata[5]~output_o\;

ww_mem_wdata(6) <= \mem_wdata[6]~output_o\;

ww_mem_wdata(7) <= \mem_wdata[7]~output_o\;

ww_mem_wdata(8) <= \mem_wdata[8]~output_o\;

ww_mem_wdata(9) <= \mem_wdata[9]~output_o\;

ww_mem_wdata(10) <= \mem_wdata[10]~output_o\;

ww_mem_wdata(11) <= \mem_wdata[11]~output_o\;

ww_mem_wdata(12) <= \mem_wdata[12]~output_o\;

ww_mem_wdata(13) <= \mem_wdata[13]~output_o\;

ww_mem_wdata(14) <= \mem_wdata[14]~output_o\;

ww_mem_wdata(15) <= \mem_wdata[15]~output_o\;

ww_mem_wdata(16) <= \mem_wdata[16]~output_o\;

ww_mem_wdata(17) <= \mem_wdata[17]~output_o\;

ww_mem_wdata(18) <= \mem_wdata[18]~output_o\;

ww_mem_wdata(19) <= \mem_wdata[19]~output_o\;

ww_mem_wdata(20) <= \mem_wdata[20]~output_o\;

ww_mem_wdata(21) <= \mem_wdata[21]~output_o\;

ww_mem_wdata(22) <= \mem_wdata[22]~output_o\;

ww_mem_wdata(23) <= \mem_wdata[23]~output_o\;

ww_mem_wdata(24) <= \mem_wdata[24]~output_o\;

ww_mem_wdata(25) <= \mem_wdata[25]~output_o\;

ww_mem_wdata(26) <= \mem_wdata[26]~output_o\;

ww_mem_wdata(27) <= \mem_wdata[27]~output_o\;

ww_mem_wdata(28) <= \mem_wdata[28]~output_o\;

ww_mem_wdata(29) <= \mem_wdata[29]~output_o\;

ww_mem_wdata(30) <= \mem_wdata[30]~output_o\;

ww_mem_wdata(31) <= \mem_wdata[31]~output_o\;
END structure;


