// Seed: 327256804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  wand id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  id_25 :
  assert property (@(posedge -1'b0 & id_25 == id_9) -1)
  else $unsigned(90);
  ;
  assign id_24 = id_19 * id_21 ? id_18++ : id_11 ? -1 : (-1);
  assign {-1, 1, id_1} = id_13;
  assign id_23 = id_5;
  wire [1 : -1] id_26, id_27, id_28, id_29, id_30, id_31;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_7,
      id_8,
      id_3,
      id_3,
      id_6,
      id_13,
      id_15,
      id_17,
      id_13,
      id_13
  );
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
