
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: EDAWIN

Implementation : RAM
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28)
1        C:/Users/Duncan/git/ForthCPU/testSetup.v (N/A, 2024-01-02 14:58:40)
2        C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v (N/A, 2023-12-02 17:43:06)
3        C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v (N/A, 2023-11-13 13:11:12)
4        C:\lscc\diamond\3.13\synpbase\lib\lucent\machxo3l.v (N/A, 2023-08-10 12:56:42)
5        C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v (N/A, 2023-08-10 12:56:42)
6        C:\lscc\diamond\3.13\synpbase\lib\vlog\hypermods.v (N/A, 2023-08-10 10:32:12)
7        C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (N/A, 2023-08-10 10:32:12)
8        C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2023-08-10 10:32:12)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.RAM.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v (N/A, 2023-12-02 17:43:06) <-- (module definition)
                        C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v (N/A, 2023-11-13 13:11:12) <-- (may instantiate this module)
1        work.ramTests.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\RAM\test\ramTests.v (N/A, 2023-11-13 13:11:12) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
