#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 07 22:04:16 2018
# Process ID: 5792
# Current directory: C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1
# Command line: vivado.exe -log TopSys.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopSys.tcl -notrace
# Log file: C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys.vdi
# Journal file: C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TopSys.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'nolabel_line70'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.dcp' for cell 'nolabel_line60/nolabel_line86'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'nolabel_line62/nolabel_line48'
INFO: [Netlist 29-17] Analyzing 2692 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, nolabel_line70/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line70/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/.Xil/Vivado-5792-VigG501JW/dcp_3/clk_wiz_0.edf:276]
Parsing XDC File [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line70/inst'
Finished Parsing XDC File [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'nolabel_line70/inst'
Parsing XDC File [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line70/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.461 ; gain = 486.883
Finished Parsing XDC File [c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'nolabel_line70/inst'
Parsing XDC File [C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/constrs_1/new/Zybo-Master.xdc]
Finished Parsing XDC File [C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/constrs_1/new/Zybo-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1376 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1376 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 999.461 ; gain = 789.195
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.760 . Memory (MB): peak = 999.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1fd92adc1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 273eba47b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1000.395 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Opt 31-10] Eliminated 132 cells.
Phase 2 Constant propagation | Checksum: 1926a7c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1000.395 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3657 unconnected nets.
INFO: [Opt 31-11] Eliminated 56 unconnected cells.
Phase 3 Sweep | Checksum: 1bfa021f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1000.395 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1bfa021f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.395 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1000.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bfa021f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.395 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bfa021f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1000.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.395 ; gain = 0.934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1000.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1000.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1000.395 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eeb25e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1031.207 ; gain = 30.813

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14e3b1404

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14e3b1404

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1063.996 ; gain = 63.602
Phase 1 Placer Initialization | Checksum: 14e3b1404

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12ba9e541

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ba9e541

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19549fc4c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b289a090

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b289a090

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1126641a4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ac854439

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ac8798bb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ac8798bb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1063.996 ; gain = 63.602
Phase 3 Detail Placement | Checksum: ac8798bb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1063.996 ; gain = 63.602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.024. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14e8043c2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1072.012 ; gain = 71.617
Phase 4.1 Post Commit Optimization | Checksum: 14e8043c2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14e8043c2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14e8043c2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15ff34cd4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ff34cd4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617
Ending Placer Task | Checksum: 8623f144

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1072.012 ; gain = 71.617
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1072.012 ; gain = 71.617
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1072.414 ; gain = 0.402
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1072.414 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1072.414 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 428f6c33 ConstDB: 0 ShapeSum: 43948511 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b033504e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1145.734 ; gain = 51.520

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b033504e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.734 ; gain = 51.520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b033504e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.734 ; gain = 51.520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b033504e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.734 ; gain = 51.520
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 286e675e8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1173.559 ; gain = 79.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.960  | TNS=0.000  | WHS=-0.068 | THS=-1.446 |

Phase 2 Router Initialization | Checksum: 283b7129f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1185.324 ; gain = 91.109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b498683

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1350
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a7734004

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 1253.816 ; gain = 159.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.736  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13975d7be

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 1253.816 ; gain = 159.602
Phase 4 Rip-up And Reroute | Checksum: 13975d7be

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13975d7be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1253.816 ; gain = 159.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.736  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13975d7be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13975d7be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1253.816 ; gain = 159.602
Phase 5 Delay and Skew Optimization | Checksum: 13975d7be

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e293c5e8

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1253.816 ; gain = 159.602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.736  | TNS=0.000  | WHS=0.133  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15305c039

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1253.816 ; gain = 159.602
Phase 6 Post Hold Fix | Checksum: 15305c039

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.7617 %
  Global Horizontal Routing Utilization  = 16.4547 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 179e3f34e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 179e3f34e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f7fba1c5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.816 ; gain = 159.602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.736  | TNS=0.000  | WHS=0.133  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f7fba1c5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.816 ; gain = 159.602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:25 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.816 ; gain = 159.602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1253.816 ; gain = 181.402
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1253.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Vignesh/Documents/FinalYearProject/Zybo_Audio/ZyboAudio/ZyboAudio.runs/impl_1/TopSys_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file TopSys_power_routed.rpt -pb TopSys_power_summary_routed.pb -rpx TopSys_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 22:07:05 2018...
