OpenSTA 2.3.1 6802190c15 Copyright (c) 2021, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 141.53  141.53 ^ F1/Q (DFFR_X2)
   8.51  150.04 v U3/ZN (INV_X1)
   7.82  157.86 ^ U4/ZN (INV_X1)
   6.63  164.49 v U5/ZN (NAND2_X2)
  23.62  188.10 ^ U7/ZN (NOR2_X1)
   0.00  188.10 ^ F2/D (DFFR_X2)
         188.10   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -30.22  -29.22   library setup time
         -29.22   data required time
---------------------------------------------------------
         -29.22   data required time
        -188.10   data arrival time
---------------------------------------------------------
        -217.32   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 141.53  141.53 ^ F1/Q (DFFR_X2)
   8.51  150.04 v U3/ZN (INV_X1)
   7.82  157.86 ^ U4/ZN (INV_X1)
   9.55  167.41 v U6/ZN (NAND2_X2)
  16.66  184.07 ^ U7/ZN (NOR2_X1)
   0.00  184.07 ^ F2/D (DFFR_X2)
         184.07   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -30.22  -29.22   library setup time
         -29.22   data required time
---------------------------------------------------------
         -29.22   data required time
        -184.07   data arrival time
---------------------------------------------------------
        -213.28   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 141.53  141.53 ^ F1/Q (DFFR_X2)
   8.51  150.04 v U3/ZN (INV_X1)
   7.94  157.97 ^ U5/ZN (NAND2_X2)
  12.45  170.42 v U7/ZN (NOR2_X1)
   0.00  170.42 v F2/D (DFFR_X2)
         170.42   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -31.13  -30.13   library setup time
         -30.13   data required time
---------------------------------------------------------
         -30.13   data required time
        -170.42   data arrival time
---------------------------------------------------------
        -200.55   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 141.53  141.53 ^ F1/Q (DFFR_X2)
   6.66  148.19 v U6/ZN (NAND2_X2)
  16.66  164.85 ^ U7/ZN (NOR2_X1)
   0.00  164.85 ^ F2/D (DFFR_X2)
         164.85   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -30.22  -29.22   library setup time
         -29.22   data required time
---------------------------------------------------------
         -29.22   data required time
        -164.85   data arrival time
---------------------------------------------------------
        -194.06   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 114.19  114.19 v F1/Q (DFFR_X2)
   7.15  121.34 ^ U3/ZN (INV_X1)
   9.53  130.87 v U5/ZN (NAND2_X2)
  23.62  154.48 ^ U7/ZN (NOR2_X1)
   0.00  154.48 ^ F2/D (DFFR_X2)
         154.48   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -30.22  -29.22   library setup time
         -29.22   data required time
---------------------------------------------------------
         -29.22   data required time
        -154.48   data arrival time
---------------------------------------------------------
        -183.70   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 114.19  114.19 v F1/Q (DFFR_X2)
   7.15  121.34 ^ U3/ZN (INV_X1)
   8.96  130.30 v U4/ZN (INV_X1)
   7.96  138.26 ^ U6/ZN (NAND2_X2)
  10.20  148.46 v U7/ZN (NOR2_X1)
   0.00  148.46 v F2/D (DFFR_X2)
         148.46   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -31.13  -30.13   library setup time
         -30.13   data required time
---------------------------------------------------------
         -30.13   data required time
        -148.46   data arrival time
---------------------------------------------------------
        -178.58   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 114.19  114.19 v F1/Q (DFFR_X2)
   7.15  121.34 ^ U3/ZN (INV_X1)
   8.96  130.30 v U4/ZN (INV_X1)
   5.34  135.63 ^ U5/ZN (NAND2_X2)
  12.45  148.08 v U7/ZN (NOR2_X1)
   0.00  148.08 v F2/D (DFFR_X2)
         148.08   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -31.13  -30.13   library setup time
         -30.13   data required time
---------------------------------------------------------
         -30.13   data required time
        -148.08   data arrival time
---------------------------------------------------------
        -178.20   slack (VIOLATED)


Startpoint: F1 (rising edge-triggered flip-flop clocked by clk_net)
Endpoint: F2 (rising edge-triggered flip-flop clocked by clk_net)
Path Group: clk_net
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_net (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ F1/CK (DFFR_X2)
 114.19  114.19 v F1/Q (DFFR_X2)
   5.39  119.57 ^ U6/ZN (NAND2_X2)
  10.20  129.77 v U7/ZN (NOR2_X1)
   0.00  129.77 v F2/D (DFFR_X2)
         129.77   data arrival time

   1.00    1.00   clock clk_net (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ F2/CK (DFFR_X2)
 -31.13  -30.13   library setup time
         -30.13   data required time
---------------------------------------------------------
         -30.13   data required time
        -129.77   data arrival time
---------------------------------------------------------
        -159.90   slack (VIOLATED)


