==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.41 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.86 seconds; current allocated memory: 418.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban_s3.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban_s3.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban_s3.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.45)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const (.42)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:268:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:89:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:346:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:358:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban_s3.h:99:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'Ban::operator/=(float)' (../src/ban_s3.h:100:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:305:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:305:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban_s3.h:103:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban_s3.h:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const (.66)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban_s3.h:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban_s3.h:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban_s3.h:118:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:61:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:76:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:75:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:100:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:97:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:91:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:88:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:76:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:75:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:97:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:91:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:121:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:121:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:120:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:119:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:145:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:121:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:120:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:119:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:149:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:148:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:175:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:285:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:284:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:277:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:309:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:333:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:329:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:328:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:312:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:145:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:149:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:148:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:251:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:251:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:177:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:251:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:251:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:248:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:32:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:32:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:347:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:100:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:363:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:99:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:98:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:175:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:97:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:226:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:226:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:73:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:75:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.43 seconds; current allocated memory: 422.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 422.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 427.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.598 MB.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num.2' (../src/ban_s3.h:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i243' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.1' (../src/ban_s3.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i217' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.2' (../src/ban_s3.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp14.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i416' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i403' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i416' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i403' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:179) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:119:34) to (../src/ban_s3.h:119:52) in function 'operator>='... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:269:5) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:219:13) to (../src/ban_interface.cpp:63:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:219:13) to (../src/ban_interface.cpp:67:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:219:13) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:219:13) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:346:22) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:358:22) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:346:22) to (../src/ban_interface.cpp:103:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:358:22) to (../src/ban_interface.cpp:107:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:104:32) to (../src/ban_interface.cpp:119:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:127:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:108:27) to (../src/ban_interface.cpp:131:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:244:23) to (../src/ban_interface.cpp:135:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:110:26) to (../src/ban_interface.cpp:139:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:111:27) to (../src/ban_interface.cpp:143:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:112:27) to (../src/ban_interface.cpp:147:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:114:34) to (../src/ban_interface.cpp:151:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:115:34) to (../src/ban_interface.cpp:155:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:159:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:167:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:175:6) to (../src/ban_s3.cpp:183:2) in function 'Ban::operator/='... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:84:31) to (../src/ban_s3.cpp:107:1) in function 'Ban::operator+.3'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:305:22) to (../src/ban_s3.cpp:344:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:0) to (../src/ban_s3.cpp:344:1) in function 'Ban::operator+'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:27:5) to (../src/ban_s3.cpp:142:1) in function 'Ban::operator*'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:81:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'ban_interface' (../src/ban_s3.h:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'operator>=' (../src/ban_s3.h:27:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:3)...30 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Ban::operator*' (../src/ban_s3.cpp:27:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 553.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator>=' to 'operator_ge'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 556.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 556.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 557.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 558.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 559.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 559.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 561.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 561.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 563.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 563.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 564.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 564.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 565.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 565.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 583.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 583.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_ge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 583.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 583.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 585.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.6 seconds; current allocated memory: 418.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.45)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const (.42)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:89:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:353:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban_s3.h:99:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'Ban::operator/=(float)' (../src/ban_s3.h:100:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban_s3.h:103:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban_s3.h:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const (.66)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban_s3.h:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban_s3.h:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban_s3.h:118:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:280:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:279:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:272:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:328:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:324:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:323:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:307:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:177:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:342:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:100:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:358:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:99:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:98:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:97:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:73:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:264:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:75:46)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.14 seconds; current allocated memory: 422.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 422.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 432.742 MB.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num.2' (../src/ban_s3.h:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i244' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.1' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i218' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.2' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp14.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i417' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i404' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i417' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i404' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:119:34) to (../src/ban_s3.h:119:52) in function 'operator>='... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:264:5) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:63:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:67:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:341:22) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:353:22) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:341:22) to (../src/ban_interface.cpp:103:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:353:22) to (../src/ban_interface.cpp:107:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:104:32) to (../src/ban_interface.cpp:119:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:127:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:108:27) to (../src/ban_interface.cpp:131:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:239:23) to (../src/ban_interface.cpp:135:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:110:26) to (../src/ban_interface.cpp:139:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:111:27) to (../src/ban_interface.cpp:143:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:112:27) to (../src/ban_interface.cpp:147:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:114:34) to (../src/ban_interface.cpp:151:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:115:34) to (../src/ban_interface.cpp:155:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:159:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:167:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:170:6) to (../src/ban_s3.cpp:178:2) in function 'Ban::operator/='... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.3'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:300:22) to (../src/ban_s3.cpp:339:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:0) to (../src/ban_s3.cpp:339:1) in function 'Ban::operator+'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:27:13) to (../src/ban_s3.cpp:137:1) in function 'Ban::operator*'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'ban_interface' (../src/ban_s3.h:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'operator>=' (../src/ban_s3.h:27:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:3)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Ban::operator*' (../src/ban_s3.cpp:27:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 463.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 553.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator>=' to 'operator_ge'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 556.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 556.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 557.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 558.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 559.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 559.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 561.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 561.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 563.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 563.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 564.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 564.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 565.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 565.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 583.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 583.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_ge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 583.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 583.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 585.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
ERROR: [HLS 207-3339] no viable overloaded '+=' (../src/ban_interface.cpp:30:19)
ERROR: [HLS 207-3339] no viable overloaded '-=' (../src/ban_interface.cpp:34:19)
ERROR: [HLS 207-3339] no viable overloaded '*=' (../src/ban_interface.cpp:38:19)
ERROR: [HLS 207-3339] no viable overloaded '/=' (../src/ban_interface.cpp:42:19)
ERROR: [HLS 207-3339] no viable overloaded '+=' (../src/ban_interface.cpp:94:19)
ERROR: [HLS 207-3339] no viable overloaded '-=' (../src/ban_interface.cpp:98:19)
ERROR: [HLS 207-3339] no viable overloaded '*=' (../src/ban_interface.cpp:102:19)
ERROR: [HLS 207-3339] no viable overloaded '/=' (../src/ban_interface.cpp:106:19)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:110:26)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:334:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1193:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:4929:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:4966:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:4982:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:4994:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5000:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5006:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'const _CharT *' against 'T' (aka 'float') (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5018:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5024:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5030:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5036:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'const _CharT *' against 'T' (aka 'float') (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.tcc:1147:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.tcc:1163:5)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:114:26)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:328:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:380:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1179:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1186:5)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:118:26)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:122:26)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:150:26)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_code' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:284:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_code' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:289:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_condition' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:296:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_condition' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:303:3)
INFO: [HLS 207-4401] candidate template ignored: could not match 'fpos<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/postypes.h:216:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'pair<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_pair.h:363:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:292:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:342:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1106:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1112:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'allocator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/allocator.h:133:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'allocator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/allocator.h:139:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5050:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, char_traits<type-parameter-0-0>, allocator<type-parameter-0-0> >' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5058:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'const _CharT *' against 'T' (aka 'float') (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5072:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5084:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'istreambuf_iterator<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/streambuf_iterator.h:204:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'array<type-parameter-0-0, _Nm>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:241:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'tuple<type-parameter-0-0...>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/tuple:1337:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:646:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:652:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:657:5)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:154:26)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_code' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:311:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_code' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:315:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_condition' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:319:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'T' (aka 'float') to 'const std::error_condition' for 1st argument (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/system_error:323:3)
INFO: [HLS 207-4401] candidate template ignored: could not match 'fpos<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/postypes.h:221:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'pair<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_pair.h:376:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:304:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:354:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1118:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1124:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'allocator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/allocator.h:145:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'allocator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/allocator.h:151:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5097:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'const _CharT *' against 'T' (aka 'float') (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5110:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5122:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'istreambuf_iterator<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/streambuf_iterator.h:210:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'array<type-parameter-0-0, _Nm>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:246:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'tuple<type-parameter-0-0...>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/tuple:1363:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:663:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:669:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:674:5)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:158:26)
INFO: [HLS 207-4401] candidate template ignored: could not match 'pair<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_pair.h:388:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:316:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:366:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1142:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1148:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5211:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5224:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'const _CharT *' against 'T' (aka 'float') (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5236:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'array<type-parameter-0-0, _Nm>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:264:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'tuple<type-parameter-0-0...>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/tuple:1375:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:704:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:710:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'unique_ptr<type-parameter-0-0, type-parameter-0-1>' against 'Ban' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/unique_ptr.h:715:5)
ERROR: [HLS 207-3712] invalid operands to binary expression ('T' (aka 'float') and 'Ban') (../src/ban_interface.cpp:162:26)
INFO: [HLS 207-4401] candidate template ignored: could not match 'pair<type-parameter-0-0, type-parameter-0-1>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_pair.h:394:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:322:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'reverse_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:372:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1166:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'move_iterator<type-parameter-0-0>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/stl_iterator.h:1172:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5249:5)
INFO: [HLS 207-4401] candidate template ignored: could not match 'basic_string<type-parameter-0-0, type-parameter-0-1, type-parameter-0-2>' against 'float' (/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/basic_string.h:5262:5)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.49 seconds; current allocated memory: 418.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:67:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:81:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:82:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:353:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:280:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:279:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:272:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:328:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:324:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:323:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:307:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:358:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:342:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:264:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.78 seconds; current allocated memory: 420.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 427.285 MB.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp11.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:264:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:341:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:353:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:239:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:94:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:95:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:96:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:300:22) to (../src/ban_s3.cpp:339:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:27:13) to (../src/ban_s3.cpp:137:1) in function 'Ban::operator*'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator*' into 'ban_interface' (../src/ban_interface.cpp:22) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:3)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 453.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 501.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 503.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 503.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 504.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 504.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 506.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 506.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 506.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 506.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 507.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 507.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 520.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 520.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.44 seconds; current allocated memory: 520.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.33 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.44 seconds; current allocated memory: 418.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:67:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:81:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:82:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:350:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:301:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:325:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:321:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:320:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:355:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:339:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:277:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:276:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:272:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:264:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.63 seconds; current allocated memory: 420.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.957 MB.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp5.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:264:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:338:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:350:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:239:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:94:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:95:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:96:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:297:22) to (../src/ban_s3.cpp:336:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:27:13) to (../src/ban_s3.cpp:137:1) in function 'Ban::operator*'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator*' into 'ban_interface' (../src/ban_interface.cpp:22) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:3)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 453.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 490.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 493.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 495.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 495.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 495.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 495.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 496.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 496.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 510.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 510.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.43 seconds; current allocated memory: 510.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 511.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 515.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 518.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.44 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.53 seconds; current allocated memory: 418.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:67:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:81:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:82:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:94:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:95:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.58 seconds; current allocated memory: 420.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.496 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:23:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:27:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:94:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:95:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:96:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:8:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 451.957 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 493.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 495.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 495.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 507.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 507.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0 seconds. Elapsed time: 2.34 seconds; current allocated memory: 507.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 508.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 512.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 515.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ban_interface ban_interface 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.57 seconds; current allocated memory: 419.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.65 seconds; current allocated memory: 420.949 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 424.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.711 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:23:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:27:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:8:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 452.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 489.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 493.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 495.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 495.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 507.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 507.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 507.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 508.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 512.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ban_interface ban_interface 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.41 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.43 seconds; current allocated memory: 420.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.699 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:23:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:27:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:8:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.242 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 493.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 493.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 495.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 495.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 507.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 507.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 507.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 508.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 512.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ban_interface ban_interface 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.3 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.34 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.5 seconds; current allocated memory: 420.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.637 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:23:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:27:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:8:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 493.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 495.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 495.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 507.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 507.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.28 seconds; current allocated memory: 507.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 508.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 512.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name ban_interface ban_interface 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.34 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:105:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.52 seconds; current allocated memory: 420.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.633 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:23:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:27:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:31:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:39:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:43:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:51:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:79:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:83:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:95:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:99:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:8:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 452.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 493.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 493.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 495.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 495.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 507.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 507.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 507.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 508.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 512.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.34 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.Bans' into 'topf(Ban&, Ban&)' (../src/ban_interface.cpp:6:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.58 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.246 MB.
INFO: [XFORM 203-102] Partitioning array 'retval.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 443.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 454.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 456.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.25 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.31 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.Bans' into 'topf(Ban&, Ban&)' (../src/ban_interface.cpp:6:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.55 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.246 MB.
INFO: [XFORM 203-102] Partitioning array 'retval.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 443.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 454.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.31 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.35 seconds; current allocated memory: 419.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:110:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.4 seconds; current allocated memory: 420.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.691 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:28:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:32:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:36:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:44:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:48:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:52:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:56:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:60:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:64:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:76:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:80:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:84:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:88:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:92:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:96:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:100:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:104:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:13:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 452.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 493.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 493.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 493.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 493.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 495.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 495.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 507.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 507.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 507.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 508.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 512.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.39 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.45 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.46)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.43)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*) (.27)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::mul_body(Ban const&) const' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:135:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:77:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:78:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:331:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:91:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:92:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.62)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:294:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:318:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:314:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:313:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:297:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:110:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:239:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:236:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:348:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:332:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:218:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:215:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:214:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:270:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:269:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:265:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:163:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:114:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.75 seconds; current allocated memory: 420.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.684 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:163) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:114:15) to (../src/ban_interface.cpp:28:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:163:6) to (../src/ban_interface.cpp:32:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:257:5) to (../src/ban_interface.cpp:36:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:44:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:48:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:52:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:56:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:60:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:207:13) to (../src/ban_interface.cpp:64:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:331:22) to (../src/ban_interface.cpp:76:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:343:22) to (../src/ban_interface.cpp:80:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:84:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:88:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:232:23) to (../src/ban_interface.cpp:92:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:90:26) to (../src/ban_interface.cpp:96:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:91:27) to (../src/ban_interface.cpp:100:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:92:27) to (../src/ban_interface.cpp:104:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:290:22) to (../src/ban_s3.cpp:329:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_interface.cpp:13:13)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 452.090 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 489.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 491.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 493.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 493.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 493.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 495.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 495.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 507.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 507.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 507.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 508.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 512.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.46 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.5 seconds; current allocated memory: 419.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.Bans' into 'topf(Ban&, Ban&)' (../src/ban_interface.cpp:6:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.76 seconds; current allocated memory: 419.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.234 MB.
INFO: [XFORM 203-102] Partitioning array 'retval.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 443.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 454.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 456.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 456.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 457.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 457.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 457.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.38 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.44 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.17)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.Bans' into 'topf(Ban&, Ban&)' (../src/ban_interface.cpp:6:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.72 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 421.184 MB.
INFO: [XFORM 203-102] Partitioning array 'retval.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 443.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 454.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 456.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 457.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 457.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.42 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.26)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.20)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.26)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.20)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:63:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'topf(Ban&, Ban&, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.Bans' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:15:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.86 seconds; current allocated memory: 418.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.547 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'retval.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.695 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 466.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.59 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.26)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.23)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.20)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.26)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.20)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.41)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'topf(Ban&, Ban&, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:17:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.09 seconds; current allocated memory: 418.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.484 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp2.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 466.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.37 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.43 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.29)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.23)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.29)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.23)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'output::output(Ban)' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'topf(Ban&, Ban&, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:21:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.86 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.06 seconds; current allocated memory: 418.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.598 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp1.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 445.922 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.58 seconds; current allocated memory: 418.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.29)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.26)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.23)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.29)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.23)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'output::output(Ban)' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 128-bits (../src/ban_interface.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.53)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'topf(Ban&, Ban&, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'topf(Ban&, Ban&, op_type)' (../src/ban_interface.cpp:21:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.89 seconds; current allocated memory: 418.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.668 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp1.1' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 445.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topf' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.01 seconds; current allocated memory: 418.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:71:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:334:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:127:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:131:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:285:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:309:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:288:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:339:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:323:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:261:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:260:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:248:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:154:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.04 seconds; current allocated memory: 420.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 420.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 423.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.703 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:154) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:86:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:281:22) to (../src/ban_s3.cpp:320:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 451.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 488.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 490.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 490.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 492.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 492.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 492.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 492.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 494.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 494.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 506.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 506.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 506.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 507.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 511.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 514.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 526.020 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.84 seconds; current allocated memory: 554.270 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 557.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
INFO: [HLS 200-789] **** Estimated Fmax: 134.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.58 seconds. CPU system time: 0.85 seconds. Elapsed time: 22.78 seconds; current allocated memory: -797.934 MB.
INFO: [HLS 200-112] Total CPU user time: 24.32 seconds. Total CPU system time: 1.3 seconds. Total elapsed time: 24.69 seconds; peak allocated memory: 1.324 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.44 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:58:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:243:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:72:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:277:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:318:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:330:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:127:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:135:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:134:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:131:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:301:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:284:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:226:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:226:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:223:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:335:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:319:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:202:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:202:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:201:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:196:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:196:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:201:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:257:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:252:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:244:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.56 seconds; current allocated memory: 420.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.914 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:194:13) to (../src/ban_s3.cpp:205:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:194:13) to (../src/ban_s3.cpp:205:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:194:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:194:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:85:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:87:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:127:6) to (../src/ban_s3.cpp:158:2) in function 'Ban::operator/'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:277:22) to (../src/ban_s3.cpp:316:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/' into 'ban_interface' (../src/ban_interface.cpp:76) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 451.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 488.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 490.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 490.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 492.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 492.703 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.4 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.44 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'Ban::operator-() const' (../src/ban_s3.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:58:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:127:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:241:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:248:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:248:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:248:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:72:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:275:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:316:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:316:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:330:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.22)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:330:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:128:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:136:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:135:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:132:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:279:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:303:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:299:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:298:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:282:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:101:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:224:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:224:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:338:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:337:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:336:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:321:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:320:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:319:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:102:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:103:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:203:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:203:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:199:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:194:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:194:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:199:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:255:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:254:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:250:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:242:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:112:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:112:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.59 seconds; current allocated memory: 420.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.121 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num.4' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:192:13) to (../src/ban_s3.cpp:203:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:192:13) to (../src/ban_s3.cpp:203:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:192:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:192:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:85:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:87:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:128:6) to (../src/ban_s3.cpp:156:2) in function 'Ban::operator/'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:275:22) to (../src/ban_s3.cpp:314:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/' into 'ban_interface' (../src/ban_interface.cpp:76) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 451.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 488.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 491.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 491.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 493.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 493.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 493.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 494.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 494.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 507.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 507.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 507.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 508.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 512.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 515.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 526.551 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.37 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.48 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:58:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:242:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:72:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:276:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:276:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:317:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:329:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:83:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:85:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.57)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:127:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:134:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:133:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:280:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:299:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:283:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:334:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:318:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:204:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:204:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:201:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:201:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:195:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:195:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:255:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:251:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.62 seconds; current allocated memory: 420.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.914 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp7.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:193:13) to (../src/ban_s3.cpp:204:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:193:13) to (../src/ban_s3.cpp:204:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:193:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:193:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:85:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:87:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:127:6) to (../src/ban_s3.cpp:157:2) in function 'Ban::operator/'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:276:22) to (../src/ban_s3.cpp:315:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator/' into 'ban_interface' (../src/ban_interface.cpp:76) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 451.562 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 488.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 490.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 490.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 492.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 492.703 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.41 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.54 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:71:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:334:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.58)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:127:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:131:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:285:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:309:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:288:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:339:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:323:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:261:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:260:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:248:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:154:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.68 seconds; current allocated memory: 420.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.758 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:154) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:86:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:281:22) to (../src/ban_s3.cpp:320:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 451.520 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 488.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 490.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 490.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 492.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 492.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 492.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 492.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 494.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 494.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 507.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 507.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 507.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 507.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 511.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 514.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 526.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.82 seconds; current allocated memory: 554.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 557.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
INFO: [HLS 200-789] **** Estimated Fmax: 134.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.29 seconds. CPU system time: 0.8 seconds. Elapsed time: 21.79 seconds; current allocated memory: -797.793 MB.
INFO: [HLS 200-112] Total CPU user time: 23.85 seconds. Total CPU system time: 1.22 seconds. Total elapsed time: 23.57 seconds; peak allocated memory: 1.324 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.33 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.44 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'output::output()' (../src/ban_s3.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:71:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:334:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'output::output()' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:127:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:131:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:285:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:309:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:288:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:155:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:339:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:323:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:261:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:260:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:248:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:154:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.54 seconds; current allocated memory: 420.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.754 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:154) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:105:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:109:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:86:26) to (../src/ban_interface.cpp:141:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:149:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:281:22) to (../src/ban_s3.cpp:320:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:18:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 451.566 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 488.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 490.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 490.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 492.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 492.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 492.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 492.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 494.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 494.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 507.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 507.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 507.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 507.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 511.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 514.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 526.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.63 seconds; current allocated memory: 554.641 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 557.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.28 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.34 seconds; current allocated memory: 418.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'output::output()' (../src/ban_s3.h:96:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' (../src/ban_s3.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.9.42)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.6.39)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:59:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:126:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:247:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:254:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:71:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:73:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:75:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.27)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:281:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:322:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.19)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:334:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:84:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:87:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'output::output()' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'sqrt(Ban const&)' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.61)' (../src/ban_s3.cpp:55:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:90:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:78:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:51:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:66:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:65:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:64:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:87:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:81:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:127:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:131:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:130:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:285:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:309:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:305:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:288:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:100:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.outputs' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_interface.cpp:107:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:230:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:227:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:22:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:339:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:323:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:209:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:206:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:200:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:205:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:18:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:261:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:260:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:256:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:248:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:154:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:111:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:110:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban const&, Ban const&, float, op_type)' (../src/ban_s3.cpp:109:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.48 seconds; current allocated memory: 420.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 420.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.816 MB.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:154) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp23.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp25.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'ban_interface' (../src/ban_s3.cpp:158) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:88:27) to (../src/ban_interface.cpp:104:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_s3.cpp:209:17) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:198:13) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:86:26) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:281:22) to (../src/ban_s3.cpp:320:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:74:31) to (../src/ban_s3.cpp:97:1) in function 'Ban::operator+.1'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:71:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:141)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 451.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 488.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+' to 'operator_add'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 490.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 490.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 492.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 492.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 492.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 492.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 494.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 494.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 507.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.62 seconds; current allocated memory: 507.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 507.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 507.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 511.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 514.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 526.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.63 seconds; current allocated memory: 554.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
