

================================================================
== Vivado HLS Report for 'fetch_log'
================================================================
* Date:           Thu Apr 09 15:07:21 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        Pure_prefetch_log
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80001|  80001|  80002|  80002|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  80000|  80000|        10|          -|          -|  8000|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: log_read (5)  [1/1] 1.00ns
:0  %log_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %log)

ST_1: a_read (6)  [1/1] 1.00ns
:1  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: log3 (7)  [1/1] 0.00ns
:2  %log3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %log_read, i32 2, i32 31)

ST_1: tmp_1 (8)  [1/1] 0.00ns
:3  %tmp_1 = zext i30 %log3 to i32

ST_1: LOG_BUS_addr (9)  [1/1] 0.00ns
:4  %LOG_BUS_addr = getelementptr i32* %LOG_BUS, i32 %tmp_1

ST_1: tmp_2 (10)  [1/1] 0.00ns
:5  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_2_cast (11)  [1/1] 0.00ns
:6  %tmp_2_cast = zext i30 %tmp_2 to i31

ST_1: StgValue_19 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %LOG_BUS), !map !24

ST_1: StgValue_20 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !28

ST_1: StgValue_21 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !34

ST_1: StgValue_22 (15)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fetch_log_str) nounwind

ST_1: StgValue_23 (16)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:5
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_24 (17)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:5
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_25 (18)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:6
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %LOG_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_26 (19)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:6
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %log, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_27 (20)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:7
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_28 (21)  [1/1] 1.57ns  loc: Pureprefetch_log.cpp:11
:16  br label %1


 <State 2>: 8.75ns
ST_2: sum (23)  [1/1] 0.00ns
:0  %sum = phi i32 [ 0, %0 ], [ %sum_1, %2 ]

ST_2: i (24)  [1/1] 0.00ns
:1  %i = phi i16 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast1 (25)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:11
:2  %i_cast1 = zext i16 %i to i32

ST_2: i_cast1_cast (26)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:11
:3  %i_cast1_cast = zext i16 %i to i31

ST_2: tmp (27)  [1/1] 2.28ns  loc: Pureprefetch_log.cpp:11
:4  %tmp = icmp ult i16 %i, -1536

ST_2: empty (28)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8000, i64 8000, i64 8000) nounwind

ST_2: StgValue_35 (29)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:11
:6  br i1 %tmp, label %2, label %3

ST_2: a2_sum (31)  [1/1] 2.44ns  loc: Pureprefetch_log.cpp:13
:0  %a2_sum = add i31 %tmp_2_cast, %i_cast1_cast

ST_2: LOG_BUS_addr_req (37)  [1/1] 8.75ns  loc: Pureprefetch_log.cpp:16
:6  %LOG_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %LOG_BUS_addr, i32 1)

ST_2: i_1 (40)  [1/1] 1.96ns  loc: Pureprefetch_log.cpp:11
:9  %i_1 = add i16 %i, 8

ST_2: StgValue_39 (43)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:21
:0  ret i32 %sum


 <State 3>: 8.75ns
ST_3: a2_sum_cast (32)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:13
:1  %a2_sum_cast = zext i31 %a2_sum to i32

ST_3: A_BUS_addr (33)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:13
:2  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_3: temp_req (34)  [7/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_3: StgValue_43 (38)  [1/1] 8.75ns  loc: Pureprefetch_log.cpp:16
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %LOG_BUS_addr, i32 %i_cast1, i4 -1)


 <State 4>: 8.75ns
ST_4: temp_req (34)  [6/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_4: LOG_BUS_addr_resp (39)  [5/5] 8.75ns  loc: Pureprefetch_log.cpp:16
:8  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 5>: 8.75ns
ST_5: temp_req (34)  [5/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_5: LOG_BUS_addr_resp (39)  [4/5] 8.75ns  loc: Pureprefetch_log.cpp:16
:8  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 6>: 8.75ns
ST_6: temp_req (34)  [4/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_6: LOG_BUS_addr_resp (39)  [3/5] 8.75ns  loc: Pureprefetch_log.cpp:16
:8  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 7>: 8.75ns
ST_7: temp_req (34)  [3/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_7: LOG_BUS_addr_resp (39)  [2/5] 8.75ns  loc: Pureprefetch_log.cpp:16
:8  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 8>: 8.75ns
ST_8: temp_req (34)  [2/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_8: LOG_BUS_addr_resp (39)  [1/5] 8.75ns  loc: Pureprefetch_log.cpp:16
:8  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 9>: 8.75ns
ST_9: temp_req (34)  [1/7] 8.75ns  loc: Pureprefetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 10>: 8.75ns
ST_10: temp (35)  [1/1] 8.75ns  loc: Pureprefetch_log.cpp:13
:4  %temp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_BUS_addr)


 <State 11>: 2.44ns
ST_11: sum_1 (36)  [1/1] 2.44ns  loc: Pureprefetch_log.cpp:15
:5  %sum_1 = add nsw i32 %temp, %sum

ST_11: StgValue_57 (41)  [1/1] 0.00ns  loc: Pureprefetch_log.cpp:11
:10  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ LOG_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
log_read          (read             ) [ 000000000000]
a_read            (read             ) [ 000000000000]
log3              (partselect       ) [ 000000000000]
tmp_1             (zext             ) [ 000000000000]
LOG_BUS_addr      (getelementptr    ) [ 001111111111]
tmp_2             (partselect       ) [ 000000000000]
tmp_2_cast        (zext             ) [ 001111111111]
StgValue_19       (specbitsmap      ) [ 000000000000]
StgValue_20       (specbitsmap      ) [ 000000000000]
StgValue_21       (specbitsmap      ) [ 000000000000]
StgValue_22       (spectopmodule    ) [ 000000000000]
StgValue_23       (specinterface    ) [ 000000000000]
StgValue_24       (specinterface    ) [ 000000000000]
StgValue_25       (specinterface    ) [ 000000000000]
StgValue_26       (specinterface    ) [ 000000000000]
StgValue_27       (specinterface    ) [ 000000000000]
StgValue_28       (br               ) [ 011111111111]
sum               (phi              ) [ 001111111111]
i                 (phi              ) [ 001000000000]
i_cast1           (zext             ) [ 000100000000]
i_cast1_cast      (zext             ) [ 000000000000]
tmp               (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
StgValue_35       (br               ) [ 000000000000]
a2_sum            (add              ) [ 000100000000]
LOG_BUS_addr_req  (writereq         ) [ 000000000000]
i_1               (add              ) [ 011111111111]
StgValue_39       (ret              ) [ 000000000000]
a2_sum_cast       (zext             ) [ 000000000000]
A_BUS_addr        (getelementptr    ) [ 000011111110]
StgValue_43       (write            ) [ 000000000000]
LOG_BUS_addr_resp (writeresp        ) [ 000000000000]
temp_req          (readreq          ) [ 000000000000]
temp              (read             ) [ 000000000001]
sum_1             (add              ) [ 011111111111]
StgValue_57       (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LOG_BUS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOG_BUS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fetch_log_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="log_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_writeresp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="LOG_BUS_addr_req/2 StgValue_43/3 LOG_BUS_addr_resp/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_readreq_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="temp_req/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="7"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/10 "/>
</bind>
</comp>

<comp id="109" class="1005" name="sum_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="sum_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="log3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="30" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="30" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="LOG_BUS_addr_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="30" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LOG_BUS_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="30" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_2_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="30" slack="0"/>
<pin id="164" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_cast1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_cast1_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1_cast/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a2_sum_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="1"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="a2_sum_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a2_sum_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_BUS_addr_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="31" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="9"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/11 "/>
</bind>
</comp>

<comp id="206" class="1005" name="LOG_BUS_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LOG_BUS_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_2_cast_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="1"/>
<pin id="213" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_cast1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="a2_sum_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="1"/>
<pin id="226" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="A_BUS_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="temp_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="245" class="1005" name="sum_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="103"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="74" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="80" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="125" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="125" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="125" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="170" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="125" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="205"><net_src comp="109" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="146" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="214"><net_src comp="162" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="219"><net_src comp="166" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="227"><net_src comp="180" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="232"><net_src comp="185" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="237"><net_src comp="194" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="243"><net_src comp="104" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="248"><net_src comp="201" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LOG_BUS | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: fetch_log : A_BUS | {3 4 5 6 7 8 9 10 }
	Port: fetch_log : a | {1 }
	Port: fetch_log : log | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		LOG_BUS_addr : 2
		tmp_2_cast : 1
	State 2
		i_cast1 : 1
		i_cast1_cast : 1
		tmp : 1
		StgValue_35 : 2
		a2_sum : 2
		i_1 : 1
		StgValue_39 : 1
	State 3
		A_BUS_addr : 1
		temp_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    a2_sum_fu_180    |    0    |    30   |
|    add   |      i_1_fu_185     |    0    |    16   |
|          |     sum_1_fu_201    |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |      tmp_fu_174     |    0    |    6    |
|----------|---------------------|---------|---------|
|          | log_read_read_fu_74 |    0    |    0    |
|   read   |  a_read_read_fu_80  |    0    |    0    |
|          |   temp_read_fu_104  |    0    |    0    |
|----------|---------------------|---------|---------|
| writeresp| grp_writeresp_fu_86 |    0    |    0    |
|----------|---------------------|---------|---------|
|  readreq |  grp_readreq_fu_93  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     log3_fu_132     |    0    |    0    |
|          |     tmp_2_fu_152    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_1_fu_142    |    0    |    0    |
|          |  tmp_2_cast_fu_162  |    0    |    0    |
|   zext   |    i_cast1_fu_166   |    0    |    0    |
|          | i_cast1_cast_fu_170 |    0    |    0    |
|          |  a2_sum_cast_fu_191 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    84   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| A_BUS_addr_reg_234 |   32   |
|LOG_BUS_addr_reg_206|   32   |
|   a2_sum_reg_224   |   31   |
|     i_1_reg_229    |   16   |
|   i_cast1_reg_216  |   32   |
|      i_reg_121     |   16   |
|    sum_1_reg_245   |   32   |
|     sum_reg_109    |   32   |
|    temp_reg_240    |   32   |
| tmp_2_cast_reg_211 |   31   |
+--------------------+--------+
|        Total       |   286  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_86 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_86 |  p2  |   2  |  16  |   32   ||    16   |
|  grp_readreq_fu_93  |  p1  |   2  |  32  |   64   ||    32   |
|     sum_reg_109     |  p0  |   2  |  32  |   64   ||    32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   163  ||  6.284  ||    80   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   80   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   286  |   164  |
+-----------+--------+--------+--------+
