#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 20:09:15 2025
# Process ID: 284762
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.996 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 284827
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 38322 ; free virtual = 212056
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.148; parent = 3039.078; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3107.043 ; gain = 309.770 ; free physical = 38292 ; free virtual = 212014
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.117; parent = 3107.047; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.855 ; gain = 327.582 ; free physical = 38306 ; free virtual = 212027
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.930; parent = 3124.859; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.855 ; gain = 327.582 ; free physical = 38310 ; free virtual = 212031
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.930; parent = 3124.859; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.855 ; gain = 0.000 ; free physical = 38310 ; free virtual = 212031
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3287.574 ; gain = 0.000 ; free physical = 38365 ; free virtual = 212085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3287.574 ; gain = 0.000 ; free physical = 38365 ; free virtual = 212085
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3287.574 ; gain = 490.301 ; free physical = 38382 ; free virtual = 212103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.633; parent = 3255.562; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3287.574 ; gain = 490.301 ; free physical = 38386 ; free virtual = 212106
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.633; parent = 3255.562; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3287.574 ; gain = 490.301 ; free physical = 38387 ; free virtual = 212107
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.633; parent = 3255.562; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3287.574 ; gain = 490.301 ; free physical = 38389 ; free virtual = 212111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.633; parent = 3255.562; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 15    
+---Registers : 
	               19 Bit    Registers := 15    
	               15 Bit    Registers := 16    
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3287.574 ; gain = 490.301 ; free physical = 38448 ; free virtual = 212187
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.575; parent = 2372.401; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4228.633; parent = 3255.562; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3682.949 ; gain = 885.676 ; free physical = 37981 ; free virtual = 211720
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.081; parent = 2965.938; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4656.023; parent = 3682.953; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3685.949 ; gain = 888.676 ; free physical = 37977 ; free virtual = 211716
Synthesis current peak Physical Memory [PSS] (MB): peak = 3223.421; parent = 2969.278; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.023; parent = 3685.953; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3734.996 ; gain = 937.723 ; free physical = 37947 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.065; parent = 2978.923; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4708.070; parent = 3735.000; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37950 ; free virtual = 211690
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.257; parent = 2979.117; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37939 ; free virtual = 211679
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.261; parent = 2979.118; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37948 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.292; parent = 2979.149; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37948 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.370; parent = 2979.228; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37948 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.370; parent = 2979.228; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37948 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.386; parent = 2979.243; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   197|
|3     |LUT2   |   908|
|4     |LUT3   |    64|
|5     |LUT4   |   352|
|6     |LUT5   |   416|
|7     |LUT6   |   704|
|8     |FDRE   |   496|
|9     |IBUF   |   451|
|10    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3749.871 ; gain = 952.598 ; free physical = 37948 ; free virtual = 211687
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.401; parent = 2979.259; children = 254.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4722.945; parent = 3749.875; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3749.871 ; gain = 789.879 ; free physical = 37953 ; free virtual = 211692
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3749.879 ; gain = 952.598 ; free physical = 37953 ; free virtual = 211693
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3760.840 ; gain = 0.000 ; free physical = 38065 ; free virtual = 211804
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3804.664 ; gain = 0.000 ; free physical = 38019 ; free virtual = 211759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 452 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 451 instances

Synth Design complete, checksum: 95ae472e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3804.664 ; gain = 2100.180 ; free physical = 38150 ; free virtual = 211890
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M32_W6_N8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4569.668 ; gain = 765.004 ; free physical = 37691 ; free virtual = 211418
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 20:10:20 2025...
