
*** Running vivado
    with args -log RootDesign_SimpleFilter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RootDesign_SimpleFilter_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RootDesign_SimpleFilter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zapma/PiRadioInterview/ip_repo/SimpleFilter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top RootDesign_SimpleFilter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.504 ; gain = 234.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RootDesign_SimpleFilter_0_0' [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ip/RootDesign_SimpleFilter_0_0/synth/RootDesign_SimpleFilter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'SimpleFilter_v1_0' [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0.v:4]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleFilter_v1_0_S00_AXI' [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'SimpleFilter_v1_0_S00_AXI' (1#1) [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'FilterCore' [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:21]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].m0_reg[8] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].m0_reg[9] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].m1_reg[9] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].m0_reg[10] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].m1_reg[10] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].m0_reg[11] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].m1_reg[11] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].m3_reg[11] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:96]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].m0_reg[12] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].m1_reg[12] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].m3_reg[12] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:96]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].m0_reg[13] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].m1_reg[13] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].m3_reg[13] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:96]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].m5_reg[13] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:97]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].m0_reg[14] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:94]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].m1_reg[14] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:95]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].m3_reg[14] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:96]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].m5_reg[14] was removed.  [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:97]
INFO: [Synth 8-6155] done synthesizing module 'FilterCore' (2#1) [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/FilterCore.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpleFilter_v1_0' (3#1) [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ipshared/c3e4/hdl/SimpleFilter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RootDesign_SimpleFilter_0_0' (4#1) [c:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.srcs/sources_1/bd/RootDesign/ip/RootDesign_SimpleFilter_0_0/synth/RootDesign_SimpleFilter_0_0.v:57]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.254 ; gain = 312.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.254 ; gain = 312.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.254 ; gain = 312.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1079.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1177.172 ; gain = 3.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   9 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleFilter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module FilterCore 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   9 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 56    
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design SimpleFilter_v1_0 has unconnected port m00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/FIR/m1_reg[0][0]' (FDRE) to 'inst/FIR/m5_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m1_reg[1][0]' (FDRE) to 'inst/FIR/genblk1[1].m5_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m1_reg[2][0]' (FDRE) to 'inst/FIR/genblk1[2].m5_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/m3_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/m3_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/m3_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'inst/FIR/m3_reg[0][3]' (FDRE) to 'inst/FIR/m7_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/m3_reg[0][4]' (FDRE) to 'inst/FIR/m7_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/m3_reg[0][5]' (FDRE) to 'inst/FIR/m7_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/m3_reg[0][6]' (FDRE) to 'inst/FIR/m7_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m1_reg[3][0]' (FDRE) to 'inst/FIR/genblk1[3].m5_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m3_reg[1][3]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m3_reg[1][4]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m3_reg[1][5]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m3_reg[1][6]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m1_reg[4][0]' (FDRE) to 'inst/FIR/genblk1[4].m5_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m3_reg[2][3]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m3_reg[2][4]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m3_reg[2][5]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m3_reg[2][6]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m1_reg[5][0]' (FDRE) to 'inst/FIR/genblk1[5].m5_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m3_reg[3][3]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m3_reg[3][4]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m3_reg[3][5]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m3_reg[3][6]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/m7_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m1_reg[6][0]' (FDRE) to 'inst/FIR/genblk1[6].m5_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m3_reg[4][3]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m3_reg[4][4]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m3_reg[4][5]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m3_reg[4][6]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/SimpleFilter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/SimpleFilter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SimpleFilter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/SimpleFilter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/SimpleFilter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SimpleFilter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m7_reg[5][1]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m7_reg[5][2]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m7_reg[5][3]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m7_reg[5][4]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m7_reg[6][1]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m7_reg[6][2]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m7_reg[6][3]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m7_reg[6][4]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m7_reg[7][1]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m7_reg[7][2]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m7_reg[7][3]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m7_reg[7][4]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m7_reg[8][1]' (FDRE) to 'inst/FIR/genblk1[8].m3_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m7_reg[8][2]' (FDRE) to 'inst/FIR/genblk1[8].m3_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m7_reg[8][3]' (FDRE) to 'inst/FIR/genblk1[8].m3_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m7_reg[8][4]' (FDRE) to 'inst/FIR/genblk1[8].m3_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m5_reg[7][0]' (FDRE) to 'inst/FIR/genblk1[7].m1_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[9].m7_reg[9][1]' (FDRE) to 'inst/FIR/genblk1[9].m3_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[9].m7_reg[9][2]' (FDRE) to 'inst/FIR/genblk1[9].m3_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[9].m7_reg[9][3]' (FDRE) to 'inst/FIR/genblk1[9].m3_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[9].m7_reg[9][4]' (FDRE) to 'inst/FIR/genblk1[9].m3_reg[9][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/genblk1[5].m3_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/genblk1[5].m3_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/FIR/genblk1[5].m3_reg[5][2] )
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m5_reg[8][0]' (FDRE) to 'inst/FIR/genblk1[8].m1_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[10].m7_reg[10][1]' (FDRE) to 'inst/FIR/genblk1[10].m3_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[10].m7_reg[10][2]' (FDRE) to 'inst/FIR/genblk1[10].m3_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[10].m7_reg[10][3]' (FDRE) to 'inst/FIR/genblk1[10].m3_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[10].m7_reg[10][4]' (FDRE) to 'inst/FIR/genblk1[10].m3_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/m0_reg[0][0]' (FDRE) to 'inst/FIR/m7_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m0_reg[1][0]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m0_reg[2][0]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m0_reg[3][0]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m0_reg[4][0]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m0_reg[5][0]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/m5_reg[0][0]' (FDRE) to 'inst/FIR/m7_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m0_reg[6][0]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[1].m5_reg[1][0]' (FDRE) to 'inst/FIR/genblk1[1].m7_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m0_reg[7][0]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[2].m5_reg[2][0]' (FDRE) to 'inst/FIR/genblk1[2].m7_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[3].m5_reg[3][0]' (FDRE) to 'inst/FIR/genblk1[3].m7_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[4].m5_reg[4][0]' (FDRE) to 'inst/FIR/genblk1[4].m7_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[5].m5_reg[5][0]' (FDRE) to 'inst/FIR/genblk1[5].m3_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[6].m5_reg[6][0]' (FDRE) to 'inst/FIR/genblk1[6].m3_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[7].m1_reg[7][0]' (FDRE) to 'inst/FIR/genblk1[7].m3_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[8].m1_reg[8][0]' (FDRE) to 'inst/FIR/genblk1[8].m3_reg[8][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[9].m5_reg[9][0]' (FDRE) to 'inst/FIR/genblk1[9].m3_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[10].m5_reg[10][0]' (FDRE) to 'inst/FIR/genblk1[10].m3_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[11].m5_reg[11][0]' (FDRE) to 'inst/FIR/genblk1[11].m7_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'inst/FIR/genblk1[12].m5_reg[12][0]' (FDRE) to 'inst/FIR/genblk1[12].m7_reg[12][1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1177.172 ; gain = 410.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1184.805 ; gain = 418.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[4].m3_reg[4][31]   | 5      | 25    | YES          | NO                 | YES               | 25     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[6].m1_reg[6][31]   | 7      | 31    | YES          | NO                 | YES               | 31     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[7].m0_reg[7][31]   | 8      | 31    | YES          | NO                 | YES               | 31     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[10].m3_reg[10][31] | 6      | 28    | YES          | NO                 | YES               | 28     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[12].m5_reg[12][31] | 10     | 31    | YES          | NO                 | YES               | 31     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[14].m7_reg[14][31] | 14     | 27    | YES          | NO                 | YES               | 27     | 0       | 
|RootDesign_SimpleFilter_0_0 | inst/FIR/genblk1[14].m7_reg[14][4]  | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
+----------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    92|
|2     |LUT1   |    31|
|3     |LUT2   |   284|
|4     |LUT3   |   192|
|5     |LUT4   |   162|
|6     |LUT5   |    79|
|7     |LUT6   |   123|
|8     |SRL16E |   179|
|9     |FDRE   |   741|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |  1884|
|2     |  inst                             |SimpleFilter_v1_0         |  1884|
|3     |    FIR                            |FilterCore                |  1653|
|4     |    SimpleFilter_v1_0_S00_AXI_inst |SimpleFilter_v1_0_S00_AXI |   231|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1197.344 ; gain = 332.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1197.344 ; gain = 430.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1197.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RootDesign_SimpleFilter_0_0' is not ideal for floorplanning, since the cellview 'FilterCore' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1201.465 ; gain = 729.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.runs/RootDesign_SimpleFilter_0_0_synth_1/RootDesign_SimpleFilter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RootDesign_SimpleFilter_0_0, cache-ID = b04a6789d78a10c5
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zapma/PiRadioInterview/InterviewProject/InterviewProject.runs/RootDesign_SimpleFilter_0_0_synth_1/RootDesign_SimpleFilter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RootDesign_SimpleFilter_0_0_utilization_synth.rpt -pb RootDesign_SimpleFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 21:42:30 2021...
