#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 20 14:24:06 2022
# Process ID: 12668
# Current directory: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/top.vds
# Journal file: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/vga640x480.v:23]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/vga640x480.v:23]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/.Xil/Vivado-12668-DESKTOP-G6JBKFV/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/.Xil/Vivado-12668-DESKTOP-G6JBKFV/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:59]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:59]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'LED' does not match port width (16) of module 'XADCdemo' [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/top.v:162]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1026.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1026.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:9]
Finished Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1053.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.926 ; gain = 27.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.926 ; gain = 27.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for jabba/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1053.926 ; gain = 27.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.926 ; gain = 27.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 15    
	   3 Input   11 Bit       Adders := 17    
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dig35, operation Mode is: (A:0x3d090)*B.
DSP Report: operator dig35 is absorbed into DSP dig35.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XADCdemo    | (A:0x3d090)*B | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \jabba/XLXI_7  has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |   271|
|4     |DSP48E1  |     1|
|5     |LUT1     |    15|
|6     |LUT2     |   630|
|7     |LUT3     |   214|
|8     |LUT4     |   342|
|9     |LUT5     |   176|
|10    |LUT6     |   264|
|11    |FDRE     |   443|
|12    |FDSE     |     1|
|13    |IBUF     |     9|
|14    |OBUF     |    17|
|15    |OBUFT    |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1276.676 ; gain = 249.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 1276.676 ; gain = 222.750
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1276.676 ; gain = 249.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1276.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 8 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1276.676 ; gain = 249.797
INFO: [Common 17-1381] The checkpoint 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 14:25:52 2022...
