// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module busqueda_cam (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tree_V_address0,
        tree_V_ce0,
        tree_V_q0,
        tree_V_address1,
        tree_V_ce1,
        tree_V_q1,
        nodo_V,
        relationship_V,
        fatherSearch,
        result_V_V_din,
        result_V_V_full_n,
        result_V_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_pp0_stage1 = 6'd4;
parameter    ap_ST_fsm_state6 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_pp1_stage1 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] tree_V_address0;
output   tree_V_ce0;
input  [23:0] tree_V_q0;
output  [9:0] tree_V_address1;
output   tree_V_ce1;
input  [23:0] tree_V_q1;
input  [10:0] nodo_V;
input  [1:0] relationship_V;
input   fatherSearch;
output  [10:0] result_V_V_din;
input   result_V_V_full_n;
output   result_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] tree_V_address0;
reg tree_V_ce0;
reg[9:0] tree_V_address1;
reg tree_V_ce1;
reg[10:0] result_V_V_din;
reg result_V_V_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    result_V_V_blk_n;
wire   [0:0] and_ln25_fu_241_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln36_reg_436;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_pp1_stage1;
reg   [0:0] or_ln37_reg_445;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln46_reg_399;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] or_ln47_reg_408;
wire    ap_CS_fsm_state6;
reg   [0:0] and_ln25_reg_373;
reg   [10:0] i1_0_reg_151;
reg   [10:0] i_0_reg_163;
wire   [0:0] fatherSearch_read_read_fu_84_p2;
reg    ap_block_state1;
wire   [0:0] icmp_ln36_1_fu_247_p2;
reg   [0:0] icmp_ln36_1_reg_377;
wire   [0:0] tmp_3_fu_253_p3;
reg   [0:0] tmp_3_reg_385;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] or_ln46_fu_286_p2;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [10:0] tmp_V_1_reg_403;
wire   [0:0] or_ln47_fu_296_p2;
reg   [10:0] tmp_V_3_reg_412;
wire   [10:0] i_1_fu_301_p2;
reg   [10:0] i_1_reg_417;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_2_fu_307_p3;
reg   [0:0] tmp_2_reg_422;
wire    ap_block_state7_pp1_stage0_iter0;
reg    ap_block_state9_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] or_ln36_fu_340_p2;
wire    ap_block_state8_pp1_stage1_iter0;
reg    ap_block_state10_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
wire   [10:0] grp_fu_175_p4;
reg   [10:0] tmp_V_reg_440;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] or_ln37_fu_350_p2;
wire   [10:0] grp_fu_185_p4;
reg   [10:0] tmp_V_2_reg_449;
wire   [10:0] i_fu_355_p2;
reg   [10:0] i_reg_454;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
reg    ap_block_pp1_stage1_subdone;
reg   [10:0] ap_phi_mux_i1_0_phi_fu_155_p4;
reg   [10:0] ap_phi_mux_i_0_phi_fu_167_p4;
wire   [63:0] zext_ln42_fu_265_p1;
wire   [63:0] zext_ln43_fu_276_p1;
wire   [63:0] zext_ln32_fu_319_p1;
wire   [63:0] zext_ln33_fu_330_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_state6;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp1_stage1_01001;
wire   [0:0] icmp_ln25_fu_235_p2;
wire   [0:0] and_ln25_fu_241_p1;
wire   [9:0] trunc_ln40_fu_261_p1;
wire   [9:0] or_ln43_fu_270_p2;
wire   [0:0] icmp_ln46_fu_281_p2;
wire   [0:0] icmp_ln47_fu_291_p2;
wire   [9:0] trunc_ln30_fu_315_p1;
wire   [9:0] or_ln33_fu_324_p2;
wire   [10:0] compare_node_min_V_fu_205_p4;
wire   [0:0] icmp_ln36_fu_335_p2;
wire   [10:0] compare_node_max_V_fu_225_p4;
wire   [0:0] icmp_ln37_fu_345_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd0) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd0) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd1) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd1) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd0) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_0_reg_151 <= 11'd0;
    end else if (((tmp_3_reg_385 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i1_0_reg_151 <= i_1_reg_417;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd1) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_163 <= 11'd0;
    end else if (((tmp_2_reg_422 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_0_reg_163 <= i_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln25_reg_373 <= and_ln25_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_385 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        i_1_reg_417 <= i_1_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_422 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        i_reg_454 <= i_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln36_1_reg_377 <= icmp_ln36_1_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_422 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_ln36_reg_436 <= or_ln36_fu_340_p2;
        or_ln37_reg_445 <= or_ln37_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_385 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        or_ln46_reg_399 <= or_ln46_fu_286_p2;
        or_ln47_reg_408 <= or_ln47_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_2_reg_422 <= ap_phi_mux_i_0_phi_fu_167_p4[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_385 <= ap_phi_mux_i1_0_phi_fu_155_p4[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln46_fu_286_p2 == 1'd0) & (tmp_3_reg_385 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_V_1_reg_403 <= {{tree_V_q0[12:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln37_fu_350_p2 == 1'd0) & (tmp_2_reg_422 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tmp_V_2_reg_449 <= {{tree_V_q1[23:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln47_fu_296_p2 == 1'd0) & (tmp_3_reg_385 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_V_3_reg_412 <= {{tree_V_q1[12:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln36_fu_340_p2 == 1'd0) & (tmp_2_reg_422 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tmp_V_reg_440 <= {{tree_V_q0[23:13]}};
    end
end

always @ (*) begin
    if ((tmp_3_fu_253_p3 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_2_fu_307_p3 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_385 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i1_0_phi_fu_155_p4 = i_1_reg_417;
    end else begin
        ap_phi_mux_i1_0_phi_fu_155_p4 = i1_0_reg_151;
    end
end

always @ (*) begin
    if (((tmp_2_reg_422 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_0_phi_fu_167_p4 = i_reg_454;
    end else begin
        ap_phi_mux_i_0_phi_fu_167_p4 = i_0_reg_163;
    end
end

always @ (*) begin
    if ((~((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln47_reg_408 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln46_reg_399 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage1) & (or_ln37_reg_445 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((or_ln36_reg_436 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'd1 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'd0 == and_ln25_reg_373) & (1'b1 == ap_CS_fsm_state6)))) begin
        result_V_V_blk_n = result_V_V_full_n;
    end else begin
        result_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln37_reg_445 == 1'd0) & (1'b0 == ap_block_pp1_stage1_01001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        result_V_V_din = tmp_V_2_reg_449;
    end else if (((or_ln36_reg_436 == 1'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        result_V_V_din = tmp_V_reg_440;
    end else if (((or_ln47_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        result_V_V_din = tmp_V_3_reg_412;
    end else if (((or_ln46_reg_399 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        result_V_V_din = tmp_V_1_reg_403;
    end else if (((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0)) & (1'd0 == and_ln25_reg_373) & (1'b1 == ap_CS_fsm_state6)))) begin
        result_V_V_din = 11'd0;
    end else begin
        result_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln47_reg_408 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((or_ln46_reg_399 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln37_reg_445 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((or_ln36_reg_436 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | (~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0)) & (1'd0 == and_ln25_reg_373) & (1'b1 == ap_CS_fsm_state6)))) begin
        result_V_V_write = 1'b1;
    end else begin
        result_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tree_V_address0 = zext_ln32_fu_319_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tree_V_address0 = zext_ln42_fu_265_p1;
    end else begin
        tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tree_V_address1 = zext_ln33_fu_330_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tree_V_address1 = zext_ln43_fu_276_p1;
    end else begin
        tree_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        tree_V_ce0 = 1'b1;
    end else begin
        tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        tree_V_ce1 = 1'b1;
    end else begin
        tree_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd1) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_84_p2 == 1'd0) & (1'd0 == and_ln25_fu_241_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_3_fu_253_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_3_fu_253_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_2_fu_307_p3 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_2_fu_307_p3 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln25_fu_241_p1 = fatherSearch;

assign and_ln25_fu_241_p2 = (icmp_ln25_fu_235_p2 & and_ln25_fu_241_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((or_ln46_reg_399 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((or_ln46_reg_399 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((or_ln46_reg_399 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((or_ln47_reg_408 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((or_ln47_reg_408 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((or_ln47_reg_408 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((or_ln36_reg_436 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((or_ln36_reg_436 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((or_ln36_reg_436 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((or_ln37_reg_445 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((or_ln37_reg_445 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((or_ln37_reg_445 == 1'd0) & (result_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_241_p2) & (result_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state10_pp1_stage1_iter1 = ((or_ln37_reg_445 == 1'd0) & (result_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((or_ln46_reg_399 == 1'd0) & (result_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((or_ln47_reg_408 == 1'd0) & (result_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((1'd0 == and_ln25_reg_373) & (result_V_V_full_n == 1'b0));
end

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = ((or_ln36_reg_436 == 1'd0) & (result_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign compare_node_max_V_fu_225_p4 = {{tree_V_q1[12:2]}};

assign compare_node_min_V_fu_205_p4 = {{tree_V_q0[12:2]}};

assign fatherSearch_read_read_fu_84_p2 = fatherSearch;

assign grp_fu_175_p4 = {{tree_V_q0[23:13]}};

assign grp_fu_185_p4 = {{tree_V_q1[23:13]}};

assign i_1_fu_301_p2 = (i1_0_reg_151 + 11'd2);

assign i_fu_355_p2 = (i_0_reg_163 + 11'd2);

assign icmp_ln25_fu_235_p2 = ((nodo_V == 11'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_1_fu_247_p2 = ((relationship_V != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_335_p2 = ((compare_node_min_V_fu_205_p4 != nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_345_p2 = ((compare_node_max_V_fu_225_p4 != nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_281_p2 = ((grp_fu_175_p4 != nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_291_p2 = ((grp_fu_185_p4 != nodo_V) ? 1'b1 : 1'b0);

assign or_ln33_fu_324_p2 = (trunc_ln30_fu_315_p1 | 10'd1);

assign or_ln36_fu_340_p2 = (icmp_ln36_fu_335_p2 | icmp_ln36_1_reg_377);

assign or_ln37_fu_350_p2 = (icmp_ln37_fu_345_p2 | icmp_ln36_1_reg_377);

assign or_ln43_fu_270_p2 = (trunc_ln40_fu_261_p1 | 10'd1);

assign or_ln46_fu_286_p2 = (icmp_ln46_fu_281_p2 | icmp_ln36_1_reg_377);

assign or_ln47_fu_296_p2 = (icmp_ln47_fu_291_p2 | icmp_ln36_1_reg_377);

assign tmp_2_fu_307_p3 = ap_phi_mux_i_0_phi_fu_167_p4[32'd10];

assign tmp_3_fu_253_p3 = ap_phi_mux_i1_0_phi_fu_155_p4[32'd10];

assign trunc_ln30_fu_315_p1 = ap_phi_mux_i_0_phi_fu_167_p4[9:0];

assign trunc_ln40_fu_261_p1 = ap_phi_mux_i1_0_phi_fu_155_p4[9:0];

assign zext_ln32_fu_319_p1 = ap_phi_mux_i_0_phi_fu_167_p4;

assign zext_ln33_fu_330_p1 = or_ln33_fu_324_p2;

assign zext_ln42_fu_265_p1 = ap_phi_mux_i1_0_phi_fu_155_p4;

assign zext_ln43_fu_276_p1 = or_ln43_fu_270_p2;

endmodule //busqueda_cam
