
synthesis -f "lab4_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 09 21:50:39 2020


Command Line:  synthesis -f lab4_impl1_lattice.synproj -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = TOP.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/70735/Desktop/lab4/impl1 (searchpath added)
-p C:/Users/70735/Desktop/lab4 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/Clock_Div.vhd
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/Clock_logic.vhd
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/TOP.vhd
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/Display.vhd
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/Code_shape_provider.vhd
VHDL design file = C:/Users/70735/Desktop/lab4/impl1/source/Matrix_button_input.vhd
NGD file = lab4_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/70735/Desktop/lab4/impl1"  />
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/clock_div.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/clock_div.vhd(6): " arg1="clock_div" arg2="c:/users/70735/desktop/lab4/impl1/source/clock_div.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/clock_div.vhd(15): " arg1="behavior" arg2="c:/users/70735/desktop/lab4/impl1/source/clock_div.vhd" arg3="15"  />
unit TOP is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/clock_logic.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/clock_logic.vhd(6): " arg1="clock_logic" arg2="c:/users/70735/desktop/lab4/impl1/source/clock_logic.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/clock_logic.vhd(22): " arg1="clock_logic_arch" arg2="c:/users/70735/desktop/lab4/impl1/source/clock_logic.vhd" arg3="22"  />
unit TOP is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/top.vhd(7): " arg1="top" arg2="c:/users/70735/desktop/lab4/impl1/source/top.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/top.vhd(21): " arg1="clock_top_arch" arg2="c:/users/70735/desktop/lab4/impl1/source/top.vhd" arg3="21"  />
unit TOP is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/display.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/display.vhd(6): " arg1="display" arg2="c:/users/70735/desktop/lab4/impl1/source/display.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/display.vhd(18): " arg1="default_arch" arg2="c:/users/70735/desktop/lab4/impl1/source/display.vhd" arg3="18"  />
unit TOP is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/code_shape_provider.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/code_shape_provider.vhd(6): " arg1="code_shape_provider" arg2="c:/users/70735/desktop/lab4/impl1/source/code_shape_provider.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/code_shape_provider.vhd(17): " arg1="default_arch" arg2="c:/users/70735/desktop/lab4/impl1/source/code_shape_provider.vhd" arg3="17"  />
unit TOP is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/70735/desktop/lab4/impl1/source/matrix_button_input.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/matrix_button_input.vhd(6): " arg1="matrix_button_input" arg2="c:/users/70735/desktop/lab4/impl1/source/matrix_button_input.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/matrix_button_input.vhd(16): " arg1="default_arch" arg2="c:/users/70735/desktop/lab4/impl1/source/matrix_button_input.vhd" arg3="16"  />
unit TOP is not yet analyzed. VHDL-1485
unit TOP is not yet analyzed. VHDL-1485
c:/users/70735/desktop/lab4/impl1/source/top.vhd(7): executing TOP(Clock_TOP_arch)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/top.vhd(19): " arg1="TOP" arg2="Clock_TOP_arch" arg3="c:/users/70735/desktop/lab4/impl1/source/top.vhd" arg4="19"  />
Top module name (VHDL): TOP
Last elaborated design is TOP(Clock_TOP_arch)
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TOP.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U4/data_state" arg1="one-hot"  />
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000




    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/top.vhd(198): " arg1="digit1_i0_i1" arg2="c:/users/70735/desktop/lab4/impl1/source/top.vhd" arg3="198"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/70735/desktop/lab4/impl1/source/display.vhd(62): " arg1="\U4/digit_reg_i0_i0" arg2="c:/users/70735/desktop/lab4/impl1/source/display.vhd" arg3="62"  />
GSR instance connected to net Rst1_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in TOP_drc.log.
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    786 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab4_impl1.ngd.

################### Begin Area Report (TOP)######################
Number of register bits => 266 of 4635 (5 % )
CCU2D => 84
FD1P3AX => 93
FD1P3AY => 2
FD1P3IX => 78
FD1P3JX => 2
FD1S3AX => 23
FD1S3AY => 1
FD1S3DX => 18
FD1S3IX => 49
GSR => 1
IB => 7
INV => 1
LUT4 => 395
OB => 15
PFUMX => 14
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : Clock_top_c, loads : 259
  Net : U5/Clkout1M, loads : 7
  Net : U5/Clkout200, loads : 6
Clock Enable Nets
Number of Clock Enables: 27
Top 10 highest fanout Clock Enables:
  Net : Rst1_c, loads : 35
  Net : U2/clr, loads : 33
  Net : U4/Clkout1M_enable_1, loads : 8
  Net : Clock_top_c_enable_89, loads : 6
  Net : U2/Clock_top_c_enable_85, loads : 5
  Net : U2/Clock_top_c_enable_76, loads : 5
  Net : U2/Clock_top_c_enable_103, loads : 5
  Net : U2/Clock_top_c_enable_61, loads : 5
  Net : U1/Clock_top_c_enable_98, loads : 5
  Net : U1/key_get_4__N_121, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Rst1_c, loads : 75
  Net : U2/clr, loads : 33
  Net : U2/n2537, loads : 32
  Net : U2/one_sec_cnt_23__N_407, loads : 25
  Net : segstate_0, loads : 24
  Net : U4/sclk_out_N_515, loads : 21
  Net : U2/Clock_status_0, loads : 21
  Net : U1/Keyout1_0, loads : 20
  Net : U1/n2527, loads : 20
  Net : Mod1_c, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets Clkout1M]                |  200.000 MHz|  309.023 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets Clock_top_c]             |  200.000 MHz|   67.783 MHz|    17 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clkout200]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 78.672  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.063  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "lab4_impl1.ngd" -o "lab4_impl1_map.ncd" -pr "lab4_impl1.prf" -mp "lab4_impl1.mrp" -lpf "C:/Users/70735/Desktop/lab4/impl1/lab4_impl1.lpf" -lpf "C:/Users/70735/Desktop/lab4/lab4.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab4_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    266 out of  4635 (6%)
      PFU registers:          266 out of  4320 (6%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       283 out of  2160 (13%)
      SLICEs as Logic/ROM:    283 out of  2160 (13%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         84 out of  2160 (4%)
   Number of LUT4s:        562 out of  4320 (13%)
      Number used as logic LUTs:        394
      Number used as distributed RAM:     0
      Number used as ripple logic:      168
      Number used as shift registers:     0
   Number of PIO sites used: 22 + 4(JTAG) out of 105 (25%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net Clkout200: 1 loads, 1 rising, 0 falling (Driver: U5/Clk2_22 )
     Net Clock_top_c: 155 loads, 152 rising, 3 falling (Driver: PIO Clock_top )
     Net Clkout1M: 3 loads, 3 rising, 0 falling (Driver: U5/Clk1_20 )
   Number of Clock Enables:  27
     Net Rst1_c: 18 loads, 18 LSLICEs
     Net Clock_top_c_enable_89: 3 loads, 3 LSLICEs
     Net Mod1_c: 1 loads, 1 LSLICEs
     Net Clock_top_c_enable_57: 8 loads, 8 LSLICEs
     Net Clock_top_c_enable_49: 1 loads, 1 LSLICEs
     Net Clock_top_c_enable_59: 1 loads, 1 LSLICEs
     Net Clock_top_c_enable_73: 3 loads, 3 LSLICEs
     Net Clock_top_c_enable_92: 2 loads, 2 LSLICEs
     Net Clock_top_c_enable_83: 7 loads, 7 LSLICEs
     Net U2/Clock_top_c_enable_95: 3 loads, 3 LSLICEs
     Net U2/Clock_top_c_enable_87: 4 loads, 4 LSLICEs
     Net U2/Clock_top_c_enable_61: 3 loads, 3 LSLICEs
     Net U2/clr: 17 loads, 17 LSLICEs
     Net U2/Clock_top_c_enable_86: 3 loads, 3 LSLICEs
     Net U2/Clock_top_c_enable_76: 4 loads, 4 LSLICEs
     Net U2/Clock_top_c_enable_85: 3 loads, 3 LSLICEs
     Net U2/Clock_top_c_enable_103: 3 loads, 3 LSLICEs
     Net U4/Clock_top_c_enable_52: 3 loads, 3 LSLICEs
     Net U4/Clkout1M_enable_1: 1 loads, 1 LSLICEs
     Net U1/Clock_top_c_enable_60: 2 loads, 2 LSLICEs
     Net U1/key_get_4__N_121: 3 loads, 3 LSLICEs
     Net U1/Clock_top_c_enable_33: 2 loads, 2 LSLICEs
     Net U1/Clock_top_c_enable_12: 2 loads, 2 LSLICEs
     Net U1/num_cnt_2__N_115: 1 loads, 1 LSLICEs
     Net U1/Clock_top_c_enable_56: 1 loads, 1 LSLICEs
     Net U1/Clock_top_c_enable_98: 3 loads, 3 LSLICEs
     Net U1/Clock_top_c_enable_102: 2 loads, 2 LSLICEs
   Number of LSRs:  19
     Net Mod1_c: 10 loads, 10 LSLICEs
     Net n2519: 8 loads, 8 LSLICEs
     Net n7: 2 loads, 2 LSLICEs
     Net n3634: 1 loads, 1 LSLICEs
     Net U3/n2588: 2 loads, 2 LSLICEs
     Net U2/n2537: 17 loads, 17 LSLICEs
     Net U2/n2553: 2 loads, 2 LSLICEs
     Net U2/one_sec_cnt_23__N_407: 13 loads, 13 LSLICEs
     Net U2/n2955: 2 loads, 2 LSLICEs
     Net U2/n2521: 1 loads, 1 LSLICEs
     Net U2/n2591: 1 loads, 1 LSLICEs
     Net U2/n2590: 1 loads, 1 LSLICEs
     Net U2/n2815: 2 loads, 2 LSLICEs
     Net U4/n2551: 3 loads, 3 LSLICEs
     Net U1/num_cnt_2: 1 loads, 1 LSLICEs
     Net U1/n1483: 2 loads, 2 LSLICEs
     Net U1/n2527: 11 loads, 11 LSLICEs
     Net U1/key_get_temp_4__N_122: 3 loads, 3 LSLICEs
     Net U1/n1481: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Rst1_c: 61 loads
     Net segstate_0: 24 loads
     Net sclk_out_N_515: 22 loads
     Net Keyout1_0: 21 loads
     Net U2/Clock_status_0: 21 loads
     Net Clock_status_1: 20 loads
     Net n9: 20 loads
     Net U2/clr: 18 loads
     Net Keyout1_1: 17 loads
     Net s21_0: 17 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 53 MB

Dumping design to file lab4_impl1_map.ncd.

ncd2vdb "lab4_impl1_map.ncd" ".vdbs/lab4_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.

trce -f "lab4_impl1.mt" -o "lab4_impl1.tw1" "lab4_impl1_map.ncd" "lab4_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab4_impl1_map.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:51:02 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab4_impl1.tw1 -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml lab4_impl1_map.ncd lab4_impl1.prf 
Design file:     lab4_impl1_map.ncd
Preference file: lab4_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6705 paths, 3 nets, and 2112 connections (94.33% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:51:03 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o lab4_impl1.tw1 -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml lab4_impl1_map.ncd lab4_impl1.prf 
Design file:     lab4_impl1_map.ncd
Preference file: lab4_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6705 paths, 3 nets, and 2122 connections (94.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

ldbanno "lab4_impl1_map.ncd" -n Verilog -o "lab4_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab4_impl1_map design file.


Loading design for application ldbanno from file lab4_impl1_map.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab4_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file lab4_impl1_mapvo.vo
Writing SDF timing to file lab4_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab4_impl1_map.ncd" -n VHDL -o "lab4_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab4_impl1_map design file.


Loading design for application ldbanno from file lab4_impl1_map.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab4_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file lab4_impl1_mapvho.vho
Writing SDF timing to file lab4_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "lab4_impl1.p2t" -f "lab4_impl1.p3t" -tf "lab4_impl1.pt" "lab4_impl1_map.ncd" "lab4_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab4_impl1_map.ncd"
Wed Dec 09 21:51:15 2020

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lab4_impl1_map.ncd lab4_impl1.dir/5_1.ncd lab4_impl1.prf
Preference file: lab4_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab4_impl1_map.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   22+4(JTAG)/280     9% used
                  22+4(JTAG)/105     25% bonded

   SLICE            283/2160         13% used

   GSR                1/1           100% used


Number of Signals: 853
Number of Connections: 2239

Pin Constraint Summary:
   22 out of 22 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    Clock_top_c (driver: Clock_top, clk load #: 155)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="Clock_top_c" arg1="Primary" arg2="Clock_top" arg3="C1" arg4="Primary"  />

The following 6 signals are selected to use the secondary clock routing resources:
    Rst1_c (driver: Rst1, clk load #: 0, sr load #: 0, ce load #: 18)
    U2/clr (driver: U2/SLICE_108, clk load #: 0, sr load #: 0, ce load #: 17)
    U2/n2537 (driver: SLICE_169, clk load #: 0, sr load #: 17, ce load #: 0)
    U2/one_sec_cnt_23__N_407 (driver: U2/SLICE_109, clk load #: 0, sr load #: 13, ce load #: 0)
    Mod1_c (driver: Mod1, clk load #: 0, sr load #: 10, ce load #: 1)
    U1/n2527 (driver: U1/SLICE_259, clk load #: 0, sr load #: 11, ce load #: 0)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="Rst1_c" arg1="Secondary" arg2="Rst1" arg3="L14" arg4="Secondary"  />
    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="Mod1_c" arg1="Secondary" arg2="Mod1" arg3="N14" arg4="Secondary"  />
Signal Rst1_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
....................
Placer score = 80203.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Placer score =  79751
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 3 out of 280 (1%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "Clock_top_c" from comp "Clock_top" on PIO site "C1 (PL4A)", clk load = 155
  SECONDARY "Rst1_c" from comp "Rst1" on PIO site "L14 (PR16A)", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "U2/clr" from Q0 on comp "U2/SLICE_108" on site "R12C17C", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "U2/n2537" from F0 on comp "SLICE_169" on site "R12C17D", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "U2/one_sec_cnt_23__N_407" from F0 on comp "U2/SLICE_109" on site "R20C21D", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "Mod1_c" from comp "Mod1" on PIO site "N14 (PR19B)", clk load = 0, ce load = 1, sr load = 10
  SECONDARY "U1/n2527" from F0 on comp "U1/SLICE_259" on site "R12C15A", clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 6 out of 8 (75%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   22 + 4(JTAG) out of 280 (9.3%) PIO sites used.
   22 + 4(JTAG) out of 105 (24.8%) bonded PIO sites used.
   Number of PIO comps: 22; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 26 (  0%)  | -          | -         |
| 1        | 4 / 26 ( 15%)  | 3.3V       | -         |
| 2        | 13 / 28 ( 46%) | 3.3V       | -         |
| 3        | 1 / 7 ( 14%)   | 3.3V       | -         |
| 4        | 3 / 8 ( 37%)   | 3.3V       | -         |
| 5        | 1 / 10 ( 10%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 19 secs 

Dumping design to file lab4_impl1.dir/5_1.ncd.

0 connections routed; 2239 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=Clkout200 loads=6 clock_loads=1&#xA;   Signal=Clkout1M loads=7 clock_loads=3"  />

Completed router resource preassignment. Real time: 23 secs 

Start NBR router at 21:51:38 12/09/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:51:39 12/09/20

Start NBR section for initial routing at 21:51:39 12/09/20
Level 4, iteration 1
54(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.041ns/0.000ns; real time: 25 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:51:40 12/09/20
Level 4, iteration 1
29(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 70.041ns/0.000ns; real time: 25 secs 
Level 4, iteration 2
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 69.320ns/0.000ns; real time: 25 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 69.320ns/0.000ns; real time: 25 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 69.320ns/0.000ns; real time: 25 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:51:40 12/09/20
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.065ns/0.000ns; real time: 29 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 38.198ns/0.000ns; real time: 29 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 38.198ns/0.000ns; real time: 29 secs 

Start NBR section for re-routing at 21:51:45 12/09/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 38.218ns/0.000ns; real time: 30 secs 

Start NBR section for post-routing at 21:51:45 12/09/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 69.320ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=Clkout200 loads=6 clock_loads=1&#xA;   Signal=Clkout1M loads=7 clock_loads=3"  />

Total CPU time 30 secs 
Total REAL time: 32 secs 
Completely routed.
End of route.  2239 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lab4_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 69.320
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.070
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 31 secs 
Total REAL time to completion: 32 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab4_impl1.pt" -o "lab4_impl1.twr" "lab4_impl1.ncd" "lab4_impl1.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:51:49 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab4_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml lab4_impl1.ncd lab4_impl1.prf 
Design file:     lab4_impl1.ncd
Preference file: lab4_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6705 paths, 3 nets, and 2125 connections (94.91% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Wed Dec 09 21:51:50 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab4_impl1.twr -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml lab4_impl1.ncd lab4_impl1.prf 
Design file:     lab4_impl1.ncd
Preference file: lab4_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6705 paths, 3 nets, and 2125 connections (94.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 3 secs 

iotiming  "lab4_impl1.ncd" "lab4_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "lab4_impl1.pad" "E:/Diamond/diamond/3.10_x64/cae_library/ibis/machxo2.ibs" 
IBIS Models Generator: Lattice Diamond (64-bit) 3.10.0.111.2

Wed Dec 09 21:51:58 2020

Comp: Clock_top
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: Mod1
 Site: N14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: Rst1
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column1[0]
 Site: L3
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column1[1]
 Site: N5
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column1[2]
 Site: P6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: column1[3]
 Site: N6
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: led[0]
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[1]
 Site: M12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[2]
 Site: P12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[3]
 Site: M11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[4]
 Site: P11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[5]
 Site: N10
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[6]
 Site: N9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: led[7]
 Site: P9
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: rclk_out1
 Site: H3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row1[0]
 Site: N8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row1[1]
 Site: P8
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row1[2]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: row1[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: sclk_out1
 Site: J2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: ser_out1
 Site: G3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Created design models.


Generating: C:\Users\70735\Desktop\lab4\impl1\IBIS\lab4_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "lab4_impl1.ncd" -n Verilog  -o "lab4_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the lab4_impl1 design file.


Loading design for application ldbanno from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab4_impl1.ncd into .ldb format.
Loading preferences from lab4_impl1.prf.
Writing Verilog netlist to file lab4_impl1_vo.vo
Writing SDF timing to file lab4_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "lab4_impl1.ncd" -n VHDL -o "lab4_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the lab4_impl1 design file.


Loading design for application ldbanno from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design lab4_impl1.ncd into .ldb format.
Loading preferences from lab4_impl1.prf.
Writing VHDL netlist to file lab4_impl1_vho.vho
Writing SDF timing to file lab4_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

bitgen -f "lab4_impl1.t2b" -w "lab4_impl1.ncd" "lab4_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab4_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab4_impl1.bit".

bitgen -f "lab4_impl1.t2b" -w "lab4_impl1.ncd" -jedec "lab4_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab4_impl1.ncd.
Design name: TOP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab4_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lab4_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
