#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 13 20:04:26 2020
# Process ID: 2904
# Current directory: D:/vivado/LABS_PLIS/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8432 D:\vivado\LABS_PLIS\lab_2\lab_2.xpr
# Log file: D:/vivado/LABS_PLIS/lab_2/vivado.log
# Journal file: D:/vivado/LABS_PLIS/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/LABS_PLIS/lab_2/lab_2.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 13 20:05:51 2020...
ado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 831.770 ; gain = 251.195
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto 4ded4c213a544fa0b989d40cb6abde1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4ded4c213a544fa0b989d40cb6abde1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hex_on' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:17]
ERROR: [VRFC 10-3180] cannot find port 'hex' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:16]
ERROR: [VRFC 10-3180] cannot find port 'led' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:15]
ERROR: [VRFC 10-3180] cannot find port 'btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:14]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:13]
ERROR: [VRFC 10-3180] cannot find port 'CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:12]
ERROR: [VRFC 10-3180] cannot find port 'KP_CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:23]
ERROR: [VRFC 10-3180] cannot find port 'KP_btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:22]
ERROR: [VRFC 10-3180] cannot find port 'register' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:33]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:32]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:31]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:30]
ERROR: [VRFC 10-3180] cannot find port 'd' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:29]
ERROR: [VRFC 10-3180] cannot find port 'counter' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:41]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:40]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:39]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 853.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/Counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/KEY_Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/KEY_Pressing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_Pressing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/Register_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2458] undeclared symbol KS_CLK50MHZ, assumed default net type wire [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:23]
INFO: [VRFC 10-2458] undeclared symbol KS_btn_ondn, assumed default net type wire [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:24]
INFO: [VRFC 10-2458] undeclared symbol KS_synced_event, assumed default net type wire [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto 4ded4c213a544fa0b989d40cb6abde1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4ded4c213a544fa0b989d40cb6abde1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hex_on' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:17]
ERROR: [VRFC 10-3180] cannot find port 'hex' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:16]
ERROR: [VRFC 10-3180] cannot find port 'led' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:15]
ERROR: [VRFC 10-3180] cannot find port 'btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:14]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:13]
ERROR: [VRFC 10-3180] cannot find port 'CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sim_1/new/counter_tb.v:12]
ERROR: [VRFC 10-3180] cannot find port 'KP_CLK50MHZ' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:23]
ERROR: [VRFC 10-3180] cannot find port 'KP_btn' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:22]
ERROR: [VRFC 10-3180] cannot find port 'register' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:33]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:32]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:31]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:30]
ERROR: [VRFC 10-3180] cannot find port 'd' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:29]
ERROR: [VRFC 10-3180] cannot find port 'counter' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:41]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:40]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:39]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/vivado/LABS_PLIS/lab_2/lab_2.srcs/sources_1/new/main.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivado/LABS_PLIS/lab_2/lab_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 880.051 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
