
## Design

![64-bit RISC-V Core design](./assets/RISCV_22_10_23.png)

5-stage pipelined 64-bit RISC-V soft core
- Supported instructions: add, sub, sll, xor, or, and, bne, lui, auipc, jal, ld, sd
