{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:35:58 2024 " "Info: Processing started: Thu Jan 04 10:35:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCPU -c singleCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singleCPU -c singleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N alu.v(8) " "Info (10281): Verilog HDL Declaration information at alu.v(8): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Info: Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/DataMemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataroad.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dataroad.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataroad " "Info: Found entity 1: dataroad" {  } { { "dataroad.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoding.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoding " "Info: Found entity 1: decoding" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchins.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fetchins.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchins " "Info: Found entity 1: fetchins" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Info: Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Info: Found entity 1: MUX3to1" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file singlecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCPU " "Info: Found entity 1: singleCPU" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCPU " "Info: Elaborating entity \"singleCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataroad dataroad:dataroadbj " "Info: Elaborating entity \"dataroad\" for hierarchy \"dataroad:dataroadbj\"" {  } { { "singleCPU.v" "dataroadbj" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op dataroad.v(9) " "Warning (10036): Verilog HDL or VHDL warning at dataroad.v(9): object \"op\" assigned a value but never read" {  } { { "dataroad.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func dataroad.v(9) " "Warning (10036): Verilog HDL or VHDL warning at dataroad.v(9): object \"func\" assigned a value but never read" {  } { { "dataroad.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchins dataroad:dataroadbj\|fetchins:fetch " "Info: Elaborating entity \"fetchins\" for hierarchy \"dataroad:dataroadbj\|fetchins:fetch\"" {  } { { "dataroad.v" "fetch" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 fetchins.v(54) " "Warning (10230): Verilog HDL assignment warning at fetchins.v(54): truncated value with size 32 to match size of target (30)" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 fetchins.v(56) " "Warning (10230): Verilog HDL assignment warning at fetchins.v(56): truncated value with size 32 to match size of target (30)" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 fetchins.v(15) " "Warning (10030): Net \"inst_mem.data_a\" at fetchins.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 fetchins.v(15) " "Warning (10030): Net \"inst_mem.waddr_a\" at fetchins.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 fetchins.v(15) " "Warning (10030): Net \"inst_mem.we_a\" at fetchins.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 dataroad:dataroadbj\|MUX2to1:mux6 " "Info: Elaborating entity \"MUX2to1\" for hierarchy \"dataroad:dataroadbj\|MUX2to1:mux6\"" {  } { { "dataroad.v" "mux6" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg dataroad:dataroadbj\|Reg:regs " "Info: Elaborating entity \"Reg\" for hierarchy \"dataroad:dataroadbj\|Reg:regs\"" {  } { { "dataroad.v" "regs" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dataroad:dataroadbj\|alu:alu1 " "Info: Elaborating entity \"alu\" for hierarchy \"dataroad:dataroadbj\|alu:alu1\"" {  } { { "dataroad.v" "alu1" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder dataroad:dataroadbj\|alu:alu1\|Adder:adder " "Info: Elaborating entity \"Adder\" for hierarchy \"dataroad:dataroadbj\|alu:alu1\|Adder:adder\"" {  } { { "alu.v" "adder" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 dataroad:dataroadbj\|alu:alu1\|MUX2to1:m2 " "Info: Elaborating entity \"MUX2to1\" for hierarchy \"dataroad:dataroadbj\|alu:alu1\|MUX2to1:m2\"" {  } { { "alu.v" "m2" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3to1 dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3 " "Info: Elaborating entity \"MUX3to1\" for hierarchy \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\"" {  } { { "alu.v" "m3" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D MUX3to1.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MUX3to1.v(6): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[0\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[1\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[2\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[3\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[4\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[5\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[6\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[7\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[8\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[9\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[10\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[11\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[12\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[13\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[14\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[15\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[16\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[16\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[17\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[17\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[18\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[18\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[19\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[19\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[20\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[20\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[21\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[21\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[22\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[22\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[23\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[23\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[24\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[24\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[25\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[25\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[26\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[26\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[27\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[27\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[28\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[28\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[29\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[29\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[30\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[30\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[31\] MUX3to1.v(8) " "Info (10041): Inferred latch for \"D\[31\]\" at MUX3to1.v(8)" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory dataroad:dataroadbj\|DataMemory:datamem " "Info: Elaborating entity \"DataMemory\" for hierarchy \"dataroad:dataroadbj\|DataMemory:datamem\"" {  } { { "dataroad.v" "datamem" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/dataroad.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "DataMemory.v(18) " "Critical Warning (10237): Verilog HDL warning at DataMemory.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "DataMemory.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/DataMemory.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoding decoding:qzbj " "Info: Elaborating entity \"decoding\" for hierarchy \"decoding:qzbj\"" {  } { { "singleCPU.v" "qzbj" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func decoding.v(20) " "Warning (10235): Verilog HDL Always Construct warning at decoding.v(20): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoding.v(20) " "Warning (10270): Verilog HDL Case Statement warning at decoding.v(20): incomplete case statement has no default case item" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoding.v(16) " "Warning (10270): Verilog HDL Case Statement warning at decoding.v(16): incomplete case statement has no default case item" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluSrc decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"AluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWr decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"RegWr\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWr decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"MemWr\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExtOp decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"ExtOp\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Aluctr decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"Aluctr\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg decoding.v(14) " "Warning (10240): Verilog HDL Always Construct warning at decoding.v(14): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg decoding.v(14) " "Info (10041): Inferred latch for \"MemtoReg\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst decoding.v(14) " "Info (10041): Inferred latch for \"RegDst\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aluctr\[0\] decoding.v(14) " "Info (10041): Inferred latch for \"Aluctr\[0\]\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aluctr\[1\] decoding.v(14) " "Info (10041): Inferred latch for \"Aluctr\[1\]\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aluctr\[2\] decoding.v(14) " "Info (10041): Inferred latch for \"Aluctr\[2\]\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtOp decoding.v(14) " "Info (10041): Inferred latch for \"ExtOp\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr decoding.v(14) " "Info (10041): Inferred latch for \"MemWr\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr decoding.v(14) " "Info (10041): Inferred latch for \"RegWr\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluSrc decoding.v(14) " "Info (10041): Inferred latch for \"AluSrc\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump decoding.v(14) " "Info (10041): Inferred latch for \"Jump\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch decoding.v(14) " "Info (10041): Inferred latch for \"Branch\" at decoding.v(14)" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[31\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[31\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[31\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[30\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[30\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[30\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[29\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[29\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[29\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[28\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[28\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[28\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[27\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[27\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[27\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[26\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[26\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[26\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[25\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[25\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[25\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[24\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[24\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[24\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[23\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[23\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[23\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[22\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[22\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[22\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[21\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[21\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[21\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[20\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[20\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[20\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[19\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[19\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[19\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[18\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[18\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[18\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[17\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[17\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[17\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[16\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[16\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[16\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[15\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[15\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[15\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[14\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[14\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[14\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[13\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[13\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[13\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[12\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[12\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[12\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[11\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[11\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[10\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[10\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[9\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[9\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[8\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[8\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[7\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[7\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[6\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[6\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[5\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[5\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[4\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[4\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[3\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[3\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[2\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[2\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataroad:dataroadbj\|alu:alu1\|Z\[1\] " "Warning (12110): Net \"dataroad:dataroadbj\|alu:alu1\|Z\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "Z\[1\]" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "dataroad:dataroadbj\|Reg:regs\|regs " "Info: RAM logic \"dataroad:dataroadbj\|Reg:regs\|regs\" is uninferred due to asynchronous read logic" {  } { { "Reg.v" "regs" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "dataroad:dataroadbj\|DataMemory:datamem\|memory " "Info: RAM logic \"dataroad:dataroadbj\|DataMemory:datamem\|memory\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.v" "memory" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/DataMemory.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "singleCPU.ram0_fetchins_128e892a.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"singleCPU.ram0_fetchins_128e892a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoding:qzbj\|AluSrc " "Warning: LATCH primitive \"decoding:qzbj\|AluSrc\" is permanently enabled" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoding:qzbj\|Branch " "Warning: LATCH primitive \"decoding:qzbj\|Branch\" is permanently enabled" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoding:qzbj\|Jump " "Warning: LATCH primitive \"decoding:qzbj\|Jump\" is permanently enabled" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoding:qzbj\|RegWr " "Warning: LATCH primitive \"decoding:qzbj\|RegWr\" is permanently enabled" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[0\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[1\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[1\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[2\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[2\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[3\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[3\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[4\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[4\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[5\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[5\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[6\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[6\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[7\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[7\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[8\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[8\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[9\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[9\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[10\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[10\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[11\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[11\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[12\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[12\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[13\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[13\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[14\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[14\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[15\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[15\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[16\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[16\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[17\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[17\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[18\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[18\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[19\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[19\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[20\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[20\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[21\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[21\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[22\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[22\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[23\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[23\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[24\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[24\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[25\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[25\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[27\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[27\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[28\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[28\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[29\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[29\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[30\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[30\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[31\] " "Warning: LATCH primitive \"dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[31\]\" is permanently enabled" {  } { { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoding:qzbj\|Aluctr\[2\] " "Warning: Latch decoding:qzbj\|Aluctr\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoding:qzbj\|Aluctr\[1\] " "Warning: Latch decoding:qzbj\|Aluctr\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoding:qzbj\|Aluctr\[0\] " "Warning: Latch decoding:qzbj\|Aluctr\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoding:qzbj\|MemtoReg " "Warning: Latch decoding:qzbj\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoding:qzbj\|RegDst " "Warning: Latch decoding:qzbj\|RegDst has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "I\[4\] GND " "Warning (13410): Pin \"I\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[6\] GND " "Warning (13410): Pin \"I\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[7\] GND " "Warning (13410): Pin \"I\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[8\] GND " "Warning (13410): Pin \"I\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[9\] GND " "Warning (13410): Pin \"I\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[10\] GND " "Warning (13410): Pin \"I\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[14\] GND " "Warning (13410): Pin \"I\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[15\] GND " "Warning (13410): Pin \"I\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[19\] GND " "Warning (13410): Pin \"I\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[20\] GND " "Warning (13410): Pin \"I\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[24\] GND " "Warning (13410): Pin \"I\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[25\] GND " "Warning (13410): Pin \"I\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[29\] GND " "Warning (13410): Pin \"I\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I\[30\] GND " "Warning (13410): Pin \"I\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[1\] GND " "Warning (13410): Pin \"busA\[1\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[2\] GND " "Warning (13410): Pin \"busA\[2\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[3\] GND " "Warning (13410): Pin \"busA\[3\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[4\] GND " "Warning (13410): Pin \"busA\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[5\] GND " "Warning (13410): Pin \"busA\[5\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[6\] GND " "Warning (13410): Pin \"busA\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[7\] GND " "Warning (13410): Pin \"busA\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[8\] GND " "Warning (13410): Pin \"busA\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[9\] GND " "Warning (13410): Pin \"busA\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[10\] GND " "Warning (13410): Pin \"busA\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[11\] GND " "Warning (13410): Pin \"busA\[11\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[12\] GND " "Warning (13410): Pin \"busA\[12\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[13\] GND " "Warning (13410): Pin \"busA\[13\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[14\] GND " "Warning (13410): Pin \"busA\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[15\] GND " "Warning (13410): Pin \"busA\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[16\] GND " "Warning (13410): Pin \"busA\[16\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[17\] GND " "Warning (13410): Pin \"busA\[17\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[18\] GND " "Warning (13410): Pin \"busA\[18\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[19\] GND " "Warning (13410): Pin \"busA\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[20\] GND " "Warning (13410): Pin \"busA\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[21\] GND " "Warning (13410): Pin \"busA\[21\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[22\] GND " "Warning (13410): Pin \"busA\[22\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[23\] GND " "Warning (13410): Pin \"busA\[23\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[24\] GND " "Warning (13410): Pin \"busA\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[25\] GND " "Warning (13410): Pin \"busA\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[26\] GND " "Warning (13410): Pin \"busA\[26\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[27\] GND " "Warning (13410): Pin \"busA\[27\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[28\] GND " "Warning (13410): Pin \"busA\[28\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[29\] GND " "Warning (13410): Pin \"busA\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[30\] GND " "Warning (13410): Pin \"busA\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busA\[31\] GND " "Warning (13410): Pin \"busA\[31\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[1\] GND " "Warning (13410): Pin \"busB\[1\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[2\] GND " "Warning (13410): Pin \"busB\[2\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[3\] GND " "Warning (13410): Pin \"busB\[3\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[4\] GND " "Warning (13410): Pin \"busB\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[5\] GND " "Warning (13410): Pin \"busB\[5\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[6\] GND " "Warning (13410): Pin \"busB\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[7\] GND " "Warning (13410): Pin \"busB\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[8\] GND " "Warning (13410): Pin \"busB\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[9\] GND " "Warning (13410): Pin \"busB\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[10\] GND " "Warning (13410): Pin \"busB\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[11\] GND " "Warning (13410): Pin \"busB\[11\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[12\] GND " "Warning (13410): Pin \"busB\[12\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[13\] GND " "Warning (13410): Pin \"busB\[13\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[14\] GND " "Warning (13410): Pin \"busB\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[15\] GND " "Warning (13410): Pin \"busB\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[16\] GND " "Warning (13410): Pin \"busB\[16\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[17\] GND " "Warning (13410): Pin \"busB\[17\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[18\] GND " "Warning (13410): Pin \"busB\[18\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[19\] GND " "Warning (13410): Pin \"busB\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[20\] GND " "Warning (13410): Pin \"busB\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[21\] GND " "Warning (13410): Pin \"busB\[21\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[22\] GND " "Warning (13410): Pin \"busB\[22\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[23\] GND " "Warning (13410): Pin \"busB\[23\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[24\] GND " "Warning (13410): Pin \"busB\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[25\] GND " "Warning (13410): Pin \"busB\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[26\] GND " "Warning (13410): Pin \"busB\[26\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[27\] GND " "Warning (13410): Pin \"busB\[27\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[28\] GND " "Warning (13410): Pin \"busB\[28\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[29\] GND " "Warning (13410): Pin \"busB\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[30\] GND " "Warning (13410): Pin \"busB\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "busB\[31\] GND " "Warning (13410): Pin \"busB\[31\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[3\] GND " "Warning (13410): Pin \"AluB\[3\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[4\] GND " "Warning (13410): Pin \"AluB\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[6\] GND " "Warning (13410): Pin \"AluB\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[7\] GND " "Warning (13410): Pin \"AluB\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[8\] GND " "Warning (13410): Pin \"AluB\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[9\] GND " "Warning (13410): Pin \"AluB\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[10\] GND " "Warning (13410): Pin \"AluB\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[11\] GND " "Warning (13410): Pin \"AluB\[11\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[13\] GND " "Warning (13410): Pin \"AluB\[13\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[14\] GND " "Warning (13410): Pin \"AluB\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[15\] GND " "Warning (13410): Pin \"AluB\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[16\] GND " "Warning (13410): Pin \"AluB\[16\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[17\] GND " "Warning (13410): Pin \"AluB\[17\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[18\] GND " "Warning (13410): Pin \"AluB\[18\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[19\] GND " "Warning (13410): Pin \"AluB\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[20\] GND " "Warning (13410): Pin \"AluB\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[21\] GND " "Warning (13410): Pin \"AluB\[21\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[22\] GND " "Warning (13410): Pin \"AluB\[22\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[23\] GND " "Warning (13410): Pin \"AluB\[23\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[24\] GND " "Warning (13410): Pin \"AluB\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[25\] GND " "Warning (13410): Pin \"AluB\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[26\] GND " "Warning (13410): Pin \"AluB\[26\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[27\] GND " "Warning (13410): Pin \"AluB\[27\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[28\] GND " "Warning (13410): Pin \"AluB\[28\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[29\] GND " "Warning (13410): Pin \"AluB\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[30\] GND " "Warning (13410): Pin \"AluB\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AluB\[31\] GND " "Warning (13410): Pin \"AluB\[31\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[1\] GND " "Warning (13410): Pin \"Datain\[1\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[2\] GND " "Warning (13410): Pin \"Datain\[2\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[3\] GND " "Warning (13410): Pin \"Datain\[3\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[4\] GND " "Warning (13410): Pin \"Datain\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[5\] GND " "Warning (13410): Pin \"Datain\[5\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[6\] GND " "Warning (13410): Pin \"Datain\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[7\] GND " "Warning (13410): Pin \"Datain\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[8\] GND " "Warning (13410): Pin \"Datain\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[9\] GND " "Warning (13410): Pin \"Datain\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[10\] GND " "Warning (13410): Pin \"Datain\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[11\] GND " "Warning (13410): Pin \"Datain\[11\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[12\] GND " "Warning (13410): Pin \"Datain\[12\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[13\] GND " "Warning (13410): Pin \"Datain\[13\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[14\] GND " "Warning (13410): Pin \"Datain\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[15\] GND " "Warning (13410): Pin \"Datain\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[16\] GND " "Warning (13410): Pin \"Datain\[16\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[17\] GND " "Warning (13410): Pin \"Datain\[17\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[18\] GND " "Warning (13410): Pin \"Datain\[18\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[19\] GND " "Warning (13410): Pin \"Datain\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[20\] GND " "Warning (13410): Pin \"Datain\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[21\] GND " "Warning (13410): Pin \"Datain\[21\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[22\] GND " "Warning (13410): Pin \"Datain\[22\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[23\] GND " "Warning (13410): Pin \"Datain\[23\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[24\] GND " "Warning (13410): Pin \"Datain\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[25\] GND " "Warning (13410): Pin \"Datain\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[26\] GND " "Warning (13410): Pin \"Datain\[26\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[27\] GND " "Warning (13410): Pin \"Datain\[27\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[28\] GND " "Warning (13410): Pin \"Datain\[28\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[29\] GND " "Warning (13410): Pin \"Datain\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[30\] GND " "Warning (13410): Pin \"Datain\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Datain\[31\] GND " "Warning (13410): Pin \"Datain\[31\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[0\] GND " "Warning (13410): Pin \"Dataout\[0\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[1\] GND " "Warning (13410): Pin \"Dataout\[1\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[2\] GND " "Warning (13410): Pin \"Dataout\[2\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[3\] GND " "Warning (13410): Pin \"Dataout\[3\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[4\] GND " "Warning (13410): Pin \"Dataout\[4\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[5\] GND " "Warning (13410): Pin \"Dataout\[5\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[6\] GND " "Warning (13410): Pin \"Dataout\[6\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[7\] GND " "Warning (13410): Pin \"Dataout\[7\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[8\] GND " "Warning (13410): Pin \"Dataout\[8\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[9\] GND " "Warning (13410): Pin \"Dataout\[9\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[10\] GND " "Warning (13410): Pin \"Dataout\[10\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[11\] GND " "Warning (13410): Pin \"Dataout\[11\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[12\] GND " "Warning (13410): Pin \"Dataout\[12\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[13\] GND " "Warning (13410): Pin \"Dataout\[13\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[14\] GND " "Warning (13410): Pin \"Dataout\[14\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[15\] GND " "Warning (13410): Pin \"Dataout\[15\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[16\] GND " "Warning (13410): Pin \"Dataout\[16\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[17\] GND " "Warning (13410): Pin \"Dataout\[17\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[18\] GND " "Warning (13410): Pin \"Dataout\[18\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[19\] GND " "Warning (13410): Pin \"Dataout\[19\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[20\] GND " "Warning (13410): Pin \"Dataout\[20\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[21\] GND " "Warning (13410): Pin \"Dataout\[21\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[22\] GND " "Warning (13410): Pin \"Dataout\[22\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[23\] GND " "Warning (13410): Pin \"Dataout\[23\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[24\] GND " "Warning (13410): Pin \"Dataout\[24\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[25\] GND " "Warning (13410): Pin \"Dataout\[25\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[26\] GND " "Warning (13410): Pin \"Dataout\[26\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[27\] GND " "Warning (13410): Pin \"Dataout\[27\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[28\] GND " "Warning (13410): Pin \"Dataout\[28\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[29\] GND " "Warning (13410): Pin \"Dataout\[29\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[30\] GND " "Warning (13410): Pin \"Dataout\[30\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Dataout\[31\] GND " "Warning (13410): Pin \"Dataout\[31\]\" is stuck at GND" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "960 960 " "Info: 960 registers lost all their fanouts during netlist optimizations. The first 960 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~64 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~65 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~65\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~66 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~66\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~67 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~67\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~68 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~69 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~69\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~70 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~70\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~71 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~71\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~72 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~72\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~73 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~73\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~74 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~74\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~75 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~75\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~76 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~76\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~77 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~77\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~78 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~78\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~79 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~79\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~80 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~80\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~81 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~81\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~82 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~82\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~83 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~83\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~84 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~84\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~85 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~85\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~86 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~86\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~87 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~87\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~88 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~88\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~89 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~89\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~90 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~90\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~91 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~91\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~92 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~92\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~93 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~93\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~94 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~95 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~95\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~96 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~96\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~97 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~97\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~98 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~98\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~99 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~99\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~100 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~101 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~102 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~102\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~103 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~103\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~104 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~104\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~105 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~105\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~106 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~106\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~107 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~107\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~108 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~108\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~109 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~109\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~110 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~111 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~111\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~112 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~112\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~113 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~113\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~114 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~115 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~115\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~116 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~116\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~117 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~117\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~118 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~118\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~119 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~119\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~120 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~120\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~121 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~121\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~122 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~122\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~123 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~123\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~124 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~124\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~125 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~125\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~126 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~126\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~127 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~127\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~128 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~128\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~129 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~129\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~130 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~130\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~131 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~131\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~132 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~132\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~133 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~133\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~134 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~134\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~135 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~135\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~136 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~136\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~137 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~137\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~138 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~138\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~139 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~139\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~140 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~140\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~141 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~141\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~142 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~142\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~143 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~143\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~144 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~144\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~145 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~145\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~146 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~146\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~147 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~147\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~148 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~148\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~149 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~149\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~150 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~150\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~151 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~151\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~152 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~152\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~153 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~153\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~154 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~154\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~155 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~155\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~156 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~156\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~157 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~157\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~158 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~158\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~159 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~159\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~160 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~160\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~161 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~161\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~162 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~162\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~163 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~163\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~164 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~164\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~165 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~165\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~166 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~166\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~167 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~167\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~168 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~168\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~169 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~169\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~170 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~170\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~171 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~171\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~172 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~172\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~173 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~173\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~174 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~174\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~175 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~175\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~176 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~176\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~177 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~177\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~178 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~178\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~179 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~179\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~180 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~180\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~181 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~181\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~182 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~182\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~183 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~183\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~184 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~184\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~185 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~185\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~186 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~186\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~187 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~187\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~188 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~188\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~189 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~189\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~190 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~190\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~191 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~191\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~192 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~192\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~193 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~193\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~194 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~194\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~195 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~195\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~196 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~196\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~197 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~197\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~198 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~198\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~199 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~199\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~200 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~200\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~201 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~201\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~202 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~202\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~203 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~203\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~204 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~204\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~205 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~205\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~206 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~206\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~207 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~207\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~208 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~208\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~209 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~209\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~210 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~210\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~211 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~211\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~212 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~212\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~213 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~213\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~214 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~214\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~215 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~215\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~216 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~216\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~217 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~217\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~218 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~218\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~219 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~219\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~220 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~220\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~221 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~221\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~222 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~222\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~223 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~223\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~224 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~224\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~225 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~225\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~226 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~226\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~227 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~227\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~228 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~228\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~229 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~229\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~230 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~230\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~231 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~231\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~232 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~232\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~233 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~233\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~234 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~234\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~235 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~235\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~236 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~236\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~237 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~237\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~238 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~238\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~239 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~239\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~240 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~240\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~241 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~241\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~242 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~242\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~243 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~243\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~244 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~244\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~245 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~245\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~246 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~246\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~247 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~247\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~248 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~248\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~249 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~249\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~250 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~250\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~251 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~251\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~252 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~252\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~253 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~253\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~254 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~254\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~255 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~255\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~256 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~256\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~257 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~257\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~258 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~258\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~259 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~259\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~260 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~260\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~261 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~261\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~262 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~262\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~263 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~263\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~264 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~264\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~265 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~265\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~266 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~266\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~267 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~267\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~268 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~268\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~269 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~269\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~270 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~270\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~271 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~271\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~272 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~272\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~273 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~273\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~274 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~274\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~275 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~275\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~276 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~276\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~277 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~277\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~278 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~278\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~279 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~279\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~280 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~280\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~281 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~281\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~282 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~282\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~283 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~283\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~284 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~284\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~285 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~285\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~286 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~286\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~287 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~287\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~288 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~288\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~289 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~289\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~290 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~290\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~291 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~291\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~292 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~292\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~293 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~293\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~294 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~294\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~295 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~295\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~296 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~296\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~297 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~297\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~298 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~298\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~299 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~299\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~300 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~300\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~301 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~301\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~302 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~302\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~303 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~303\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~304 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~304\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~305 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~305\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~306 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~306\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~307 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~307\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~308 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~308\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~309 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~309\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~310 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~310\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~311 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~311\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~312 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~312\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~313 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~313\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~314 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~314\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~315 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~315\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~316 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~316\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~317 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~317\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~318 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~318\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~319 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~319\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~320 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~320\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~321 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~321\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~322 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~322\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~323 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~323\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~324 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~324\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~325 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~325\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~326 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~326\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~327 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~327\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~328 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~328\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~329 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~329\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~330 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~330\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~331 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~331\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~332 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~332\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~333 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~333\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~334 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~334\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~335 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~335\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~336 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~336\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~337 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~337\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~338 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~338\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~339 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~339\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~340 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~340\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~341 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~341\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~342 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~342\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~343 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~343\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~344 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~344\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~345 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~345\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~346 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~346\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~347 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~347\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~348 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~348\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~349 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~349\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~350 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~350\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~351 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~351\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~352 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~352\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~353 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~353\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~354 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~354\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~355 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~355\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~356 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~356\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~357 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~357\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~358 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~358\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~359 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~359\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~360 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~360\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~361 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~361\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~362 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~362\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~363 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~363\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~364 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~364\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~365 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~365\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~366 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~366\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~367 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~367\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~368 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~368\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~369 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~369\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~370 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~370\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~371 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~371\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~372 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~372\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~373 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~373\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~374 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~374\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~375 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~375\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~376 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~376\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~377 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~377\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~378 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~378\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~379 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~379\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~380 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~380\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~381 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~381\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~382 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~382\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~383 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~383\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~384 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~384\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~385 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~385\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~386 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~386\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~387 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~387\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~388 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~388\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~389 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~389\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~390 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~390\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~391 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~391\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~392 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~392\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~393 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~393\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~394 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~394\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~395 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~395\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~396 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~396\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~397 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~397\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~398 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~398\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~399 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~399\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~400 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~400\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~401 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~401\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~402 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~402\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~403 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~403\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~404 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~404\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~405 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~405\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~406 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~406\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~407 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~407\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~408 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~408\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~409 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~409\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~410 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~410\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~411 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~411\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~412 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~412\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~413 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~413\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~414 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~414\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~415 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~415\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~416 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~416\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~417 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~417\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~418 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~418\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~419 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~419\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~420 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~420\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~421 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~421\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~422 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~422\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~423 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~423\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~424 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~424\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~425 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~425\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~426 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~426\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~427 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~427\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~428 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~428\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~429 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~429\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~430 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~430\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~431 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~431\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~432 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~432\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~433 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~433\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~434 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~434\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~435 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~435\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~436 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~436\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~437 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~437\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~438 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~438\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~439 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~439\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~440 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~440\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~441 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~441\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~442 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~442\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~443 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~443\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~444 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~444\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~445 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~445\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~446 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~446\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~447 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~447\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~448 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~448\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~449 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~449\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~450 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~450\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~451 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~451\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~452 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~452\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~453 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~453\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~454 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~454\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~455 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~455\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~456 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~456\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~457 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~457\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~458 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~458\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~459 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~459\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~460 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~460\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~461 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~461\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~462 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~462\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~463 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~463\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~464 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~464\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~465 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~465\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~466 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~466\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~467 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~467\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~468 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~468\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~469 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~469\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~470 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~470\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~471 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~471\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~472 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~472\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~473 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~473\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~474 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~474\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~475 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~475\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~476 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~476\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~477 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~477\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~478 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~478\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~479 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~479\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~480 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~480\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~481 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~481\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~482 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~482\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~483 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~483\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~484 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~484\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~485 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~485\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~486 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~486\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~487 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~487\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~488 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~488\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~489 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~489\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~490 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~490\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~491 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~491\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~492 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~492\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~493 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~493\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~494 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~494\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~495 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~495\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~496 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~496\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~497 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~497\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~498 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~498\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~499 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~499\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~500 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~500\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~501 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~501\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~502 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~502\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~503 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~503\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~504 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~504\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~505 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~505\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~506 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~506\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~507 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~507\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~508 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~508\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~509 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~509\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~510 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~510\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~511 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~511\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~512 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~512\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~513 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~513\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~514 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~514\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~515 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~515\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~516 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~516\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~517 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~517\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~518 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~518\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~519 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~519\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~520 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~520\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~521 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~521\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~522 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~522\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~523 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~523\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~524 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~524\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~525 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~525\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~526 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~526\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~527 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~527\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~528 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~528\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~529 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~529\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~530 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~530\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~531 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~531\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~532 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~532\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~533 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~533\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~534 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~534\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~535 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~535\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~536 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~536\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~537 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~537\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~538 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~538\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~539 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~539\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~540 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~540\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~541 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~541\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~542 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~542\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~543 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~543\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~544 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~544\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~545 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~545\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~546 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~546\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~547 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~547\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~548 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~548\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~549 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~549\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~550 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~550\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~551 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~551\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~552 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~552\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~553 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~553\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~554 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~554\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~555 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~555\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~556 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~556\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~557 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~557\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~558 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~558\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~559 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~559\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~560 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~560\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~561 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~561\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~562 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~562\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~563 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~563\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~564 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~564\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~565 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~565\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~566 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~566\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~567 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~567\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~568 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~568\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~569 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~569\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~570 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~570\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~571 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~571\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~572 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~572\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~573 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~573\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~574 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~574\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~575 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~575\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~576 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~576\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~577 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~577\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~578 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~578\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~579 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~579\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~580 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~580\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~581 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~581\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~582 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~582\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~583 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~583\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~584 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~584\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~585 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~585\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~586 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~586\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~587 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~587\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~588 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~588\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~589 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~589\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~590 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~590\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~591 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~591\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~592 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~592\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~593 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~593\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~594 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~594\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~595 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~595\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~596 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~596\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~597 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~597\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~598 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~598\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~599 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~599\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~600 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~600\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~601 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~601\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~602 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~602\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~603 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~603\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~604 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~604\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~605 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~605\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~606 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~606\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~607 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~607\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~608 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~608\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~609 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~609\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~610 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~610\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~611 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~611\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~612 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~612\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~613 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~613\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~614 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~614\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~615 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~615\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~616 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~616\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~617 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~617\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~618 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~618\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~619 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~619\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~620 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~620\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~621 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~621\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~622 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~622\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~623 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~623\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~624 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~624\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~625 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~625\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~626 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~626\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~627 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~627\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~628 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~628\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~629 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~629\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~630 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~630\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~631 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~631\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~632 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~632\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~633 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~633\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~634 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~634\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~635 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~635\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~636 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~636\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~637 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~637\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~638 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~638\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~639 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~639\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~640 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~640\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~641 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~641\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~642 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~642\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~643 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~643\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~644 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~644\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~645 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~645\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~646 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~646\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~647 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~647\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~648 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~648\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~649 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~649\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~650 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~650\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~651 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~651\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~652 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~652\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~653 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~653\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~654 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~654\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~655 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~655\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~656 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~656\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~657 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~657\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~658 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~658\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~659 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~659\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~660 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~660\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~661 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~661\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~662 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~662\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~663 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~663\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~664 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~664\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~665 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~665\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~666 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~666\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~667 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~667\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~668 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~668\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~669 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~669\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~670 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~670\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~671 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~671\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~672 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~672\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~673 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~673\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~674 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~674\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~675 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~675\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~676 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~676\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~677 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~677\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~678 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~678\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~679 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~679\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~680 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~680\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~681 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~681\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~682 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~682\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~683 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~683\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~684 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~684\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~685 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~685\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~686 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~686\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~687 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~687\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~688 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~688\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~689 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~689\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~690 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~690\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~691 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~691\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~692 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~692\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~693 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~693\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~694 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~694\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~695 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~695\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~696 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~696\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~697 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~697\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~698 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~698\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~699 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~699\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~700 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~700\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~701 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~701\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~702 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~702\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~703 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~703\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~704 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~704\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~705 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~705\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~706 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~706\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~707 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~707\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~708 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~708\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~709 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~709\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~710 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~710\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~711 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~711\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~712 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~712\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~713 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~713\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~714 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~714\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~715 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~715\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~716 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~716\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~717 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~717\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~718 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~718\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~719 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~719\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~720 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~720\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~721 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~721\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~722 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~722\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~723 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~723\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~724 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~724\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~725 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~725\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~726 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~726\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~727 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~727\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~728 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~728\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~729 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~729\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~730 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~730\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~731 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~731\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~732 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~732\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~733 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~733\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~734 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~734\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~735 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~735\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~736 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~736\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~737 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~737\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~738 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~738\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~739 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~739\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~740 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~740\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~741 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~741\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~742 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~742\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~743 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~743\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~744 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~744\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~745 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~745\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~746 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~746\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~747 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~747\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~748 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~748\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~749 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~749\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~750 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~750\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~751 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~751\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~752 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~752\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~753 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~753\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~754 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~754\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~755 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~755\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~756 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~756\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~757 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~757\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~758 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~758\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~759 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~759\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~760 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~760\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~761 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~761\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~762 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~762\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~763 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~763\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~764 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~764\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~765 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~765\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~766 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~766\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~767 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~767\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~768 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~768\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~769 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~769\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~770 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~770\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~771 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~771\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~772 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~772\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~773 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~773\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~774 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~774\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~775 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~775\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~776 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~776\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~777 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~777\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~778 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~778\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~779 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~779\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~780 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~780\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~781 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~781\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~782 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~782\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~783 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~783\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~784 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~784\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~785 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~785\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~786 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~786\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~787 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~787\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~788 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~788\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~789 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~789\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~790 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~790\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~791 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~791\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~792 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~792\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~793 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~793\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~794 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~794\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~795 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~795\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~796 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~796\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~797 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~797\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~798 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~798\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~799 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~799\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~800 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~800\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~801 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~801\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~802 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~802\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~803 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~803\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~804 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~804\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~805 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~805\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~806 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~806\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~807 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~807\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~808 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~808\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~809 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~809\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~810 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~810\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~811 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~811\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~812 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~812\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~813 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~813\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~814 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~814\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~815 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~815\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~816 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~816\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~817 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~817\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~818 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~818\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~819 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~819\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~820 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~820\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~821 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~821\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~822 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~822\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~823 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~823\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~824 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~824\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~825 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~825\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~826 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~826\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~827 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~827\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~828 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~828\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~829 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~829\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~830 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~830\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~831 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~831\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~832 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~832\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~833 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~833\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~834 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~834\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~835 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~835\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~836 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~836\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~837 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~837\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~838 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~838\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~839 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~839\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~840 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~840\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~841 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~841\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~842 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~842\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~843 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~843\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~844 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~844\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~845 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~845\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~846 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~846\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~847 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~847\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~848 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~848\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~849 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~849\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~850 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~850\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~851 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~851\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~852 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~852\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~853 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~853\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~854 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~854\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~855 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~855\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~856 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~856\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~857 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~857\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~858 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~858\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~859 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~859\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~860 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~860\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~861 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~861\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~862 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~862\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~863 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~863\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~864 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~864\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~865 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~865\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~866 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~866\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~867 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~867\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~868 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~868\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~869 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~869\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~870 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~870\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~871 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~871\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~872 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~872\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~873 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~873\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~874 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~874\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~875 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~875\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~876 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~876\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~877 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~877\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~878 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~878\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~879 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~879\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~880 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~880\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~881 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~881\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~882 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~882\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~883 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~883\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~884 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~884\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~885 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~885\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~886 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~886\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~887 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~887\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~888 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~888\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~889 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~889\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~890 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~890\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~891 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~891\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~892 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~892\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~893 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~893\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~894 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~894\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~895 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~895\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~896 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~896\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~897 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~897\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~898 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~898\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~899 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~899\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~900 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~900\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~901 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~901\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~902 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~902\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~903 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~903\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~904 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~904\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~905 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~905\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~906 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~906\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~907 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~907\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~908 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~908\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~909 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~909\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~910 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~910\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~911 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~911\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~912 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~912\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~913 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~913\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~914 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~914\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~915 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~915\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~916 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~916\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~917 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~917\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~918 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~918\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~919 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~919\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~920 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~920\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~921 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~921\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~922 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~922\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~923 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~923\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~924 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~924\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~925 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~925\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~926 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~926\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~927 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~927\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~928 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~928\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~929 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~929\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~930 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~930\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~931 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~931\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~932 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~932\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~933 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~933\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~934 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~934\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~935 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~935\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~936 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~936\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~937 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~937\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~938 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~938\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~939 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~939\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~940 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~940\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~941 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~941\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~942 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~942\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~943 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~943\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~944 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~944\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~945 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~945\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~946 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~946\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~947 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~947\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~948 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~948\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~949 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~949\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~950 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~950\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~951 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~951\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~952 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~952\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~953 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~953\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~954 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~954\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~955 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~955\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~956 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~956\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~957 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~957\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~958 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~958\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~959 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~959\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~960 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~960\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~961 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~961\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~962 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~962\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~963 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~963\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~964 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~964\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~965 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~965\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~966 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~966\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~967 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~967\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~968 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~968\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~969 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~969\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~970 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~970\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~971 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~971\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~972 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~972\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~973 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~973\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~974 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~974\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~975 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~975\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~976 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~976\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~977 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~977\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~978 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~978\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~979 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~979\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~980 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~980\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~981 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~981\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~982 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~982\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~983 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~983\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~984 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~984\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~985 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~985\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~986 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~986\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~987 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~987\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~988 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~988\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~989 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~989\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~990 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~990\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~991 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~991\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~992 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~992\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~993 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~993\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~994 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~994\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~995 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~995\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~996 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~996\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~997 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~997\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~998 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~998\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~999 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~999\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1000 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1001 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1001\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1002 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1002\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1003 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1003\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1004 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1004\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1005 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1005\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1006 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1006\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1007 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1007\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1008 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1008\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1009 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1009\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1010 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1011 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1011\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1012 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1012\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1013 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1013\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1014 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1014\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1015 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1015\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1016 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1016\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1017 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1017\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1018 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1018\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1019 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1019\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1020 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1020\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1021 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1021\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1022 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1022\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dataroad:dataroadbj\|Reg:regs\|regs~1023 " "Info: Register \"dataroad:dataroadbj\|Reg:regs\|regs~1023\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.map.smsg " "Info: Generated suppressed messages file F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Info: Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Info: Implemented 256 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Info: Implemented 180 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 268 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:36:00 2024 " "Info: Processing ended: Thu Jan 04 10:36:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:36:01 2024 " "Info: Processing started: Thu Jan 04 10:36:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "singleCPU EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"singleCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "257 257 " "Critical Warning: No exact pin location assignment(s) for 257 pins of 257 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[0\] " "Info: Pin I\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[1\] " "Info: Pin I\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[2\] " "Info: Pin I\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[3\] " "Info: Pin I\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[4\] " "Info: Pin I\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[5\] " "Info: Pin I\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[6\] " "Info: Pin I\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[7\] " "Info: Pin I\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[8\] " "Info: Pin I\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[9\] " "Info: Pin I\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[10\] " "Info: Pin I\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[11\] " "Info: Pin I\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[12\] " "Info: Pin I\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[13\] " "Info: Pin I\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[14\] " "Info: Pin I\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[15\] " "Info: Pin I\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[16\] " "Info: Pin I\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[17\] " "Info: Pin I\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[18\] " "Info: Pin I\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[19\] " "Info: Pin I\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[20\] " "Info: Pin I\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[21\] " "Info: Pin I\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[22\] " "Info: Pin I\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[23\] " "Info: Pin I\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[24\] " "Info: Pin I\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[25\] " "Info: Pin I\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[26\] " "Info: Pin I\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[27\] " "Info: Pin I\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[28\] " "Info: Pin I\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[29\] " "Info: Pin I\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[30\] " "Info: Pin I\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[31\] " "Info: Pin I\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[0\] " "Info: Pin busA\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[1\] " "Info: Pin busA\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[2\] " "Info: Pin busA\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[3\] " "Info: Pin busA\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[4\] " "Info: Pin busA\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[5\] " "Info: Pin busA\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[6\] " "Info: Pin busA\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[7\] " "Info: Pin busA\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[8\] " "Info: Pin busA\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[9\] " "Info: Pin busA\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[10\] " "Info: Pin busA\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[11\] " "Info: Pin busA\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[12\] " "Info: Pin busA\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[13\] " "Info: Pin busA\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[14\] " "Info: Pin busA\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[15\] " "Info: Pin busA\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[16\] " "Info: Pin busA\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[17\] " "Info: Pin busA\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[18\] " "Info: Pin busA\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[19\] " "Info: Pin busA\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[20\] " "Info: Pin busA\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[21\] " "Info: Pin busA\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[22\] " "Info: Pin busA\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[23\] " "Info: Pin busA\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[24\] " "Info: Pin busA\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[25\] " "Info: Pin busA\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[26\] " "Info: Pin busA\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[27\] " "Info: Pin busA\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[28\] " "Info: Pin busA\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[29\] " "Info: Pin busA\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[30\] " "Info: Pin busA\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busA\[31\] " "Info: Pin busA\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busA[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[0\] " "Info: Pin busB\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[1\] " "Info: Pin busB\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[2\] " "Info: Pin busB\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[3\] " "Info: Pin busB\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[4\] " "Info: Pin busB\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[5\] " "Info: Pin busB\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[6\] " "Info: Pin busB\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[7\] " "Info: Pin busB\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[8\] " "Info: Pin busB\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[9\] " "Info: Pin busB\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[10\] " "Info: Pin busB\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[11\] " "Info: Pin busB\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[12\] " "Info: Pin busB\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[13\] " "Info: Pin busB\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[14\] " "Info: Pin busB\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[15\] " "Info: Pin busB\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[16\] " "Info: Pin busB\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[17\] " "Info: Pin busB\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[18\] " "Info: Pin busB\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[19\] " "Info: Pin busB\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[20\] " "Info: Pin busB\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[21\] " "Info: Pin busB\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[22\] " "Info: Pin busB\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[23\] " "Info: Pin busB\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[24\] " "Info: Pin busB\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[25\] " "Info: Pin busB\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[26\] " "Info: Pin busB\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[27\] " "Info: Pin busB\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[28\] " "Info: Pin busB\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[29\] " "Info: Pin busB\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[30\] " "Info: Pin busB\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busB\[31\] " "Info: Pin busB\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busB[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[0\] " "Info: Pin AluB\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[1\] " "Info: Pin AluB\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[2\] " "Info: Pin AluB\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[3\] " "Info: Pin AluB\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[4\] " "Info: Pin AluB\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[5\] " "Info: Pin AluB\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[6\] " "Info: Pin AluB\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[7\] " "Info: Pin AluB\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[8\] " "Info: Pin AluB\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[9\] " "Info: Pin AluB\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[10\] " "Info: Pin AluB\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[11\] " "Info: Pin AluB\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[12\] " "Info: Pin AluB\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[13\] " "Info: Pin AluB\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[14\] " "Info: Pin AluB\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[15\] " "Info: Pin AluB\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[16\] " "Info: Pin AluB\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[17\] " "Info: Pin AluB\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[18\] " "Info: Pin AluB\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[19\] " "Info: Pin AluB\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[20\] " "Info: Pin AluB\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[21\] " "Info: Pin AluB\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[22\] " "Info: Pin AluB\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[23\] " "Info: Pin AluB\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[24\] " "Info: Pin AluB\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[25\] " "Info: Pin AluB\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[26\] " "Info: Pin AluB\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[27\] " "Info: Pin AluB\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[28\] " "Info: Pin AluB\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[29\] " "Info: Pin AluB\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[30\] " "Info: Pin AluB\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluB\[31\] " "Info: Pin AluB\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluB[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[0\] " "Info: Pin AluF\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[1\] " "Info: Pin AluF\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[2\] " "Info: Pin AluF\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[3\] " "Info: Pin AluF\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[4\] " "Info: Pin AluF\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[5\] " "Info: Pin AluF\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[6\] " "Info: Pin AluF\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[7\] " "Info: Pin AluF\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[8\] " "Info: Pin AluF\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[9\] " "Info: Pin AluF\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[10\] " "Info: Pin AluF\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[11\] " "Info: Pin AluF\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[12\] " "Info: Pin AluF\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[13\] " "Info: Pin AluF\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[14\] " "Info: Pin AluF\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[15\] " "Info: Pin AluF\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[16\] " "Info: Pin AluF\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[17\] " "Info: Pin AluF\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[18\] " "Info: Pin AluF\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[19\] " "Info: Pin AluF\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[20\] " "Info: Pin AluF\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[21\] " "Info: Pin AluF\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[22\] " "Info: Pin AluF\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[23\] " "Info: Pin AluF\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[24\] " "Info: Pin AluF\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[25\] " "Info: Pin AluF\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[26\] " "Info: Pin AluF\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[27\] " "Info: Pin AluF\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[28\] " "Info: Pin AluF\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[29\] " "Info: Pin AluF\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[30\] " "Info: Pin AluF\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluF\[31\] " "Info: Pin AluF\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { AluF[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[0\] " "Info: Pin busW\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[1\] " "Info: Pin busW\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[2\] " "Info: Pin busW\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[3\] " "Info: Pin busW\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[4\] " "Info: Pin busW\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[5\] " "Info: Pin busW\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[6\] " "Info: Pin busW\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[7\] " "Info: Pin busW\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[8\] " "Info: Pin busW\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[9\] " "Info: Pin busW\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[10\] " "Info: Pin busW\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[11\] " "Info: Pin busW\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[12\] " "Info: Pin busW\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[13\] " "Info: Pin busW\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[14\] " "Info: Pin busW\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[15\] " "Info: Pin busW\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[16\] " "Info: Pin busW\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[17\] " "Info: Pin busW\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[18\] " "Info: Pin busW\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[19\] " "Info: Pin busW\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[20\] " "Info: Pin busW\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[21\] " "Info: Pin busW\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[22\] " "Info: Pin busW\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[23\] " "Info: Pin busW\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[24\] " "Info: Pin busW\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[25\] " "Info: Pin busW\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[26\] " "Info: Pin busW\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[27\] " "Info: Pin busW\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[28\] " "Info: Pin busW\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[29\] " "Info: Pin busW\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[30\] " "Info: Pin busW\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busW\[31\] " "Info: Pin busW\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { busW[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { busW[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[0\] " "Info: Pin Datain\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[1\] " "Info: Pin Datain\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[2\] " "Info: Pin Datain\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[3\] " "Info: Pin Datain\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[4\] " "Info: Pin Datain\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[5\] " "Info: Pin Datain\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[6\] " "Info: Pin Datain\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[7\] " "Info: Pin Datain\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[8\] " "Info: Pin Datain\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[9\] " "Info: Pin Datain\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[10\] " "Info: Pin Datain\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[11\] " "Info: Pin Datain\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[12\] " "Info: Pin Datain\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[13\] " "Info: Pin Datain\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[14\] " "Info: Pin Datain\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[15\] " "Info: Pin Datain\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[16\] " "Info: Pin Datain\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[17\] " "Info: Pin Datain\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[18\] " "Info: Pin Datain\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[19\] " "Info: Pin Datain\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[20\] " "Info: Pin Datain\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[21\] " "Info: Pin Datain\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[22\] " "Info: Pin Datain\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[23\] " "Info: Pin Datain\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[24\] " "Info: Pin Datain\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[25\] " "Info: Pin Datain\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[26\] " "Info: Pin Datain\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[27\] " "Info: Pin Datain\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[28\] " "Info: Pin Datain\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[29\] " "Info: Pin Datain\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[30\] " "Info: Pin Datain\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Datain\[31\] " "Info: Pin Datain\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Datain[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datain[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[0\] " "Info: Pin Dataout\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[0] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[1\] " "Info: Pin Dataout\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[1] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[2\] " "Info: Pin Dataout\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[2] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[3\] " "Info: Pin Dataout\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[3] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[4\] " "Info: Pin Dataout\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[4] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[5\] " "Info: Pin Dataout\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[5] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[6\] " "Info: Pin Dataout\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[6] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[7\] " "Info: Pin Dataout\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[7] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[8\] " "Info: Pin Dataout\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[8] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[9\] " "Info: Pin Dataout\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[9] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[10\] " "Info: Pin Dataout\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[10] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[11\] " "Info: Pin Dataout\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[11] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[12\] " "Info: Pin Dataout\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[12] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[13\] " "Info: Pin Dataout\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[13] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[14\] " "Info: Pin Dataout\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[14] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[15\] " "Info: Pin Dataout\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[15] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[16\] " "Info: Pin Dataout\[16\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[16] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[17\] " "Info: Pin Dataout\[17\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[17] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[18\] " "Info: Pin Dataout\[18\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[18] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[19\] " "Info: Pin Dataout\[19\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[19] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[20\] " "Info: Pin Dataout\[20\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[20] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[21\] " "Info: Pin Dataout\[21\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[21] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[22\] " "Info: Pin Dataout\[22\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[22] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[23\] " "Info: Pin Dataout\[23\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[23] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[24\] " "Info: Pin Dataout\[24\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[24] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[25\] " "Info: Pin Dataout\[25\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[25] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[26\] " "Info: Pin Dataout\[26\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[26] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[27\] " "Info: Pin Dataout\[27\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[27] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[28\] " "Info: Pin Dataout\[28\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[29\] " "Info: Pin Dataout\[29\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[29] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[30\] " "Info: Pin Dataout\[30\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[30] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dataout\[31\] " "Info: Pin Dataout\[31\] not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Dataout[31] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dataout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { clk } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\] " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { clk } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoding:qzbj\|Selector7~2  " "Info: Automatically promoted node decoding:qzbj\|Selector7~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21  " "Info: Automatically promoted node dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dataroad:dataroadbj\|fetchins:fetch\|always0~5 " "Info: Destination node dataroad:dataroadbj\|fetchins:fetch\|always0~5" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|always0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoding:qzbj\|Selector12~1 " "Info: Destination node decoding:qzbj\|Selector12~1" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Selector12~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I\[28\] " "Info: Destination node I\[28\]" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { I[28] } } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "256 unused 3.3V 0 256 0 " "Info: Number of I/O pins in group: 256 (unused VREF, 3.3V VCCIO, 0 input, 256 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.507 ns register register " "Info: Estimated most critical path is register to register delay of 7.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|Aluctr\[2\] 1 REG LAB_X3_Y22 95 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y22; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 0.565 ns dataroad:dataroadbj\|alu:alu1\|X\[0\] 2 COMB LAB_X3_Y22 2 " "Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X3_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|X\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] } "NODE_NAME" } } { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 1.564 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3 3 COMB LAB_X2_Y22 2 " "Info: 3: + IC(0.606 ns) + CELL(0.393 ns) = 1.564 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.635 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5 4 COMB LAB_X2_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.635 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.706 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7 5 COMB LAB_X2_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.706 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.777 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9 6 COMB LAB_X2_Y22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.777 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.848 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11 7 COMB LAB_X2_Y22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.848 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.919 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13 8 COMB LAB_X2_Y22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.919 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.990 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15 9 COMB LAB_X2_Y22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.990 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.061 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17 10 COMB LAB_X2_Y22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.061 ns; Loc. = LAB_X2_Y22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.222 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19 11 COMB LAB_X2_Y21 2 " "Info: 11: + IC(0.090 ns) + CELL(0.071 ns) = 2.222 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.293 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21 12 COMB LAB_X2_Y21 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.293 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.364 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23 13 COMB LAB_X2_Y21 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.364 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.435 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25 14 COMB LAB_X2_Y21 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.435 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.506 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27 15 COMB LAB_X2_Y21 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.506 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.577 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29 16 COMB LAB_X2_Y21 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.577 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.648 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31 17 COMB LAB_X2_Y21 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.648 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.719 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33 18 COMB LAB_X2_Y21 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.719 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.790 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35 19 COMB LAB_X2_Y21 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.790 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.861 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37 20 COMB LAB_X2_Y21 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.861 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.932 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39 21 COMB LAB_X2_Y21 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.932 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.003 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41 22 COMB LAB_X2_Y21 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.003 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.074 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43 23 COMB LAB_X2_Y21 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.074 ns; Loc. = LAB_X2_Y21; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.484 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~44 24 COMB LAB_X2_Y21 3 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 3.484 ns; Loc. = LAB_X2_Y21; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~44'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~44 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.240 ns dataroad:dataroadbj\|fetchins:fetch\|always0~1 25 COMB LAB_X3_Y21 1 " "Info: 25: + IC(0.606 ns) + CELL(0.150 ns) = 4.240 ns; Loc. = LAB_X3_Y21; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|always0~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~44 dataroad:dataroadbj|fetchins:fetch|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.805 ns dataroad:dataroadbj\|fetchins:fetch\|always0~2 26 COMB LAB_X3_Y21 1 " "Info: 26: + IC(0.145 ns) + CELL(0.420 ns) = 4.805 ns; Loc. = LAB_X3_Y21; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|always0~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { dataroad:dataroadbj|fetchins:fetch|always0~1 dataroad:dataroadbj|fetchins:fetch|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.438 ns) 5.846 ns dataroad:dataroadbj\|fetchins:fetch\|always0~11 27 COMB LAB_X2_Y20 8 " "Info: 27: + IC(0.603 ns) + CELL(0.438 ns) = 5.846 ns; Loc. = LAB_X2_Y20; Fanout = 8; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|always0~11'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { dataroad:dataroadbj|fetchins:fetch|always0~2 dataroad:dataroadbj|fetchins:fetch|always0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.659 ns) 7.507 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] 28 REG LAB_X4_Y22 13 " "Info: 28: + IC(1.002 ns) + CELL(0.659 ns) = 7.507 ns; Loc. = LAB_X4_Y22; Fanout = 13; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { dataroad:dataroadbj|fetchins:fetch|always0~11 dataroad:dataroadbj|fetchins:fetch|pc[0] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.040 ns ( 53.82 % ) " "Info: Total cell delay = 4.040 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.467 ns ( 46.18 % ) " "Info: Total interconnect delay = 3.467 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~44 dataroad:dataroadbj|fetchins:fetch|always0~1 dataroad:dataroadbj|fetchins:fetch|always0~2 dataroad:dataroadbj|fetchins:fetch|always0~11 dataroad:dataroadbj|fetchins:fetch|pc[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y13 X11_Y25 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Warning: Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[0\] 0 " "Info: Pin \"I\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[1\] 0 " "Info: Pin \"I\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[2\] 0 " "Info: Pin \"I\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[3\] 0 " "Info: Pin \"I\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[4\] 0 " "Info: Pin \"I\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[5\] 0 " "Info: Pin \"I\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[6\] 0 " "Info: Pin \"I\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[7\] 0 " "Info: Pin \"I\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[8\] 0 " "Info: Pin \"I\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[9\] 0 " "Info: Pin \"I\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[10\] 0 " "Info: Pin \"I\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[11\] 0 " "Info: Pin \"I\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[12\] 0 " "Info: Pin \"I\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[13\] 0 " "Info: Pin \"I\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[14\] 0 " "Info: Pin \"I\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[15\] 0 " "Info: Pin \"I\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[16\] 0 " "Info: Pin \"I\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[17\] 0 " "Info: Pin \"I\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[18\] 0 " "Info: Pin \"I\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[19\] 0 " "Info: Pin \"I\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[20\] 0 " "Info: Pin \"I\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[21\] 0 " "Info: Pin \"I\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[22\] 0 " "Info: Pin \"I\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[23\] 0 " "Info: Pin \"I\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[24\] 0 " "Info: Pin \"I\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[25\] 0 " "Info: Pin \"I\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[26\] 0 " "Info: Pin \"I\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[27\] 0 " "Info: Pin \"I\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[28\] 0 " "Info: Pin \"I\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[29\] 0 " "Info: Pin \"I\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[30\] 0 " "Info: Pin \"I\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[31\] 0 " "Info: Pin \"I\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[0\] 0 " "Info: Pin \"busA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[1\] 0 " "Info: Pin \"busA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[2\] 0 " "Info: Pin \"busA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[3\] 0 " "Info: Pin \"busA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[4\] 0 " "Info: Pin \"busA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[5\] 0 " "Info: Pin \"busA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[6\] 0 " "Info: Pin \"busA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[7\] 0 " "Info: Pin \"busA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[8\] 0 " "Info: Pin \"busA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[9\] 0 " "Info: Pin \"busA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[10\] 0 " "Info: Pin \"busA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[11\] 0 " "Info: Pin \"busA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[12\] 0 " "Info: Pin \"busA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[13\] 0 " "Info: Pin \"busA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[14\] 0 " "Info: Pin \"busA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[15\] 0 " "Info: Pin \"busA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[16\] 0 " "Info: Pin \"busA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[17\] 0 " "Info: Pin \"busA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[18\] 0 " "Info: Pin \"busA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[19\] 0 " "Info: Pin \"busA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[20\] 0 " "Info: Pin \"busA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[21\] 0 " "Info: Pin \"busA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[22\] 0 " "Info: Pin \"busA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[23\] 0 " "Info: Pin \"busA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[24\] 0 " "Info: Pin \"busA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[25\] 0 " "Info: Pin \"busA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[26\] 0 " "Info: Pin \"busA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[27\] 0 " "Info: Pin \"busA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[28\] 0 " "Info: Pin \"busA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[29\] 0 " "Info: Pin \"busA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[30\] 0 " "Info: Pin \"busA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busA\[31\] 0 " "Info: Pin \"busA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[0\] 0 " "Info: Pin \"busB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[1\] 0 " "Info: Pin \"busB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[2\] 0 " "Info: Pin \"busB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[3\] 0 " "Info: Pin \"busB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[4\] 0 " "Info: Pin \"busB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[5\] 0 " "Info: Pin \"busB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[6\] 0 " "Info: Pin \"busB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[7\] 0 " "Info: Pin \"busB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[8\] 0 " "Info: Pin \"busB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[9\] 0 " "Info: Pin \"busB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[10\] 0 " "Info: Pin \"busB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[11\] 0 " "Info: Pin \"busB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[12\] 0 " "Info: Pin \"busB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[13\] 0 " "Info: Pin \"busB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[14\] 0 " "Info: Pin \"busB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[15\] 0 " "Info: Pin \"busB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[16\] 0 " "Info: Pin \"busB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[17\] 0 " "Info: Pin \"busB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[18\] 0 " "Info: Pin \"busB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[19\] 0 " "Info: Pin \"busB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[20\] 0 " "Info: Pin \"busB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[21\] 0 " "Info: Pin \"busB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[22\] 0 " "Info: Pin \"busB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[23\] 0 " "Info: Pin \"busB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[24\] 0 " "Info: Pin \"busB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[25\] 0 " "Info: Pin \"busB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[26\] 0 " "Info: Pin \"busB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[27\] 0 " "Info: Pin \"busB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[28\] 0 " "Info: Pin \"busB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[29\] 0 " "Info: Pin \"busB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[30\] 0 " "Info: Pin \"busB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busB\[31\] 0 " "Info: Pin \"busB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[0\] 0 " "Info: Pin \"AluB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[1\] 0 " "Info: Pin \"AluB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[2\] 0 " "Info: Pin \"AluB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[3\] 0 " "Info: Pin \"AluB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[4\] 0 " "Info: Pin \"AluB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[5\] 0 " "Info: Pin \"AluB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[6\] 0 " "Info: Pin \"AluB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[7\] 0 " "Info: Pin \"AluB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[8\] 0 " "Info: Pin \"AluB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[9\] 0 " "Info: Pin \"AluB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[10\] 0 " "Info: Pin \"AluB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[11\] 0 " "Info: Pin \"AluB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[12\] 0 " "Info: Pin \"AluB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[13\] 0 " "Info: Pin \"AluB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[14\] 0 " "Info: Pin \"AluB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[15\] 0 " "Info: Pin \"AluB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[16\] 0 " "Info: Pin \"AluB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[17\] 0 " "Info: Pin \"AluB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[18\] 0 " "Info: Pin \"AluB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[19\] 0 " "Info: Pin \"AluB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[20\] 0 " "Info: Pin \"AluB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[21\] 0 " "Info: Pin \"AluB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[22\] 0 " "Info: Pin \"AluB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[23\] 0 " "Info: Pin \"AluB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[24\] 0 " "Info: Pin \"AluB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[25\] 0 " "Info: Pin \"AluB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[26\] 0 " "Info: Pin \"AluB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[27\] 0 " "Info: Pin \"AluB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[28\] 0 " "Info: Pin \"AluB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[29\] 0 " "Info: Pin \"AluB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[30\] 0 " "Info: Pin \"AluB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluB\[31\] 0 " "Info: Pin \"AluB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[0\] 0 " "Info: Pin \"AluF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[1\] 0 " "Info: Pin \"AluF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[2\] 0 " "Info: Pin \"AluF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[3\] 0 " "Info: Pin \"AluF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[4\] 0 " "Info: Pin \"AluF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[5\] 0 " "Info: Pin \"AluF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[6\] 0 " "Info: Pin \"AluF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[7\] 0 " "Info: Pin \"AluF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[8\] 0 " "Info: Pin \"AluF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[9\] 0 " "Info: Pin \"AluF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[10\] 0 " "Info: Pin \"AluF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[11\] 0 " "Info: Pin \"AluF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[12\] 0 " "Info: Pin \"AluF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[13\] 0 " "Info: Pin \"AluF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[14\] 0 " "Info: Pin \"AluF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[15\] 0 " "Info: Pin \"AluF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[16\] 0 " "Info: Pin \"AluF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[17\] 0 " "Info: Pin \"AluF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[18\] 0 " "Info: Pin \"AluF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[19\] 0 " "Info: Pin \"AluF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[20\] 0 " "Info: Pin \"AluF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[21\] 0 " "Info: Pin \"AluF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[22\] 0 " "Info: Pin \"AluF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[23\] 0 " "Info: Pin \"AluF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[24\] 0 " "Info: Pin \"AluF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[25\] 0 " "Info: Pin \"AluF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[26\] 0 " "Info: Pin \"AluF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[27\] 0 " "Info: Pin \"AluF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[28\] 0 " "Info: Pin \"AluF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[29\] 0 " "Info: Pin \"AluF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[30\] 0 " "Info: Pin \"AluF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluF\[31\] 0 " "Info: Pin \"AluF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[0\] 0 " "Info: Pin \"busW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[1\] 0 " "Info: Pin \"busW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[2\] 0 " "Info: Pin \"busW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[3\] 0 " "Info: Pin \"busW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[4\] 0 " "Info: Pin \"busW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[5\] 0 " "Info: Pin \"busW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[6\] 0 " "Info: Pin \"busW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[7\] 0 " "Info: Pin \"busW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[8\] 0 " "Info: Pin \"busW\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[9\] 0 " "Info: Pin \"busW\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[10\] 0 " "Info: Pin \"busW\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[11\] 0 " "Info: Pin \"busW\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[12\] 0 " "Info: Pin \"busW\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[13\] 0 " "Info: Pin \"busW\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[14\] 0 " "Info: Pin \"busW\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[15\] 0 " "Info: Pin \"busW\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[16\] 0 " "Info: Pin \"busW\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[17\] 0 " "Info: Pin \"busW\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[18\] 0 " "Info: Pin \"busW\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[19\] 0 " "Info: Pin \"busW\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[20\] 0 " "Info: Pin \"busW\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[21\] 0 " "Info: Pin \"busW\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[22\] 0 " "Info: Pin \"busW\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[23\] 0 " "Info: Pin \"busW\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[24\] 0 " "Info: Pin \"busW\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[25\] 0 " "Info: Pin \"busW\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[26\] 0 " "Info: Pin \"busW\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[27\] 0 " "Info: Pin \"busW\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[28\] 0 " "Info: Pin \"busW\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[29\] 0 " "Info: Pin \"busW\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[30\] 0 " "Info: Pin \"busW\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[31\] 0 " "Info: Pin \"busW\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[0\] 0 " "Info: Pin \"Datain\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[1\] 0 " "Info: Pin \"Datain\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[2\] 0 " "Info: Pin \"Datain\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[3\] 0 " "Info: Pin \"Datain\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[4\] 0 " "Info: Pin \"Datain\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[5\] 0 " "Info: Pin \"Datain\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[6\] 0 " "Info: Pin \"Datain\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[7\] 0 " "Info: Pin \"Datain\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[8\] 0 " "Info: Pin \"Datain\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[9\] 0 " "Info: Pin \"Datain\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[10\] 0 " "Info: Pin \"Datain\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[11\] 0 " "Info: Pin \"Datain\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[12\] 0 " "Info: Pin \"Datain\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[13\] 0 " "Info: Pin \"Datain\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[14\] 0 " "Info: Pin \"Datain\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[15\] 0 " "Info: Pin \"Datain\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[16\] 0 " "Info: Pin \"Datain\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[17\] 0 " "Info: Pin \"Datain\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[18\] 0 " "Info: Pin \"Datain\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[19\] 0 " "Info: Pin \"Datain\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[20\] 0 " "Info: Pin \"Datain\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[21\] 0 " "Info: Pin \"Datain\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[22\] 0 " "Info: Pin \"Datain\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[23\] 0 " "Info: Pin \"Datain\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[24\] 0 " "Info: Pin \"Datain\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[25\] 0 " "Info: Pin \"Datain\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[26\] 0 " "Info: Pin \"Datain\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[27\] 0 " "Info: Pin \"Datain\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[28\] 0 " "Info: Pin \"Datain\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[29\] 0 " "Info: Pin \"Datain\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[30\] 0 " "Info: Pin \"Datain\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Datain\[31\] 0 " "Info: Pin \"Datain\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[0\] 0 " "Info: Pin \"Dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[1\] 0 " "Info: Pin \"Dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[2\] 0 " "Info: Pin \"Dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[3\] 0 " "Info: Pin \"Dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[4\] 0 " "Info: Pin \"Dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[5\] 0 " "Info: Pin \"Dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[6\] 0 " "Info: Pin \"Dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[7\] 0 " "Info: Pin \"Dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[8\] 0 " "Info: Pin \"Dataout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[9\] 0 " "Info: Pin \"Dataout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[10\] 0 " "Info: Pin \"Dataout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[11\] 0 " "Info: Pin \"Dataout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[12\] 0 " "Info: Pin \"Dataout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[13\] 0 " "Info: Pin \"Dataout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[14\] 0 " "Info: Pin \"Dataout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[15\] 0 " "Info: Pin \"Dataout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[16\] 0 " "Info: Pin \"Dataout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[17\] 0 " "Info: Pin \"Dataout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[18\] 0 " "Info: Pin \"Dataout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[19\] 0 " "Info: Pin \"Dataout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[20\] 0 " "Info: Pin \"Dataout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[21\] 0 " "Info: Pin \"Dataout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[22\] 0 " "Info: Pin \"Dataout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[23\] 0 " "Info: Pin \"Dataout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[24\] 0 " "Info: Pin \"Dataout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[25\] 0 " "Info: Pin \"Dataout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[26\] 0 " "Info: Pin \"Dataout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[27\] 0 " "Info: Pin \"Dataout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[28\] 0 " "Info: Pin \"Dataout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[29\] 0 " "Info: Pin \"Dataout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[30\] 0 " "Info: Pin \"Dataout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dataout\[31\] 0 " "Info: Pin \"Dataout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Info: Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:36:08 2024 " "Info: Processing ended: Thu Jan 04 10:36:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:36:09 2024 " "Info: Processing started: Thu Jan 04 10:36:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:36:11 2024 " "Info: Processing ended: Thu Jan 04 10:36:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 10:36:12 2024 " "Info: Processing started: Thu Jan 04 10:36:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singleCPU -c singleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[2\] " "Warning: Node \"decoding:qzbj\|Aluctr\[2\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[1\] " "Warning: Node \"decoding:qzbj\|Aluctr\[1\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|RegDst " "Warning: Node \"decoding:qzbj\|RegDst\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|MemtoReg " "Warning: Node \"decoding:qzbj\|MemtoReg\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decoding:qzbj\|Aluctr\[0\] " "Warning: Node \"decoding:qzbj\|Aluctr\[0\]\" is a latch" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoding:qzbj\|Selector7~2 " "Info: Detected gated clock \"decoding:qzbj\|Selector7~2\" as buffer" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoding:qzbj\|Selector7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2 " "Info: Detected gated clock \"dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|inst_mem~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\] " "Info: Detected ripple clock \"dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]\" as buffer" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } } { "f:/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dataroad:dataroadbj\|fetchins:fetch\|pc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register decoding:qzbj\|MemtoReg register dataroad:dataroadbj\|Reg:regs\|regs~32 67.09 MHz 14.906 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.09 MHz between source register \"decoding:qzbj\|MemtoReg\" and destination register \"dataroad:dataroadbj\|Reg:regs\|regs~32\" (period= 14.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|MemtoReg 1 REG LCCOMB_X1_Y21_N14 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y21_N14; Fanout = 32; REG Node = 'decoding:qzbj\|MemtoReg'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|MemtoReg } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.150 ns) 0.907 ns dataroad:dataroadbj\|MUX2to1:mux8\|Z\[0\]~0 2 COMB LCCOMB_X2_Y20_N30 3 " "Info: 2: + IC(0.757 ns) + CELL(0.150 ns) = 0.907 ns; Loc. = LCCOMB_X2_Y20_N30; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|MUX2to1:mux8\|Z\[0\]~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 } "NODE_NAME" } } { "MUX2to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX2to1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.315 ns dataroad:dataroadbj\|Reg:regs\|regs~1030 3 COMB LCCOMB_X2_Y20_N22 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.315 ns; Loc. = LCCOMB_X2_Y20_N22; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|Reg:regs\|regs~1030'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.660 ns) 2.200 ns dataroad:dataroadbj\|Reg:regs\|regs~32 4 REG LCFF_X2_Y20_N21 2 " "Info: 4: + IC(0.225 ns) + CELL(0.660 ns) = 2.200 ns; Loc. = LCFF_X2_Y20_N21; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~32'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 43.64 % ) " "Info: Total cell delay = 0.960 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 56.36 % ) " "Info: Total interconnect delay = 1.240 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { decoding:qzbj|MemtoReg {} dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 {} dataroad:dataroadbj|Reg:regs|regs~1030 {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.757ns 0.258ns 0.225ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.289 ns - Smallest " "Info: - Smallest clock skew is -5.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 2.861 ns dataroad:dataroadbj\|Reg:regs\|regs~32 3 REG LCFF_X2_Y20_N21 2 " "Info: 3: + IC(1.221 ns) + CELL(0.537 ns) = 2.861 ns; Loc. = LCFF_X2_Y20_N21; Fanout = 2; REG Node = 'dataroad:dataroadbj\|Reg:regs\|regs~32'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.34 % ) " "Info: Total cell delay = 1.526 ns ( 53.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 46.66 % ) " "Info: Total interconnect delay = 1.335 ns ( 46.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.150 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18 4 COMB LCCOMB_X3_Y22_N18 6 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N18; Fanout = 6; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~18'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.271 ns) 5.322 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 5 COMB LCCOMB_X5_Y22_N24 4 " "Info: 5: + IC(0.684 ns) + CELL(0.271 ns) = 5.322 ns; Loc. = LCCOMB_X5_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.000 ns) 6.451 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21clkctrl 6 COMB CLKCTRL_G2 2 " "Info: 6: + IC(1.129 ns) + CELL(0.000 ns) = 6.451 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.150 ns) 8.150 ns decoding:qzbj\|MemtoReg 7 REG LCCOMB_X1_Y21_N14 32 " "Info: 7: + IC(1.549 ns) + CELL(0.150 ns) = 8.150 ns; Loc. = LCCOMB_X1_Y21_N14; Fanout = 32; REG Node = 'decoding:qzbj\|MemtoReg'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 35.21 % ) " "Info: Total cell delay = 2.870 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.280 ns ( 64.79 % ) " "Info: Total interconnect delay = 5.280 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 8 -1 0 } } { "Reg.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Reg.v" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decoding:qzbj|MemtoReg dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 dataroad:dataroadbj|Reg:regs|regs~1030 dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { decoding:qzbj|MemtoReg {} dataroad:dataroadbj|MUX2to1:mux8|Z[0]~0 {} dataroad:dataroadbj|Reg:regs|regs~1030 {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.757ns 0.258ns 0.225ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl dataroad:dataroadbj|Reg:regs|regs~32 } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} dataroad:dataroadbj|Reg:regs|regs~32 {} } { 0.000ns 0.000ns 0.114ns 1.221ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~18 dataroad:dataroadbj|fetchins:fetch|inst_mem~21 dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl decoding:qzbj|MemtoReg } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~18 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21clkctrl {} decoding:qzbj|MemtoReg {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.684ns 1.129ns 1.549ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] decoding:qzbj\|Aluctr\[2\] clk 4.253 ns " "Info: Found hold time violation between source  pin or register \"dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]\" and destination pin or register \"decoding:qzbj\|Aluctr\[2\]\" for clock \"clk\" (Hold time is 4.253 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.862 ns + Largest " "Info: + Largest clock skew is 6.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.270 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X3_Y22_N24 4 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 5.340 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X5_Y22_N18 7 " "Info: 5: + IC(0.702 ns) + CELL(0.271 ns) = 5.340 ns; Loc. = LCCOMB_X5_Y22_N18; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.734 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X5_Y22_N16 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 5.734 ns; Loc. = LCCOMB_X5_Y22_N16; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 6.451 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X5_Y22_N4 1 " "Info: 7: + IC(0.279 ns) + CELL(0.438 ns) = 6.451 ns; Loc. = LCCOMB_X5_Y22_N4; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.000 ns) 7.555 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.104 ns) + CELL(0.000 ns) = 7.555 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.150 ns) 9.270 ns decoding:qzbj\|Aluctr\[2\] 9 REG LCCOMB_X3_Y22_N10 95 " "Info: 9: + IC(1.565 ns) + CELL(0.150 ns) = 9.270 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 37.30 % ) " "Info: Total cell delay = 3.458 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 62.70 % ) " "Info: Total interconnect delay = 5.812 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.408 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.537 ns) 2.408 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 2 REG LCFF_X4_Y22_N3 18 " "Info: 2: + IC(0.882 ns) + CELL(0.537 ns) = 2.408 ns; Loc. = LCFF_X4_Y22_N3; Fanout = 18; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 63.37 % ) " "Info: Total cell delay = 1.526 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 36.63 % ) " "Info: Total interconnect delay = 0.882 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.359 ns - Shortest register register " "Info: - Shortest register to register delay is 2.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[1\] 1 REG LCFF_X4_Y22_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y22_N3; Fanout = 18; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[1\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.150 ns) 0.712 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21 2 COMB LCCOMB_X5_Y22_N24 4 " "Info: 2: + IC(0.562 ns) + CELL(0.150 ns) = 0.712 ns; Loc. = LCCOMB_X5_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.438 ns) 1.434 ns decoding:qzbj\|Selector12~1 3 COMB LCCOMB_X5_Y22_N8 1 " "Info: 3: + IC(0.284 ns) + CELL(0.438 ns) = 1.434 ns; Loc. = LCCOMB_X5_Y22_N8; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector12~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.271 ns) 2.359 ns decoding:qzbj\|Aluctr\[2\] 4 REG LCCOMB_X3_Y22_N10 95 " "Info: 4: + IC(0.654 ns) + CELL(0.271 ns) = 2.359 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.859 ns ( 36.41 % ) " "Info: Total cell delay = 0.859 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 63.59 % ) " "Info: Total interconnect delay = 1.500 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} decoding:qzbj|Selector12~1 {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.562ns 0.284ns 0.654ns } { 0.000ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[1] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[1] {} } { 0.000ns 0.000ns 0.882ns } { 0.000ns 0.989ns 0.537ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] dataroad:dataroadbj|fetchins:fetch|inst_mem~21 decoding:qzbj|Selector12~1 decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "2.359 ns" { dataroad:dataroadbj|fetchins:fetch|pc[1] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~21 {} decoding:qzbj|Selector12~1 {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.562ns 0.284ns 0.654ns } { 0.000ns 0.150ns 0.438ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk AluF\[26\] decoding:qzbj\|Aluctr\[2\] 18.594 ns register " "Info: tco from clock \"clk\" to destination pin \"AluF\[26\]\" through register \"decoding:qzbj\|Aluctr\[2\]\" is 18.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.270 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 9; CLK Node = 'clk'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.787 ns) 2.658 ns dataroad:dataroadbj\|fetchins:fetch\|pc\[5\] 2 REG LCFF_X4_Y22_N11 3 " "Info: 2: + IC(0.882 ns) + CELL(0.787 ns) = 2.658 ns; Loc. = LCFF_X4_Y22_N11; Fanout = 3; REG Node = 'dataroad:dataroadbj\|fetchins:fetch\|pc\[5\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.398 ns) 3.793 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1 3 COMB LCCOMB_X3_Y22_N4 18 " "Info: 3: + IC(0.737 ns) + CELL(0.398 ns) = 3.793 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 18; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.275 ns) 4.367 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7 4 COMB LCCOMB_X3_Y22_N24 4 " "Info: 4: + IC(0.299 ns) + CELL(0.275 ns) = 4.367 ns; Loc. = LCCOMB_X3_Y22_N24; Fanout = 4; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.271 ns) 5.340 ns dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8 5 COMB LCCOMB_X5_Y22_N18 7 " "Info: 5: + IC(0.702 ns) + CELL(0.271 ns) = 5.340 ns; Loc. = LCCOMB_X5_Y22_N18; Fanout = 7; COMB Node = 'dataroad:dataroadbj\|fetchins:fetch\|inst_mem~8'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 } "NODE_NAME" } } { "fetchins.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/fetchins.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.734 ns decoding:qzbj\|WideOr0~0 6 COMB LCCOMB_X5_Y22_N16 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 5.734 ns; Loc. = LCCOMB_X5_Y22_N16; Fanout = 1; COMB Node = 'decoding:qzbj\|WideOr0~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 6.451 ns decoding:qzbj\|Selector7~2 7 COMB LCCOMB_X5_Y22_N4 1 " "Info: 7: + IC(0.279 ns) + CELL(0.438 ns) = 6.451 ns; Loc. = LCCOMB_X5_Y22_N4; Fanout = 1; COMB Node = 'decoding:qzbj\|Selector7~2'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.000 ns) 7.555 ns decoding:qzbj\|Selector7~2clkctrl 8 COMB CLKCTRL_G0 3 " "Info: 8: + IC(1.104 ns) + CELL(0.000 ns) = 7.555 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'decoding:qzbj\|Selector7~2clkctrl'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.150 ns) 9.270 ns decoding:qzbj\|Aluctr\[2\] 9 REG LCCOMB_X3_Y22_N10 95 " "Info: 9: + IC(1.565 ns) + CELL(0.150 ns) = 9.270 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 37.30 % ) " "Info: Total cell delay = 3.458 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.812 ns ( 62.70 % ) " "Info: Total interconnect delay = 5.812 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.324 ns + Longest register pin " "Info: + Longest register to pin delay is 9.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoding:qzbj\|Aluctr\[2\] 1 REG LCCOMB_X3_Y22_N10 95 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y22_N10; Fanout = 95; REG Node = 'decoding:qzbj\|Aluctr\[2\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "decoding.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/decoding.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 0.430 ns dataroad:dataroadbj\|alu:alu1\|X\[0\] 2 COMB LCCOMB_X3_Y22_N16 2 " "Info: 2: + IC(0.280 ns) + CELL(0.150 ns) = 0.430 ns; Loc. = LCCOMB_X3_Y22_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|X\[0\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] } "NODE_NAME" } } { "alu.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/alu.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.414 ns) 1.287 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3 3 COMB LCCOMB_X2_Y22_N16 2 " "Info: 3: + IC(0.443 ns) + CELL(0.414 ns) = 1.287 ns; Loc. = LCCOMB_X2_Y22_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~3'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5 4 COMB LCCOMB_X2_Y22_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X2_Y22_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~5'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.429 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7 5 COMB LCCOMB_X2_Y22_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X2_Y22_N20; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~7'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.500 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9 6 COMB LCCOMB_X2_Y22_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.500 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~9'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.571 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11 7 COMB LCCOMB_X2_Y22_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.571 ns; Loc. = LCCOMB_X2_Y22_N24; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~11'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.642 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13 8 COMB LCCOMB_X2_Y22_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.642 ns; Loc. = LCCOMB_X2_Y22_N26; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~13'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.713 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15 9 COMB LCCOMB_X2_Y22_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.713 ns; Loc. = LCCOMB_X2_Y22_N28; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~15'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.859 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17 10 COMB LCCOMB_X2_Y22_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.859 ns; Loc. = LCCOMB_X2_Y22_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~17'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.930 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19 11 COMB LCCOMB_X2_Y21_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y21_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~19'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.001 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21 12 COMB LCCOMB_X2_Y21_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.001 ns; Loc. = LCCOMB_X2_Y21_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~21'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.072 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23 13 COMB LCCOMB_X2_Y21_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.072 ns; Loc. = LCCOMB_X2_Y21_N4; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.143 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25 14 COMB LCCOMB_X2_Y21_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.143 ns; Loc. = LCCOMB_X2_Y21_N6; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.214 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27 15 COMB LCCOMB_X2_Y21_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.214 ns; Loc. = LCCOMB_X2_Y21_N8; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~27'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.285 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29 16 COMB LCCOMB_X2_Y21_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.285 ns; Loc. = LCCOMB_X2_Y21_N10; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~29'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.356 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31 17 COMB LCCOMB_X2_Y21_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.356 ns; Loc. = LCCOMB_X2_Y21_N12; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~31'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.515 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33 18 COMB LCCOMB_X2_Y21_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 2.515 ns; Loc. = LCCOMB_X2_Y21_N14; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~33'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.586 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35 19 COMB LCCOMB_X2_Y21_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.586 ns; Loc. = LCCOMB_X2_Y21_N16; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~35'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.657 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37 20 COMB LCCOMB_X2_Y21_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.657 ns; Loc. = LCCOMB_X2_Y21_N18; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~37'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.728 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39 21 COMB LCCOMB_X2_Y21_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LCCOMB_X2_Y21_N20; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~39'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41 22 COMB LCCOMB_X2_Y21_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LCCOMB_X2_Y21_N22; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~41'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43 23 COMB LCCOMB_X2_Y21_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LCCOMB_X2_Y21_N24; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~43'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.941 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~45 24 COMB LCCOMB_X2_Y21_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.941 ns; Loc. = LCCOMB_X2_Y21_N26; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~45'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.012 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~47 25 COMB LCCOMB_X2_Y21_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.012 ns; Loc. = LCCOMB_X2_Y21_N28; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~47'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.158 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~49 26 COMB LCCOMB_X2_Y21_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 3.158 ns; Loc. = LCCOMB_X2_Y21_N30; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~49'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.229 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~51 27 COMB LCCOMB_X2_Y20_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.229 ns; Loc. = LCCOMB_X2_Y20_N0; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~51'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.300 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~53 28 COMB LCCOMB_X2_Y20_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.300 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 2; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~53'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.710 ns dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~54 29 COMB LCCOMB_X2_Y20_N4 3 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.710 ns; Loc. = LCCOMB_X2_Y20_N4; Fanout = 3; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|Adder:adder\|Add0~54'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 } "NODE_NAME" } } { "Adder.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/Adder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.150 ns) 5.045 ns dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\]~83 30 COMB LCCOMB_X1_Y20_N12 1 " "Info: 30: + IC(1.185 ns) + CELL(0.150 ns) = 5.045 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'dataroad:dataroadbj\|alu:alu1\|MUX3to1:m3\|D\[26\]~83'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 } "NODE_NAME" } } { "MUX3to1.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/MUX3to1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(2.612 ns) 9.324 ns AluF\[26\] 31 PIN PIN_M5 0 " "Info: 31: + IC(1.667 ns) + CELL(2.612 ns) = 9.324 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'AluF\[26\]'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "singleCPU.v" "" { Text "F:/文件/大学/__专业课程/_计算机组成/Jz/singleCPU/singleCPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.749 ns ( 61.66 % ) " "Info: Total cell delay = 5.749 ns ( 61.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 38.34 % ) " "Info: Total interconnect delay = 3.575 ns ( 38.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[0] {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 {} AluF[26] {} } { 0.000ns 0.280ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.185ns 1.667ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.270 ns" { clk dataroad:dataroadbj|fetchins:fetch|pc[5] dataroad:dataroadbj|fetchins:fetch|inst_mem~1 dataroad:dataroadbj|fetchins:fetch|inst_mem~7 dataroad:dataroadbj|fetchins:fetch|inst_mem~8 decoding:qzbj|WideOr0~0 decoding:qzbj|Selector7~2 decoding:qzbj|Selector7~2clkctrl decoding:qzbj|Aluctr[2] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.270 ns" { clk {} clk~combout {} dataroad:dataroadbj|fetchins:fetch|pc[5] {} dataroad:dataroadbj|fetchins:fetch|inst_mem~1 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~7 {} dataroad:dataroadbj|fetchins:fetch|inst_mem~8 {} decoding:qzbj|WideOr0~0 {} decoding:qzbj|Selector7~2 {} decoding:qzbj|Selector7~2clkctrl {} decoding:qzbj|Aluctr[2] {} } { 0.000ns 0.000ns 0.882ns 0.737ns 0.299ns 0.702ns 0.244ns 0.279ns 1.104ns 1.565ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.275ns 0.271ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "9.324 ns" { decoding:qzbj|Aluctr[2] dataroad:dataroadbj|alu:alu1|X[0] dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 AluF[26] } "NODE_NAME" } } { "f:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/bin/Technology_Viewer.qrui" "9.324 ns" { decoding:qzbj|Aluctr[2] {} dataroad:dataroadbj|alu:alu1|X[0] {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~3 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~5 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~7 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~9 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~11 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~13 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~15 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~17 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~19 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~21 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~23 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~25 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~27 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~29 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~31 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~33 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~35 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~37 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~39 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~41 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~43 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~45 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~47 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~49 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~51 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~53 {} dataroad:dataroadbj|alu:alu1|Adder:adder|Add0~54 {} dataroad:dataroadbj|alu:alu1|MUX3to1:m3|D[26]~83 {} AluF[26] {} } { 0.000ns 0.280ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.185ns 1.667ns } { 0.000ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 10:36:13 2024 " "Info: Processing ended: Thu Jan 04 10:36:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 281 s " "Info: Quartus II Full Compilation was successful. 0 errors, 281 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
