[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DeferAssert/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               1
design                                                 1
immediate_assert                                       1
initial                                                1
logic_net                                              1
logic_typespec                                         1
module_inst                                            1
operation                                              1
ref_obj                                                1
ref_typespec                                           1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DeferAssert/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:14
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiProcess:
  \_initial: , line:3:3, endln:3:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DeferAssert/dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_immediate_assert: , line:3:11, endln:3:31
      |vpiParent:
      \_initial: , line:3:3, endln:3:31
      |vpiIsDeferred:1
      |vpiExpr:
      \_operation: , line:3:23, endln:3:29
        |vpiParent:
        \_immediate_assert: , line:3:11, endln:3:31
        |vpiOpType:15
        |vpiOperand:
        \_ref_obj: (work@top.a), line:3:23, endln:3:24
          |vpiParent:
          \_operation: , line:3:23, endln:3:29
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (work@top.a), line:2:9, endln:2:10
        |vpiOperand:
        \_constant: , line:3:28, endln:3:29
          |vpiParent:
          \_operation: , line:3:23, endln:3:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/DeferAssert/dut.sv | ${SURELOG_DIR}/build/regression/DeferAssert/roundtrip/dut_000.sv | 2 | 4 |
============================== End RoundTrip Results ==============================
