.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000111000011110000000001000000001000000000
000000000000000001100010110000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000111100111000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010010000101001000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000101001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000101011000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000101100000000000000001000000001000000000
000000001110001001100000000000001101000000000000000000
000000000000001111100000000101100001000000001000000000
000000000000001111100000000000001010000000000000000000
000010000000001101100000000011000000000000001000000000
000001000000000111100000000000000000000000000000000000
000000000000001000000011100101000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
000000001100000000000100000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000010010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000001000
000001000000000000000111100000000001000000001000000000
000000100000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001010000000000000000000
000000000000000111100000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000001011000011000000100000000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000011000011000000001111000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000101000000000001111100001100110000000000
000000000000000000100011100000100000110011000000000000
111000000000000001000011100101111100000100000000000000
000000001110000000100100001011110000000000000010000000
010000000000001101000010100001111111100111110000000000
010000000000000001100100000101011100101001110000000000
000000000000001000000010101101011100101001010000000000
000010100000000001000100001111101000100001010000000000
000000000000000000000110010001111111011000000000000000
000000000000000000000010000101011100000000000000000000
000000001000000001100000010011001110101000010110000000
000000001100001001000011010101111101110100010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011101001111101000010100000000
000000000000000101000011000111111010110100010010000000

.logic_tile 7 1
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000000000000000000000001000
000000000000000101100110100001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010101001001001100111000000000
000000000000000000000011110000101110110011000000000000
000000000000100000000000000011101000001100111000000000
000000000000010000000000000000001011110011000000000000
000000000000000000000110110001101000001100111000000000
000000000000000000000010100000101001110011000000000000
000000000001011101000000000011001000001100111000000000
000000000000100101000000000000101011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000101100110100001001000001100111000000000
000000000000000000000000000000101101110011000000000000

.logic_tile 8 1
000000000000000000000000001111011111000010000000000000
000000000000000000000010010101111000000000000000000000
111000000000001101100000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
010000000000000000000110111001100000000001000100000000
010000000000000000000010100111000000000000000000000000
000000000000000001100110100111111010000000000100000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000011111101001110000000100000000000
000000000000000000000000000111101100001101000100000000
000000000010000000000000001101010000001100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100011100000010001111110000000000100000000
000000000001010000100011100000100000001000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100001
000010100000000000000000000000000000000000000011000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000111000000000111000000000000001000000000
000000000000000000100000000000101011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100011100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000010011100000000000001000000000
000000000000000111100011110000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000001111000100000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000010011100000000000001000000000
000010000000001111000011100000000000000000000000010000
000000001110001000000000000111100000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000010001000000000000011100001000000001000000000
000000000000000111000010110000101101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000001011100011110001100001000000001000000000
000000000000001011000011010000001111000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000011100000001000000000000000000000
000001000000100011100000010001001000000011100000000010
000010100001000000100011010011101011000011110000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000100001000000000000000000000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000001111100000000000000000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000100100000000001110000000000000000000

.logic_tile 5 2
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000001100000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000000000000001000001100111100000000
010000001010000000000000000000001001110011000000000001
000001000000010000000000000000001000001100111100000000
000010100000100000000000000000001101110011000000000001
000000000000000000000110010111101000001100110100000000
000000000000000000000011110000000000110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001001010000000000000000
000000000000000001000010101011011110000000000000100000

.logic_tile 6 2
000000000000000001100010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000001000000001000000100000000000
000000000000001101000000001101001101000010000000000000
000000000000000000000010101001001101000000000000000000
000000000000000000000100000011111000010000000000000000
000000000000000000000000000000011000000000100000000000
000000000000000000000010110000001101000000000010000000
000000000000000000000111000001011110010000000000000000
000000001010000000000000000000011001000000000000000000
000000001100001000000010010101001001010011110000000000
000000000000000001000110000001111111010000100010000000
000000000000000000000000000001011110001110000000000000
000000000000000000000000001001010000000010000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000010101001010000000000000000000000

.logic_tile 7 2
000000000000000000000000000011101001001100111000000000
000000000000000001000000000000001101110011000000010000
111000000000000000000010100111101001001100111000000000
000000000000000000000100000000001111110011000000000000
110000000000000000000000010011101000001100111000000000
110000000000001101000010100000001101110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000000000000010001101001001100111000000000
000000000000000000000010100000101110110011000000000000
000010000000000111000000010101101001001100110000000000
000001000000000000000010100000001100110011000000000000
000000000000000001100111000101000000000001010100000000
000000000000000000000100000001101110000001110000000000
000000000000000111000000010011011011000010000000000000
000000000000000000000010000101101001000000000000000000

.logic_tile 8 2
000000000000001000000010101111000000000011000000000000
000000000000000101000000000111101100000011110000000000
111000000000000000000110111001111010000010000000000000
000000000000000000000010101111111001000000000000000000
110000000000000001100000010101000000000001000100000000
110000000000000101000010100011100000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011001101010100000000000000001
000000000000000011000011101111101010000000000001000000
000000000000000000000000000011101100000110000100000000
000000000000000000000011110000111110101001000000000000
000000000000001000000010000000000000000000000100000000
000000000000000001000011100001001100000000100000000000
000000000000010001100110010111100000000010000000000000
000000000000100000000010001111000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000001000
111000000000000101000000010011000001000000001000000000
000000000000000000000010000000001000000000000000000000
010000000000000000000000001001101000001100110000000000
010000000000000000000000001001000000110011000000000000
000000000000000000000010100000001100000010000110000000
000000000000000000000100000000010000000000000000000001
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000001000011010001100110000000000
000000000000000000000000000001010000110011000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000001100000000111100000000010000110000000
000000000000000000000000000000000000000000000001000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000010101101000000000000000000010
000000000000001111000010001011001000100000000000010001
111000000000000000000000000000001000000010000000100001
000000000000001101000010110000010000000000000010000000
010000000000000000000010101000001010000000000100000001
100000001010000111000110111001000000000010000001000001
000000000000001000000000000000001010000100000100000000
000000000000000111000000000101010000000000000010000001
000000100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010000000000100000000
000000000000000000000000000001000000000010000000000011
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101001010000010000000000001

.logic_tile 2 3
000000000000000000000000000000011010000010000010100001
000000000000000000000000000000010000000000000000000001
000010000000000111000110100000000000000000000000000000
000001001000001111100000000000000000000000000000000000
000000000000100001000110110101111001000000000010000000
000000000000000000000010101101111010000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001101011000100000000000000
000000000000000000000000000101011000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000001
000000001110000000000000001001000000000000000010100010

.ramb_tile 3 3
010000000101000000000000000000000000000000
001000010100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000001111001001011100000000000010
000000000000000000000000000011001001111100000000010000
111000001100001000000111110000000001000010000000100001
000000000000000111000011010000001001000000000000000001
010000000000000000000000000000011110000010000010100001
100000000000000000000000000000010000000000000001000000
000000000000000000000000000000001100000010000010100001
000000000000000000000000000000010000000000000000000010
000000000000000000000000010000000001000010000010000000
000000000000000000000011100000001000000000000000100100
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000111100111011111000100100110000000
000000000000000111000110000000111000000000000000000010
000000000000000000000000010000001110000010000000000001
000000000000000000000010000000010000000000000000000010

.logic_tile 5 3
000000000000010101100110110000000001000000001000000000
000000000000100000000010100000001000000000000000001000
000001000000001000000110100001000000000000001000000000
000000100000000101000000000000101011000000000000000000
000000000000101000000011100000000000000000001000000000
000000100000010111000111110000001011000000000000000000
000000000000000111000011100101100001000000001000000000
000000000000000000100100000000101001000000000000000000
000000000000100000000000000101000001000000001000000000
000000000000010000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 6 3
000000000000001000000011110101100000000000001000000000
000000000000000111000111010000100000000000000000001000
111000000001010001100000000101100000000000001000000000
000000000000100000000000000000101011000000000000000000
010000000000000000000000010111001000001100111000000000
010010000000000000000011110000101000110011000000000010
000000000000000000000010110111001000001100111000100000
000000000000000000000110000000101011110011000000000000
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000001000110011000000000000
000000000000010000000000000000011100000000000000000100
000000000000101001000000001001000000000010000000100000
000000000100000000000110010101011010001100110100000100
000000000000000000000110010000110000110011000000000000
000000000000001000000000001000000001000000000000000100
000000000000001001000000001101001000000000100000000000

.logic_tile 7 3
000000000000100000000010110000001110010000000100000000
000000000000000000000111100000001011000000000000000000
111000000000000101000000010101111100001001000010000000
000000000000000101000010101001100000001000000000000000
010000000000000000000010100101111010000000000000000000
010000000000000000000000000000011111001000000000000000
000000000000000111100111101011100000000010000000000000
000000000000001101100110110111100000000000000000000000
000000000000000000000010110011011011010000000000000000
000000000000000000000110010000111101000000000000000000
000000000000001000000000000011000001000001010100000000
000000000000000001000010110111101000000001110000000000
000000000010000000000110001000000001001100110000000000
000000000000000101000000001001001010110011000000100000
000000000000000000000000000001101100001101000100000000
000000000000001101000000000111010000001100000000000000

.logic_tile 8 3
000000000000100000000000000000000001000010000000000000
000000000001010000000011110000001010000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000011000000000000000000000
000000000000000001000000001101010000000100000000100000
000000000000000000000000000000001100000100000100000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000010100111001100111101010100000000
000000000000000000000000001101011100111111100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000101000000010000000000000000000000000000
000001001010000000100011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010100001101000001100111000000000
001000000000100000000010100000100000110011000000000000
000000000000000111000000000101001000001100111000000000
001000000000000000100010100000100000110011000000000000
000000000010000000000000000101101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000000000000000000110011000000000001
000000000000000000000000010101001000001100111000000000
001000000000001001000011100000100000110011000000000000
000000000000000001000000000000001000001100111000000100
001000000000000000100000000000001110110011000000000000

.logic_tile 2 4
010001000000000000000000000011100000000000001000000000
001010100000000101000000000000000000000000000000001000
000010000000001000000010100101100000000000001000000000
000000000000001011000000000000000000000000000000000000
000000000000110000000111100001100000000000001000000000
001000000000000000000100000000100000000000000000000000
000000100000001111100111110101100000000000001000000000
001001000110001011100011100000100000000000000000000000
000000000000000001100000000101100000000000001000000000
001000000000000000100000000000001000000000000000000000
000010000000000011100000000101000001000000001000000000
001001000000000000100000000000101010000000000000000000
000000000000000000000000000011000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001011000000000000000000

.ramt_tile 3 4
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000101000000000000000001000000001000000000
001000000000000000000000000000001000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000010100000000111100010100001100000000000001000000000
001000000000000000100010100000101111000000000000000000
000000000000000000000010100101100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000000000010000111000000000000001000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000000000000000000000100000000000000000000000

.logic_tile 5 4
010000000000100000000000000111000000000000001000000000
001000000000000000000010110000101001000000000000010000
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000101000000000000000001000000001000000000
001010000000011101100010110000001010000000000000000000
000000000010001000000000000111000000000000001000000000
001000001100001011000000000000101100000000000000000000
000001000000100000000000000000000001000000001000000000
001000000000000001000000000000001110000000000000000000
000000000000001000000000000101100001000000001000000000
001000000000001111000010000000101100000000000000000000
000000000000001000000000010000000001000000001000000000
001000000000000011000011000000001111000000000000000000

.logic_tile 6 4
010000000100000001100000010111011101010110000010000000
001001000000000000000011110000101100101000000000000000
111000000000000000000111101111011010000111010000000000
000000000000000101000010101001001011001111000000000000
110000100000000111000010101011011000000111000000000000
111001000000000000000010101101011011101111000010000000
000000000000000011100111010011100000000010000000000000
001000000000000000100110010001000000000000000000000000
000000000000000101000000001001101101010001100000000000
001000000000000000100000001111101001101110010000000000
000000000000001001100000000101011001000011100000000000
001000100000000001000000000011001001010011110010000000
000000000000000101000111011101101100010110100000000000
001000000000000000100110001001101001100110100000000000
000000000000000000000110000111100000000010000100000100
001000000000000000000000000000100000000000000000100010

.logic_tile 7 4
010000000000001101000010111101101010001010000000000000
001000000000000101100010100001111010000010110000000000
000000000000001101100000011101011010000000010000000000
000000000000000101000010100001101011000110100000000000
000000000000001101100110110001011110000000110000000000
001000000000000101000010100101111000010000110000000000
000000000000001001100110010101101000000000000000000000
001000000000000101000010100000111010101001000000000000
000000000000000000000000000000011011000110100000000000
001000000000000000000000000101011000000000000000000000
000000000000000000000000000101000000000000000000000000
001000000000000000000000000000001000000000010000000000
000000000101000000000000000001100000000000000000000000
001000000000100000000000001001000000000001000000000000
000000000000000000000000010101011001100011110000000000
001000000000000000000010001101011010000101010000000000

.logic_tile 8 4
010000000000000000000000000000000000000000100000100000
001000000000000001000000000101001110000000000000100100
111000000000000000000000001001100001000010100000000000
000000000000000000000010010111101111000001000000000000
010000000000101001000110000101001100110000010000000000
111000000000000101000010111011011000110000000000000000
000000000000000101100110000111000001000000100000000000
001000000000000000000010010000001011000001010000000000
000000000000000001100010110000001100010000000010000000
001000000000000000000111100000011110000000000000000000
000000000000000000000000010101111100001001000000000000
001000000000001111000010000111001111001110000000000000
000000000000001111000000010000000001000000000000000000
001000000000001111100010010001001110000010000000000000
000000000000001001100000000011111010101101010100000000
001000000000000001000010111101111100111111110000000000

.logic_tile 9 4
010000000000000101100010111011111001001101000000000000
001000000000000000000110101101101110000100000000000000
111000000000000101000000000111101011111001100000000000
000000000000000000100000001001001101110000100000000000
010000000000001101000110100111001010000000000000000000
111000000000001111000000000011000000000100000000000000
000000000000000000000110100000011100010010100100000000
001000000000000000000000000001011101000010100000000000
000000000000001000000110010000000000000000000000000000
001000000000001011000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000111011110000110100000000000
001000000000000001000000001001001101101001010000000000
000000000000001001100000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000001010000000000000101101000001100111000000000
001000000000000000000000000000000000110011000001010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000011001000001100111000000000
001000000000000000000000000000000000110011000000000100
000000000000000000000000000000001001001100111000000000
001000000000000001000000000000001100110011000000000100
000000000000001111000011100111001000001100111000000100
001000000000001011000100000000000000110011000000000000
000000000000000011100000000000001001001100111000000001
001000000000000000100000000000001111110011000000000000
000000000000001000000000010011001000001100111000000000
001000000000000011000011000000100000110011000000000001
000000000000000000000000010000001000001100110000000001
001000000000000000000011001111000000110011000000000000

.logic_tile 2 5
010000100000000111000111000001000000000000001000000000
001000000000000000100000000000001011000000000000010000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000100000111100111000000000001000000001000000000
001000001010000000000000000000001011000000000000000000
000000000001010000000011100000000001000000001000000000
001000000000000000000100000000001000000000000000000000
000000000000100000000010100001000000000000001000000000
001000000000000000000100000000101110000000000000000000
000000000000000101000000000000000001000000001000000000
001000000000000000100000000000001100000000000000000000
000000000000000101000000000001000000000000001000000000
001000000010000000100000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000010110000001101000000000000000000

.ramb_tile 3 5
010001000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000000000010100000001110000000000000000000
000000000000001101100000000111000000000000001000000000
001000000000000101000000000000000000000000000000000000
000000000000000001000010000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000001000000010111000000000000001000000000
001000000000000000000010100000100000000000000000000000

.logic_tile 5 5
010000000000000001000000000000001000111100001000000000
001000000000000000000000000000000000111100000000010001
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000101000000000000000000100
000000000000000000000000000000000000000010000000100000
001000000000000000000000000011000000000000000001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
001000000000001111000011000111000000000000000001100000
000000000000000111100000001000000000000010000000000000
001000000000000000100000000011000000000000000001100000
000000000000001111100000000000001110000010000000000000
001000000000000111100000000000000000000000000001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000101000110000000000000000010000000000001
001000000000000101000110100001001110000000000000000000
000000000000000101000000001101001001101100000000000000
000000000000000000000010100101011011010000000000000000
000000000000000101000000011001000001000001000000000000
001000000000000000000010010111101101000000000000000000
000000000000000000000000001000000001000000100000000000
001000000000000101000010100011001000000000000010000000
000000000000001000000110001101000000000000000000000000
001000000000000101000000000111100000000001000000000000
000000000000000001100110110001011001101111010000000000
001000000000000000000010000001111010100000000000000000
000000000000000001100000000011111000010001110000000000
001000000000000000000000000111101000010110110010000000
000000000000000101100000000011000000000000000000000000
001000000000000000000000001011001011000010000000000000

.logic_tile 7 5
010000000000000000000000000011100001000001000000000001
001000000000000000000000001011001000000000010000000000
000000000000000000000000001011100000000001000000000000
000000000000000101000000000111100000000000000000000000
000000000000001101000011110101001110000010000000000000
001000000000000001000011110000111011000000000000000100
000000000000001000000000001011111100001100000010000000
001000000000000101000000000111100000000000000000000100
000000000000000001100000010011011100000000000000000000
001000000000000000100010011011000000000010000000000000
000000000000001001100000010111001101000000000000000000
001000000000000001100010010011011100110000000000000000
000000000000000001100000000101011010000100000000000000
001000000000000000000010000101000000000000000000100100
000000000000001000000000001011101100010110010000000000
001000000000001001000000000111111100100001000000000000

.logic_tile 8 5
010000000000000001100110100011101001000000000000000000
001000000000000000000000000000111100000000010000000000
111000000000000000000110010000000001000000100100000000
000000000000001111000010101011001011000010100000000000
010000000100000101000010100011101001000000000000000000
111000000000000000000000000000111101000000010000000000
000000000000000001100000010001101111100000000000000000
001000000000000000000010001001001101110000010000000000
000000000010000001100110001011101101101000010000000000
001000000000000000100000001001001110101000000000000000
000000000000000001000010011111000000000000000000000000
001000000000000111000011010111100000000001000000000000
000000000000001001100010000001011111101000010000000000
001000000000000001000000001111011001010100000000000000
000000000000001101100000001101101010111001110100000000
001000000000000111000011111001001110111011110000000000

.logic_tile 9 5
010000000000000101000111011001111011101000010000000000
001000000000000000000011110111011101001000000000000000
111000000000001111000000000001111010100000000000000000
000000000000000001000000001101011001110000010000000000
110000000000000101100010100001001000101001110000000000
111000000000000101000010001101011010101000100000000000
000000000000001000000110100000001000000010100100000000
001000000000000101000011111011011100000110100000000000
000000000000001001100110010011001111010010100100000000
001010000000000001100010000000011000000001010000000000
000000000000000000000000011011000000000001000100000000
001000000000000000000011110101000000000011000000000000
000000000000000001100110000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000001100000000011001111101101010000000100
001000000000000000000010000101101111101110010000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010100111001011010000000000000000
000000000000000000000100001011011111000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000001101000000000000001010000000000010000010
000000000000000101000010100001001011010000000000000000
000000000000001101100110000101101110000000000000000010
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000101000000000010000000000000
000010000000000000000000000000100000000000000010000010
000000000000000000000000001000000000000010000000000001
000000000000000101000000000001000000000000000010100000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000001100000010000001000111100001000000000
000000000000001101000011010000000000111100000000010001
000000000000000000000011100001101000000000000000000000
000000000000001101000000000000011010001000000000000000
000000000000001000000110010001101010000010000000000000
000000000000001011000011000001110000000000000000000000
000000000000000000000110001001011101000001000000000000
000000000000000000000011110111001001000000000000000000
000001000000000111000000010011011101100000000000000000
000010100000000000000010001101001011000000000000000010
000000000000000111000000000011011010000000000000000000
000000000000001101000000000000111000100000000000000100
000000000000000000000000000000000000000000100000000001
000000000000000000000010111001001101000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001011000000001101001111000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010001
111000000000001000000000000000011110000000100000000000
000000000000001111000000000000001101000000000000000100
010000000000000000000010100011011100000010000000000000
110000000000000000000100000000110000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000010110000010000000000000001100000
000000000000000000000110011111011110001001000000000000
000000001110000000000010100111110000001000000000000000
000000000000000000000110100001101101000010100000000000
000000000000000000000010101111011111000001110000000000
000000000000000101000000010101100000000001000000000101
000000000000000000000010000111100000000000000000100000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 6
000000000000000101000000010101000000000001010000000000
000000000000000000000010010101001001000000100000000000
000000000000001000000110001001011110000001110000000000
000000000000001001000111101001101010000011110000000000
000000000000001101100110000000000000000000100000000000
000000001110001001000100001001001010000000000000000000
000000000000011000000000000111100000000000000010000001
000000000000001111000000000000101000000000010010000100
000010000001010001000000000001000001000000000010000001
000001000000100000000000000000001101000000010010000001
000000000000000001100000001001100000000000010000000000
000000000000000000000010111111101100000000000000000000
000000000000000000000000001011111010010110000000000000
000000000000000000000000000001001011000010100000000000
000000000000000001100010100001100001000000000000000101
000000000000000000000110000011101111000001000000000000

.logic_tile 6 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000000000111000101100000000000001000000000
000000000000000000000100000000001111000000000000000000
110000000000000000000010110011101001001100111000000000
110000001010000000000110000000001010110011000000000000
000000000000000111000110000101001001001100110000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000001001100000001100110000000000
000000000000000000000000001101100000110011000000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000011000101000000000010000100000000
000000000000000000000010100000100000000000000000000101
000000000000000000000110110111100000000010000000000000
000000000000000000000010000000100000000000000000000000

.logic_tile 7 6
000000000100000101000010110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000000000001000000010111000011101010010100010000000
000000000000000101000111001001011110000000000000000000
110000000000000111000000000111001000000000000000000000
110000000000000101100000000000011101000000010000000000
000000000001000000000010001001000000000010100000000000
000000000000000000000000001111101010000010000000000001
000000000000000000000010010011111100101001000001000000
000000000000000001000011000011101010010110100000000000
000000000000001101100110111000011100000000000000000000
000000000000000001000011111011000000000100000001000000
000000000000001000000010001001001101001001010000000000
000000000000000111000000001001011011101001010000100000
000000000000001000000000010000011000000010000100000000
000010000000101001000011110000000000000000000000000100

.logic_tile 8 6
000000000000000000000110000000000001000000001000000000
000000000000001101000000000000001011000000000000001000
111000000000001000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110100111001000001100111100000101
110000000000000000000100000000100000110011000010000101
000000000000000000000110000000001000001100111100000000
000000001100000000000000000000001001110011000010000011
000000000000000000000000000000001001001100111100000101
000000000000000000000000000000001000110011000000000000
000010000000000001100000000000001001001100111100000011
000001001000000000000000000000001100110011000000000101
000000000000000000000000010111101000001100110100000111
000000000000000001000010000000100000110011000000000101
000000000000000000000000010000011010001100110100000000
000010000000000000000010000000011110110011000000000111

.logic_tile 9 6
000010100001010000000110110000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000000000001001100110100011111010110001010000000000
000000000000000101000000001111001001110001100000000000
000000000000000000000000010001101011111111110000000000
000000000000000000000010100011111000110011000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000011001000110100000000000
000001000000101101000000001001011000000110000000000000
000000000000001000000110000001101101001111100000000000
000000000000000001000000001101001001001010000000000000
000000000000000001100000010001111101111001010000000000
000000000000000000000010000111011010100110000000000000
000000000000000000000000000001001101000010100000000000
000000000000000000000000000000101001000000010000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000101000111000001000000000000000100100000
000000000000000111100100000001000000000010000000000000
111000000000010000000000010000011010000100000100100000
000000000000100000000010010001010000000000000000000000
010000000000001001100010000001001000000100000100000000
100000000000000001000000000000010000000000000000000010
000000000000000000000010000101000000000000000100100000
000000000000000000000000000000101000000001000000000000
000000000000000101100010000001001100000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000010101100000000111011101000000010000000000
000000001110100000000010001111011110000000000000000000
000000000000000001000110010011101010000010000000000000
000000000000000000000010001111001010000000000000000000
000000000000001001100000010001111111100000000000000000
000000000000000101000010000011101111000000000000000100

.logic_tile 2 7
000000000000001011100000010000000000000000000100000001
000000000000000001000010001001001110000010000000000010
111010000000000111000000001011011000000100000000000000
000001000000000000000010110101011111000000000000000000
010000000000000111100011110000000000001100110000000000
100000000000000000000010100001001011110011000000000000
000000000000001011100110010011111010000000000000000000
000000000000000101100011001101001000100000000000000000
000000000000000001100110010101100000000000000100000000
000000000000001101000010010000101110000001000000100010
000000000000001000000000001111000000000000000100000001
000000000000000001000000000001000000000010000000000000
000000000000001101000000000111000001000010100000000000
000000000000001001100010110101001011000001000000100000
000000000000000000000000000011000000000000010000000000
000000001110000000000000000011101101000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000100000001100010100001001001100000000000000000
000000000000000000100010101001011110110000100000000000
111000000000000101000010000101101000000100000000000000
000000000000000000000100000000111000001001000000000000
110000000000000101000010110111000001000000000000000001
110000000000000000100111110111001101000000010001000000
000000000000000101000011101000011101010100100000000000
000000000000001101100011111101001111010110100000000000
000000000000000000000000000001101011010111110110000101
000010000000000000000000001101011110111011110000000001
000000000000000000000000011111000000000001000000000000
000000000000000101000010001001001110000000000000000001
000000000000101101100010001101111110000000000010000001
000000000001000101000000000101001010001000000000000000
000000000000001001100000011101101011000000100000000000
000000000000000001000010100101001110000000000000000011

.logic_tile 5 7
000000000000000000000110010001111111110110110100100000
000000000000000101000011010001101010110110100011000111
111000000000011111000110000111101000111111110100100000
000000001011000001100000000101111001110110100011100100
110000000000001001100000000101100001000000100000000000
110000000000010101000000000000001000000001010010000000
000000000000001101100110101101101111010001110000000000
000000000000000111000000000001101101100001010000000000
000000000000000101000000000000001111010000000000000000
000000000000000000000000000101001011000000000010000100
000010100000001000000111000000000000000000000000000000
000001000001010101000011110000000000000000000000000000
000000000000001111100110100111011100001000000000000000
000000000000000001000110110101010000000000000000000010
000000000000001000000010100011111100000000010000000000
000000000000001001000100001111011100000010100000000000

.logic_tile 6 7
000000000000000000000000001000000001000000000000000000
000000000000000000000010011101001000000000100000000001
111000000000001001100000000000000000000000000100000000
000000000000000001000010101111000000000010000010000011
010000000000000000000000000111111010000100000010000001
010000000000000000000000000000010000001001000000000110
000000000000001000000110010000001110000010000000000000
000000000000000101000110100000010000000000000000000000
000000000000000000000111101011011010001000000011000010
000000000000000000000000001011100000000000000000000000
000000000001010000000000000111011011000000100000000000
000000000000100001000010000000011111000000000000000000
000000000000000001100110110000000001000010000000000001
000000000000000000000010101111001001000000000000000000
000001000000001000000000010011111101100001010000000000
000000000000001001000010001011011000111001010000000000

.logic_tile 7 7
000000000000000101100000011000000000000010000000000000
000000000000000000000010011101001001000000000000000000
111000000000000000000110010011111000000001000000100000
000000000000000000000111010111110000000110000011000000
010000000000000000000110100001000000000010000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010100111000000000010000100000000
000000000000000000000100000000100000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000000000000001001000100000000000000
000011000000000000000011100000011001000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000001011011000000001000000000000
000010000000000000000010101111010000000000000000000000

.logic_tile 8 7
000000000000001000000000000000001010000010000100000000
000000000000000101000010100000000000000000000011000001
111000000000000001100000001101011011010111100000000000
000000000000000101000000000001101101000001000000000000
110000000000001000000010111000000000000000100000000000
010000000000000001000010000001001011000000000000000101
000000000000000101100010101001001011111101110000000000
000000000000000101000010100101011000010110110000000000
000010100000000000000000001000000000000000000000000000
000001000000000000000011100001001011000010000000000000
000010100000000000000010100101101000000011000000000000
000001000000000000000110000101110000000100000000000000
000000000000000101100000011111001011110000110000000000
000000000000000000000010101101101101010000110000000000
000000000000000000000000001001001110100011110000000101
000000000000000000000000001101001011000011110000100000

.logic_tile 9 7
000000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000010000000000001011111101010110100000000000
000000000000000000000010100101011101001001010000000000
010010100000001000000000000011011110000000000000000000
010001001110000101000000000000100000001000000000000000
000000000000001000000000000000001111010110100000000000
000000000110000001000011100101011101000100100000000000
000000000000000000000110001011101001000110100000000000
000000000000000000000100001011011001100000010000000000
000000000000001001100110010000000000000000000000000000
000000000000001001100110010000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000001001110000000000111110000000000000000000000000000
000000000000001001000000000111100001000001010100000000
000000000110001001000000001111001011000001110010000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
100000000000000000
000010000000000000
000011110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000101000000000011000000000000000100100001
000000000000000000100000001101000000000010000000000000
111000000000000000000000000111000001000000000000100000
000000000000000101000000000001001100000000100000000000
010000000000000011100111010000001100000000000100100001
100000000000000000000010000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001100000000111101011000010000000000000
000000000000000001000000000011111000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000001000011010000000000000000000
000000000000000000000000000011010000000100000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 8
000000000000000101100000011000011010010100000000000001
000000000000000111000011001001001001000100000010000000
111000000000001101000010110111111011010000000000000000
000000000000000111100010100000011101000000000010000000
010000000000000011100000011101001110001000000000000000
100000000000000000000011110111101010000000000010000000
000000000000001001000111101001000001000001000000000000
000000000000001111000110110001001100000010100000000001
000000000000001001000000000101001111100000000000000000
000000000000000001000000000101101110000000000010000000
000000000000000011100110001011011000000111000000000000
000000000000000001100000001101001111000110000000000000
000000000000001000000000011001000000000000000100000000
000000000000001011000010000011000000000010000000100010
000000000000000001000000000000011011000000000000000000
000000000000000000100000000011001001000110100000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001001100000000111111110000010000000000000
000000000000001001100010111001100000000011000000000000
111000000000000111000010101101101010000111000100000000
000000000000000000000110101001000000001001000000000100
010000000000001101000111110101011000100000000000000000
110000000000000001000011111111101100000000000000000000
000000000000000101000011100011101101000000000000000000
000000000000000000000000001111111100000000010000000000
000000000000001101100010000000001101000010100100000101
000000001110000001000111110101001010010010100000000000
000000000000000101100000010000000000000000100100000100
000000000000000000000010100000001101000000000000000000
000000000000000000000110111001001110011111100000000000
000000000000001111000010101001001000101111110000000000
000000000000000000000000000101111100000000000000000000
000000000000001111000010000000111010100000000000000000

.logic_tile 5 8
000000000000000000000000011000001100000110000010000100
000000000000000101000010011111000000000010000010000000
000000000010000000000110011001111101100000000000000000
000000100000000101000111011101001001010100000000000000
000000000000000101000000000000000001000000000000000000
000000000000001101000000001011001011000010000000000000
000000000000000101000010011101101111000001000000000000
000000000000000000100010101101001110000000000000000000
000010100000001101000000000011100000000000000000000000
000001000000000011100010110001101010000000010000000000
000000000100000111100110001111111110000000000000000000
000000000000001101100100000011101010101001000000000000
000000000000000001000000010000011001000110100000000000
000000000000000000000010010011011000000000000000000000
000001000010001011100110000001101001000010000000000000
000000000000000001100000001111111110000000000000000000

.logic_tile 6 8
000000000000000101000000010000000001000000000000000000
000000000000001101000010001101001110000000100000000000
111000000000000000000000001011000000000000010000000000
000000000000000101000000001101001000000000000000000000
110000000000000101000110001001011110010000110000000000
000000000000000000000110111011011000000000010000000000
000000000000001001100000000000001100000100000100000000
000000001100000011000010000000010000000000000000000000
000000000000001000000110011101101011100000110000000000
000000000000000001000010101111111000000000100010000000
000000000000000000000000010101001100000100000000000000
000000000000000000000010101011001110101100000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000000000000001001000110011101101001000010100000000000
000000000000000011000010000111011010000000100000000000

.logic_tile 7 8
000000000000001000000000000000011000000100000100000000
000000000000001001000000000000000000000000000000000000
111000000000000101000000001000011011000110100000100000
000000000000000000100000000101001110000010100000000100
110000000000001000000000010000011011010000000000000000
000000000000001001000010010111001110010010100000000010
000000000000000001100000001001011100000000110000000000
000000000000000001000010001101001011000000000000000000
000000000000000000000000000101111101000110100000000000
000000000000000000000000000000001101000001010000000010
000000000000000001100000000111011111011111100000000000
000000000000000001000010100111111010001111100000000000
000000000000000101100110000000011000000100000100000000
000000001010000001000000000000000000000000000000000000
000000000000001101000110000000000001000000100000000000
000000000000000101000000000101001011000000000010000000

.logic_tile 8 8
000000000000100000000010110101101011000000000000000000
000000000001000000000110011001101000000100100000000000
000000000000001001100000001101101010011001100000000000
000000000000001011000010100111001011100111010000000000
000000000000000101000010111111111100000111000000000000
000000000000000101000011001001111100001001000000000000
000000000000000101000110111000001000000000000000000000
000000000000000101100011000011011010000100000000000000
000000000000100101100000010101001000111000100000000000
000000000000010011000010001111111011101000000000000000
000000000000000001100010001111101011001000000000000000
000000000000000000100000000101011100101000000000000000
000000000000001000000110001011011000111111110010000000
000000000000001101000000001111001101101001110000000000
000000000000100101100010111000011010000000000000000000
000000000000010101000111010101011110010110000000000000

.logic_tile 9 8
000000000000000111100010101000011000000010000000000000
000000000000000000000010101101001100000000000000000000
000000000000000011100111100101011010000100000000000000
000000000000000000100000000000001001000000000000000000
000000000000001011100110110101011001001011000000000000
000000000000000001000010001001011010000011000000000000
000000000000000011100011101101101000000000000000000000
000000000000000000000000000001111110011000000000000000
000000000000001001100000001001111110001111000000000000
000000000000001001000000001011001011001011000000000000
000000000000000000000000010101011100000110100000000000
000000000000000000000011100001011111101001010000000000
000001000000001000000000001101001101111100010000000001
000010100000001001000010000111101111111101010000100000
000000000000001001100110001011011011001000010000000000
000000000000001001000000000111011000010010000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000101101101000010000000000000
000000000000000000000000000000111110000000000000000000
000000000000001000000110101001111110001111000000000000
000000000000000111000100001111110000000111000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000111010111101010010100000000000000
000000000000001101000010100101011001110100000000000000

.logic_tile 2 9
000000000000000111100111101001011011001110100000000000
000000000000000101010100001111011100001011110001000000
000000000000000101000010101101001111000000100000000000
000000000000000000100110110001001101000000000001000000
000000000000000111000000001011011011000000000000000000
000000000000000000000000001111011010000000100000000000
000000000000000111100010111001011000011111100000000000
000000000000000000100011101001011000001001010000000001
000000000000000101100000010000000001000000000000000000
000000000000000000100011011011001011000010000000000000
000000000000001000000110000001011001000011100000000000
000000000000000001000000001001011001101011110000000000
000000000000000111100000000001100001000010000000000000
000000000000000000000000000000101001000000000010000000
000000000000000000000010001001011000000111000000000000
000000000000000000000000001001010000000001000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000110000000000000000010000001000000
000000000000001101000010110101001001000000000000000000
000000000000000001100111100011111111100000000000000000
000000000000000000000100000111001111000000000000000000
000000000000000011100000000111100000000000000000000000
000000000000000001100000001001000000000010000000000000
000000000000000101000000001111011010000000000000000000
000000000000000101000000000101001000000010000000000010
000000000000010101100000000011011001000000000000000000
000000000000100001000000000000011100101000010000000000
000000000000001000000000001000001000000000000000000000
000000000000000111000000000111010000000100000001000000
000000000000001001000000000101001000000010000000000000
000000001100000001000000000011011000000110000000000000
000001000000001101100000011011100001000010000000000000
000000000000001101000010000001001001000001010000000000

.logic_tile 5 9
000000000000001000000110110101001000000000000000000000
000000000000001011000010100001110000000100000000000000
000000000000000000000000001001011100010100000000000000
000000000000000000000000000101111010000100000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111000111010000000000000000000000000000
000000000000000011100000000001011010001111100000000000
000010000000000001000000001001001011101001110000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000010101001100000010000000000000
000010000000000000000010000000100000000000000000000000
000000000000000000000000000011001110000001000000000000
000000000000000111000000000011101011101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000111100000000001000000000000000000
000000000000000000000100000011001101000010000000000000
111000000000001111100000010000001110000100000100000000
000000000000001001000010000000000000000000000000000000
110000000000000001100110001111101100111001110000000000
000000000000000000000000001011001011111101110000000000
000000000000000001000000000001111110000000100000000000
000000000000000000000000001011111110010000110000000000
000000000000000101100010000011011101000000100000000000
000000000000000001000000000101101010100000110000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000001111000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000001000000001000000110000000000001000000100100000000
000000000000000001000000000000001000000000000000000000

.logic_tile 7 9
000000000000001000000000000111101010001001100000000000
000000000000001011000000000001011011010110110000000000
111000000000000000000000010101001110101111010000000000
000000000000000000000010000111111010000010100000000000
110000000000000000000111010101100000000000000100000000
000000000000001101000110000000100000000001000000000000
000000000000000001000000010000000001000000100100000000
000000000000000101000010010000001111000000000000000000
000000000000001001000010100000011010000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011011000001001000000000100
000000000000000001000000001111010000001101000000000000
000000000000001000000110011011000001000000010000000000
000000000000000001000011100011001111000000000000100000
000000000000001000000010100101111000000011100000000000
000000000000000001000010000011011101000011110000000000

.logic_tile 8 9
000000000000000001100010101001000000000010000000000000
000000000000000101000110111011001100000000000000000000
000000000000001011100110100111111000000000100000000000
000000000000000001000000000000101010000000000000000000
000000000000100011100000000001111000010110100000100001
000000000001001101000010001001101100011110100000000000
000000000000000011100010100001000000000010100000000000
000000000000000000000010111001001011000000100000000000
000000000000000001000000000011101100100001010000000000
000000000000000001000010000101001101100000010000000000
000000000000000001000110011011011010100010100000000000
000000000000000000000110101101001001100011110000000000
000000000000001000000000011111001110000011110000000000
000000000000000101000010101101101000000010110000000000
000000000000000000000110000101000001000000000000000000
000000000000000000000000001101001101000000100000000000

.logic_tile 9 9
000000000000001011100110011101011111010000100000000000
000000000000000011100011010001001001100000110000000000
000000000000000000000010110001001000110000100000000000
000010000000000101000011000001011010110000000000000000
000000000000001001100010111001001010010100000000000000
000000000000001111000011001001101111101001000000000000
000000000000001001100110110001000000000001000000000000
000000000000000101000011001101000000000000000000000010
000000000000000001100000011011011011101001000000000000
000000000000000000000010001111011011010101000000000000
000000000000000000000110000001001110000010000000000000
000010000000000000000100001101010000000000000000000000
000000000000000000000010100001100000000000000000000000
000000000000000000000100001011101010000010000000000000
000000000100000000000110001101011011000010000000000000
000000000000000001000000001011101010000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 10
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001000000110111101101001111011110000000000
000000000000000001000110001101111010010111110000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000000000000000000
010000000000000000000000000000100000000001000000000000
000000000000000111000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000011000100000000
000000000000000000000000000001000000000001000010000000
000000000000000000000000000101111010010000100000000000
000000000000000000000000000000101001000000010000000000

.logic_tile 2 10
000000000000000011100111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000001101001111110100000000000
000000001000000111000000000111011110111111010000000000
000000000000000000000000001111011111101111110000000000
000000000000000000000011110001001011101111010000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001001010000000100000000000
000000000000000001000000000000011010000100000000000000
000000000000000000000000001001010000000000000000000000
000000000000000001000000000000000000000010000000000000
000000000000000000000000001001001101000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000001000000000000101011000000010000011000000
000000000000000001000011100101101001000000000001000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000011101011001000000000000000000
000000000000000111000011010011001011000000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000010
000000000000000000000000001000000000000000000010000000
000000000000000000000000000011001000000000100000100000
000000000000000000000000000001000000000000100010000000
000000000000000000000000000000101011000000000000000000

.logic_tile 5 10
000000000000100000000011100000001010010000000000100000
000000000001010000000011110000001011000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
010000000000001101000011010000000000000000000000000000
000000000000000000000111010101100000000000010000000000
000000000000000000000110101001101011000000000000000000
000000000000000000000000001101100000000001110000000000
000000000000000000000000001001101011000011110000100000
000000000000000000000000001001111110111001010100000000
000010000000000000000000001101101110111111110010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011011001101011100000100000
000000000000000000000000001011101011010110000000000000
000000000000000111100110000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000111000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000011110011001001010101000000000000
000000000000000000000011011101111110111110000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000011100001001101000001000000000000
000000000000000000000000001011101010000010100000000000
000000000000001000000000011001111000000000000000000000
000000000000000011000011001011100000000010000000000000
000000000000000000000011101111011011000011110000000000
000000000000000000000000000101101011000001110000000000
000000000000001001100110000111101010000000000000000000
000000000000000001000000000000110000001000000000000000
000000000000000001100000010011101001000000000000000000
000000000000000000000010111011111001010000000000000000
000000000000000000000010000111111000000010000000000000
000000000000000000000000000000110000000000000000000000
000000000000000000000000011011101001110101000000000000
000000000000000000000010111001111000111011110000000000
000000000000000000000010000001101010000100000000000000
000000000000000000000000000000010000000000000000100000

.logic_tile 9 10
000000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101011101000010000000000
000000000000000000000000001001001001010110000000000000
000000000000000000000110000001001100000010000000000000
000010100000000000000000000000010000000000000000000010
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000001010000100000100100000
000000000000000000000000000000010000000000000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010101000000000010000000000100
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000011010100010000
001100110100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 6 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 56 $PACKER_VCC_NET
.sym 79 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 177 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 178 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 179 delay[6]
.sym 180 delay[3]
.sym 183 delay[4]
.sym 184 delay[2]
.sym 227 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 236 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 238 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 293 $abc$6521$add$demo.v:259$142_Y[2]
.sym 294 $abc$6521$add$demo.v:259$142_Y[3]
.sym 295 $abc$6521$add$demo.v:259$142_Y[4]
.sym 296 $abc$6521$add$demo.v:259$142_Y[5]
.sym 297 $abc$6521$add$demo.v:259$142_Y[6]
.sym 298 $abc$6521$add$demo.v:259$142_Y[7]
.sym 324 $abc$6521$new_n418_
.sym 341 delay[6]
.sym 405 $abc$6521$add$demo.v:259$142_Y[8]
.sym 406 $abc$6521$add$demo.v:259$142_Y[9]
.sym 407 $abc$6521$add$demo.v:259$142_Y[10]
.sym 408 $abc$6521$add$demo.v:259$142_Y[11]
.sym 409 $abc$6521$add$demo.v:259$142_Y[12]
.sym 410 $abc$6521$add$demo.v:259$142_Y[13]
.sym 411 $abc$6521$add$demo.v:259$142_Y[14]
.sym 412 $abc$6521$add$demo.v:259$142_Y[15]
.sym 453 delay[0]
.sym 519 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2992[3]_new_
.sym 520 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 521 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 522 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 524 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 525 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 557 delay[14]
.sym 565 $abc$6521$add$demo.v:259$142_Y[8]
.sym 633 delay[12]
.sym 634 delay[15]
.sym 635 delay[7]
.sym 636 delay[13]
.sym 637 delay[9]
.sym 638 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3660[2]_new_
.sym 639 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 640 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 666 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 703 DC$SB_IO_OUT
.sym 716 DC$SB_IO_OUT
.sym 746 delay[11]
.sym 747 $abc$6521$new_n401_
.sym 748 delay[10]
.sym 750 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[1]_new_
.sym 752 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 855 DC$SB_IO_OUT
.sym 856 CLK$SB_IO_IN
.sym 861 $abc$6521$new_n402_
.sym 862 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344
.sym 867 $abc$6521$new_n459_
.sym 893 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 931 CLK$SB_IO_IN
.sym 944 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344
.sym 968 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344
.sym 974 $abc$6521$new_n541_
.sym 976 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 980 RST$SB_IO_OUT
.sym 981 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 982 $abc$6521$new_n460_
.sym 1008 $abc$6521$new_n632_
.sym 1052 $abc$6521$new_n627_
.sym 1053 $abc$6521$new_n418_
.sym 1096 $abc$6521$new_n410_
.sym 1121 RST$SB_IO_OUT
.sym 1168 RST$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1418 RST$SB_IO_OUT
.sym 1421 SCL$SB_IO_OUT
.sym 1445 SCL$SB_IO_OUT
.sym 1900 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 1912 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 1914 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 1926 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 1934 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 1936 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 1939 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 1950 $abc$6521$new_n401_
.sym 1960 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 1969 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 1970 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 1971 $PACKER_VCC_NET
.sym 1972 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 1979 $PACKER_VCC_NET
.sym 1982 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 1984 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 1991 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 1995 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 1999 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 2001 $nextpnr_ICESTORM_LC_8$O
.sym 2004 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 2007 $auto$alumacc.cc:474:replace_alu$1117.C[2]
.sym 2010 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 2013 $auto$alumacc.cc:474:replace_alu$1117.C[3]
.sym 2016 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 2019 $auto$alumacc.cc:474:replace_alu$1117.C[4]
.sym 2022 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 2025 $auto$alumacc.cc:474:replace_alu$1117.C[5]
.sym 2028 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 2031 $auto$alumacc.cc:474:replace_alu$1117.C[6]
.sym 2033 $PACKER_VCC_NET
.sym 2034 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 2037 $auto$alumacc.cc:474:replace_alu$1117.C[7]
.sym 2039 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 2040 $PACKER_VCC_NET
.sym 2043 $auto$alumacc.cc:474:replace_alu$1117.C[8]
.sym 2045 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 2046 $PACKER_VCC_NET
.sym 2070 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 2076 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 2081 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 2082 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 2104 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 2118 delay[4]
.sym 2119 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 2122 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 2125 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 2127 delay[6]
.sym 2138 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 2147 $auto$alumacc.cc:474:replace_alu$1117.C[8]
.sym 2153 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 2161 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 2163 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 2172 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 2173 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 2174 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 2178 $PACKER_VCC_NET
.sym 2180 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 2183 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 2184 $auto$alumacc.cc:474:replace_alu$1117.C[9]
.sym 2186 $PACKER_VCC_NET
.sym 2187 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 2190 $auto$alumacc.cc:474:replace_alu$1117.C[10]
.sym 2192 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 2196 $auto$alumacc.cc:474:replace_alu$1117.C[11]
.sym 2198 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 2202 $auto$alumacc.cc:474:replace_alu$1117.C[12]
.sym 2204 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 2208 $auto$alumacc.cc:474:replace_alu$1117.C[13]
.sym 2210 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 2214 $auto$alumacc.cc:474:replace_alu$1117.C[14]
.sym 2216 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 2220 $auto$alumacc.cc:474:replace_alu$1117.C[15]
.sym 2222 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 2226 $abc$6521$auto$alumacc.cc:491:replace_alu$1119[15]
.sym 2228 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 2234 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 2236 $abc$6521$new_n409_
.sym 2238 $abc$6521$new_n423_
.sym 2241 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 2247 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 2251 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 2258 $PACKER_VCC_NET
.sym 2259 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 2260 $PACKER_VCC_NET
.sym 2263 delay[8]
.sym 2264 $PACKER_VCC_NET
.sym 2266 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 2269 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 2282 $abc$6521$auto$alumacc.cc:491:replace_alu$1119[15]
.sym 2287 state[1]
.sym 2289 delay[6]
.sym 2291 $abc$6521$add$demo.v:259$142_Y[4]
.sym 2293 $abc$6521$add$demo.v:259$142_Y[6]
.sym 2295 $abc$6521$new_n401_
.sym 2297 $abc$6521$add$demo.v:259$142_Y[2]
.sym 2298 $abc$6521$add$demo.v:259$142_Y[3]
.sym 2299 $abc$6521$new_n418_
.sym 2305 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 2320 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 2321 $abc$6521$new_n418_
.sym 2322 state[1]
.sym 2323 $abc$6521$auto$alumacc.cc:491:replace_alu$1119[15]
.sym 2329 delay[6]
.sym 2332 $abc$6521$add$demo.v:259$142_Y[6]
.sym 2335 $abc$6521$new_n401_
.sym 2338 $abc$6521$new_n401_
.sym 2341 $abc$6521$add$demo.v:259$142_Y[3]
.sym 2356 $abc$6521$add$demo.v:259$142_Y[4]
.sym 2359 $abc$6521$new_n401_
.sym 2362 $abc$6521$add$demo.v:259$142_Y[2]
.sym 2364 $abc$6521$new_n401_
.sym 2366 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 2367 CLK$SB_IO_IN_$glb_clk
.sym 2381 state[1]
.sym 2382 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 2385 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 2386 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 2388 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 2389 delay[3]
.sym 2392 $abc$6521$new_n409_
.sym 2394 delay[6]
.sym 2395 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 2396 delay[3]
.sym 2397 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 2399 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 2402 delay[4]
.sym 2403 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 2404 delay[2]
.sym 2405 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 2406 delay[12]
.sym 2408 delay[15]
.sym 2412 delay[13]
.sym 2414 delay[9]
.sym 2415 $abc$6521$add$demo.v:259$142_Y[7]
.sym 2429 delay[2]
.sym 2432 delay[6]
.sym 2433 delay[3]
.sym 2435 delay[1]
.sym 2436 delay[4]
.sym 2446 delay[7]
.sym 2448 delay[0]
.sym 2451 delay[5]
.sym 2454 $nextpnr_ICESTORM_LC_7$O
.sym 2456 delay[0]
.sym 2460 $auto$alumacc.cc:474:replace_alu$1165.C[2]
.sym 2462 delay[1]
.sym 2466 $auto$alumacc.cc:474:replace_alu$1165.C[3]
.sym 2468 delay[2]
.sym 2470 $auto$alumacc.cc:474:replace_alu$1165.C[2]
.sym 2472 $auto$alumacc.cc:474:replace_alu$1165.C[4]
.sym 2474 delay[3]
.sym 2476 $auto$alumacc.cc:474:replace_alu$1165.C[3]
.sym 2478 $auto$alumacc.cc:474:replace_alu$1165.C[5]
.sym 2480 delay[4]
.sym 2482 $auto$alumacc.cc:474:replace_alu$1165.C[4]
.sym 2484 $auto$alumacc.cc:474:replace_alu$1165.C[6]
.sym 2486 delay[5]
.sym 2488 $auto$alumacc.cc:474:replace_alu$1165.C[5]
.sym 2490 $auto$alumacc.cc:474:replace_alu$1165.C[7]
.sym 2492 delay[6]
.sym 2494 $auto$alumacc.cc:474:replace_alu$1165.C[6]
.sym 2496 $auto$alumacc.cc:474:replace_alu$1165.C[8]
.sym 2499 delay[7]
.sym 2500 $auto$alumacc.cc:474:replace_alu$1165.C[7]
.sym 2520 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 2521 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 2523 delay[1]
.sym 2524 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 2525 $abc$6521$new_n401_
.sym 2526 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 2528 delay[6]
.sym 2529 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 2530 $abc$6521$add$demo.v:259$142_Y[13]
.sym 2532 delay[7]
.sym 2534 $abc$6521$add$demo.v:259$142_Y[15]
.sym 2535 $abc$6521$add$demo.v:259$142_Y[5]
.sym 2537 delay[5]
.sym 2538 $abc$6521$add$demo.v:259$142_Y[9]
.sym 2539 delay[1]
.sym 2540 $abc$6521$add$demo.v:259$142_Y[10]
.sym 2541 delay[11]
.sym 2542 $abc$6521$add$demo.v:259$142_Y[11]
.sym 2543 $abc$6521$new_n401_
.sym 2544 $abc$6521$add$demo.v:259$142_Y[12]
.sym 2545 delay[10]
.sym 2552 $auto$alumacc.cc:474:replace_alu$1165.C[8]
.sym 2569 delay[8]
.sym 2573 delay[9]
.sym 2574 delay[10]
.sym 2576 delay[14]
.sym 2578 delay[11]
.sym 2581 delay[12]
.sym 2583 delay[15]
.sym 2587 delay[13]
.sym 2589 $auto$alumacc.cc:474:replace_alu$1165.C[9]
.sym 2591 delay[8]
.sym 2593 $auto$alumacc.cc:474:replace_alu$1165.C[8]
.sym 2595 $auto$alumacc.cc:474:replace_alu$1165.C[10]
.sym 2597 delay[9]
.sym 2599 $auto$alumacc.cc:474:replace_alu$1165.C[9]
.sym 2601 $auto$alumacc.cc:474:replace_alu$1165.C[11]
.sym 2603 delay[10]
.sym 2605 $auto$alumacc.cc:474:replace_alu$1165.C[10]
.sym 2607 $auto$alumacc.cc:474:replace_alu$1165.C[12]
.sym 2610 delay[11]
.sym 2611 $auto$alumacc.cc:474:replace_alu$1165.C[11]
.sym 2613 $auto$alumacc.cc:474:replace_alu$1165.C[13]
.sym 2615 delay[12]
.sym 2617 $auto$alumacc.cc:474:replace_alu$1165.C[12]
.sym 2619 $auto$alumacc.cc:474:replace_alu$1165.C[14]
.sym 2622 delay[13]
.sym 2623 $auto$alumacc.cc:474:replace_alu$1165.C[13]
.sym 2625 $auto$alumacc.cc:474:replace_alu$1165.C[15]
.sym 2627 delay[14]
.sym 2629 $auto$alumacc.cc:474:replace_alu$1165.C[14]
.sym 2632 delay[15]
.sym 2635 $auto$alumacc.cc:474:replace_alu$1165.C[15]
.sym 2639 $abc$6521$auto$alumacc.cc:491:replace_alu$1097[15]
.sym 2640 $abc$6521$new_n439_
.sym 2641 $abc$6521$new_n414_
.sym 2642 $abc$6521$new_n407_
.sym 2643 $abc$6521$new_n405_
.sym 2644 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[1]_new_
.sym 2645 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 2646 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 2663 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 2664 delay[4]
.sym 2665 delay[4]
.sym 2666 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[1]_new_
.sym 2667 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 2668 delay[6]
.sym 2670 $PACKER_VCC_NET
.sym 2672 $abc$6521$add$demo.v:259$142_Y[14]
.sym 2682 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 2695 delay[13]
.sym 2696 delay[9]
.sym 2700 delay[12]
.sym 2701 delay[15]
.sym 2702 delay[3]
.sym 2703 delay[13]
.sym 2710 delay[2]
.sym 2716 delay[0]
.sym 2721 delay[14]
.sym 2723 delay[1]
.sym 2725 delay[2]
.sym 2726 delay[0]
.sym 2727 delay[1]
.sym 2728 delay[3]
.sym 2733 delay[12]
.sym 2737 delay[15]
.sym 2738 delay[13]
.sym 2739 delay[14]
.sym 2740 delay[12]
.sym 2746 delay[15]
.sym 2756 delay[13]
.sym 2761 delay[9]
.sym 2774 delay[0]
.sym 2775 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 2776 $abc$6521$add$demo.v:259$142_Y[0]
.sym 2777 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[2]_new_
.sym 2778 delay[5]
.sym 2779 delay[14]
.sym 2780 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 2781 $abc$6521$new_n429_
.sym 2788 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 2790 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 2791 DC$SB_IO_OUT
.sym 2794 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 2798 delay[8]
.sym 2802 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 2803 delay[11]
.sym 2807 delay[10]
.sym 2827 $abc$6521$add$demo.v:259$142_Y[12]
.sym 2828 $abc$6521$new_n401_
.sym 2830 $abc$6521$add$demo.v:259$142_Y[7]
.sym 2833 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 2835 delay[12]
.sym 2836 delay[15]
.sym 2838 $abc$6521$add$demo.v:259$142_Y[13]
.sym 2842 $abc$6521$add$demo.v:259$142_Y[15]
.sym 2844 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 2846 $abc$6521$add$demo.v:259$142_Y[9]
.sym 2848 delay[14]
.sym 2849 delay[4]
.sym 2852 delay[6]
.sym 2853 delay[7]
.sym 2854 delay[13]
.sym 2855 delay[5]
.sym 2856 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3660[2]_new_
.sym 2857 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 2860 $abc$6521$add$demo.v:259$142_Y[12]
.sym 2861 $abc$6521$new_n401_
.sym 2866 $abc$6521$new_n401_
.sym 2869 $abc$6521$add$demo.v:259$142_Y[15]
.sym 2873 $abc$6521$new_n401_
.sym 2875 $abc$6521$add$demo.v:259$142_Y[7]
.sym 2879 $abc$6521$add$demo.v:259$142_Y[13]
.sym 2880 $abc$6521$new_n401_
.sym 2885 $abc$6521$new_n401_
.sym 2887 $abc$6521$add$demo.v:259$142_Y[9]
.sym 2890 delay[7]
.sym 2891 delay[6]
.sym 2892 delay[5]
.sym 2893 delay[4]
.sym 2896 delay[13]
.sym 2897 delay[14]
.sym 2898 delay[15]
.sym 2899 delay[12]
.sym 2902 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 2903 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 2904 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 2905 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3660[2]_new_
.sym 2906 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 2910 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 2911 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 2912 $abc$6521$new_n623_
.sym 2913 $abc$6521$procmux$837.B_AND_S[92]_new_
.sym 2914 $abc$6521$new_n426_
.sym 2915 delay[8]
.sym 2916 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 2922 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 2925 state[0]
.sym 2931 state[1]
.sym 2933 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 2938 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 2942 $abc$6521$new_n410_
.sym 2948 state[0]
.sym 2951 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 2954 state[1]
.sym 2963 $abc$6521$new_n402_
.sym 2966 delay[9]
.sym 2971 $abc$6521$add$demo.v:259$142_Y[10]
.sym 2972 delay[10]
.sym 2973 $abc$6521$add$demo.v:259$142_Y[11]
.sym 2976 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 2978 delay[11]
.sym 2979 $abc$6521$new_n401_
.sym 2982 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[1]_new_
.sym 2983 $abc$6521$new_n426_
.sym 2987 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 2992 delay[8]
.sym 2995 $abc$6521$add$demo.v:259$142_Y[11]
.sym 2996 $abc$6521$new_n401_
.sym 3001 $abc$6521$new_n402_
.sym 3002 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 3003 $abc$6521$new_n426_
.sym 3007 $abc$6521$add$demo.v:259$142_Y[10]
.sym 3010 $abc$6521$new_n401_
.sym 3019 delay[11]
.sym 3020 delay[8]
.sym 3021 delay[9]
.sym 3022 delay[10]
.sym 3031 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[1]_new_
.sym 3034 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 3041 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3044 $abc$6521$new_n627_
.sym 3045 $abc$6521$new_n632_
.sym 3046 $abc$6521$new_n403_
.sym 3047 $abc$6521$new_n629_
.sym 3048 $abc$6521$new_n626_
.sym 3049 $abc$6521$new_n622_
.sym 3050 $abc$6521$new_n432_
.sym 3051 $abc$6521$new_n530_
.sym 3056 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 3057 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 3058 $abc$6521$new_n418_
.sym 3065 state[0]
.sym 3067 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 3069 state[2]
.sym 3079 $abc$6521$new_n241_
.sym 3100 state[0]
.sym 3104 $abc$6521$new_n459_
.sym 3105 state[1]
.sym 3108 $abc$6521$new_n460_
.sym 3112 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 3115 $abc$6521$new_n403_
.sym 3125 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 3126 $abc$6521$new_n410_
.sym 3127 $abc$6521$new_n432_
.sym 3128 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 3137 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 3138 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 3139 $abc$6521$new_n403_
.sym 3142 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 3143 $abc$6521$new_n459_
.sym 3145 $abc$6521$new_n432_
.sym 3172 state[1]
.sym 3173 $abc$6521$new_n410_
.sym 3174 state[0]
.sym 3175 $abc$6521$new_n460_
.sym 3181 $abc$6521$new_n436_
.sym 3182 $abc$6521$new_n434_
.sym 3184 $abc$6521$new_n529_
.sym 3185 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 3186 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 3192 $abc$6521$new_n432_
.sym 3196 state[0]
.sym 3199 state[2]
.sym 3200 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 3201 state[1]
.sym 3232 $abc$6521$new_n541_
.sym 3234 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 3235 $abc$6521$new_n410_
.sym 3239 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 3245 state[1]
.sym 3246 RST$SB_IO_OUT
.sym 3247 state[0]
.sym 3253 $abc$6521$new_n529_
.sym 3265 state[0]
.sym 3266 RST$SB_IO_OUT
.sym 3267 state[1]
.sym 3268 $abc$6521$new_n410_
.sym 3278 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 3301 $abc$6521$new_n541_
.sym 3302 $abc$6521$new_n529_
.sym 3308 state[0]
.sym 3309 $abc$6521$new_n410_
.sym 3310 state[1]
.sym 3311 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3334 state[3]
.sym 4254 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 4281 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 4283 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 4284 $PACKER_VCC_NET
.sym 4287 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 4288 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 4291 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 4292 $PACKER_VCC_NET
.sym 4295 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4298 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 4302 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4311 $nextpnr_ICESTORM_LC_11$O
.sym 4314 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1152.C[3]
.sym 4320 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4323 $auto$alumacc.cc:474:replace_alu$1152.C[4]
.sym 4325 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 4326 $PACKER_VCC_NET
.sym 4329 $auto$alumacc.cc:474:replace_alu$1152.C[5]
.sym 4331 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4335 $auto$alumacc.cc:474:replace_alu$1152.C[6]
.sym 4337 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 4341 $auto$alumacc.cc:474:replace_alu$1152.C[7]
.sym 4344 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 4347 $auto$alumacc.cc:474:replace_alu$1152.C[8]
.sym 4350 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 4353 $auto$alumacc.cc:474:replace_alu$1152.C[9]
.sym 4355 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 4356 $PACKER_VCC_NET
.sym 4382 $PACKER_VCC_NET
.sym 4386 $PACKER_VCC_NET
.sym 4402 $abc$6521$new_n405_
.sym 4407 delay[0]
.sym 4408 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 4410 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 4411 delay[5]
.sym 4422 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4425 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4437 $auto$alumacc.cc:474:replace_alu$1152.C[9]
.sym 4442 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 4444 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 4446 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 4450 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 4452 $abc$6521$new_n409_
.sym 4454 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 4459 $abc$6521$new_n405_
.sym 4462 $PACKER_VCC_NET
.sym 4463 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 4464 $PACKER_VCC_NET
.sym 4465 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 4468 $PACKER_VCC_NET
.sym 4471 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 4472 $PACKER_VCC_NET
.sym 4474 $auto$alumacc.cc:474:replace_alu$1152.C[10]
.sym 4476 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 4480 $auto$alumacc.cc:474:replace_alu$1152.C[11]
.sym 4482 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 4483 $PACKER_VCC_NET
.sym 4486 $auto$alumacc.cc:474:replace_alu$1152.C[12]
.sym 4488 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 4489 $PACKER_VCC_NET
.sym 4492 $auto$alumacc.cc:474:replace_alu$1152.C[13]
.sym 4494 $PACKER_VCC_NET
.sym 4495 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 4498 $auto$alumacc.cc:474:replace_alu$1152.C[14]
.sym 4500 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 4504 $auto$alumacc.cc:474:replace_alu$1152.C[15]
.sym 4506 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 4507 $PACKER_VCC_NET
.sym 4510 $abc$6521$auto$alumacc.cc:491:replace_alu$1154[15]
.sym 4513 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 4517 $abc$6521$new_n405_
.sym 4518 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 4519 $abc$6521$new_n409_
.sym 4520 $abc$6521$auto$alumacc.cc:491:replace_alu$1154[15]
.sym 4536 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 4538 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 4542 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 4545 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 4546 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 4554 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4556 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4569 delay[1]
.sym 4570 delay[7]
.sym 4572 delay[2]
.sym 4574 delay[0]
.sym 4575 delay[6]
.sym 4576 delay[3]
.sym 4578 delay[5]
.sym 4579 delay[4]
.sym 4601 delay[4]
.sym 4610 delay[3]
.sym 4611 delay[4]
.sym 4612 delay[5]
.sym 4613 delay[2]
.sym 4622 delay[0]
.sym 4623 delay[7]
.sym 4624 delay[1]
.sym 4625 delay[6]
.sym 4640 delay[2]
.sym 4659 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 4661 delay[7]
.sym 4665 delay[1]
.sym 4666 delay[7]
.sym 4669 $abc$6521$new_n423_
.sym 4679 $abc$6521$new_n405_
.sym 4688 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4692 $PACKER_VCC_NET
.sym 4695 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4699 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 4700 $PACKER_VCC_NET
.sym 4701 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 4702 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 4703 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 4705 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 4709 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 4720 $nextpnr_ICESTORM_LC_1$O
.sym 4722 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 4726 $auto$alumacc.cc:474:replace_alu$1095.C[2]
.sym 4728 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 4732 $auto$alumacc.cc:474:replace_alu$1095.C[3]
.sym 4734 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 4738 $auto$alumacc.cc:474:replace_alu$1095.C[4]
.sym 4740 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 4744 $auto$alumacc.cc:474:replace_alu$1095.C[5]
.sym 4746 $PACKER_VCC_NET
.sym 4747 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 4750 $auto$alumacc.cc:474:replace_alu$1095.C[6]
.sym 4752 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 4753 $PACKER_VCC_NET
.sym 4756 $auto$alumacc.cc:474:replace_alu$1095.C[7]
.sym 4758 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 4759 $PACKER_VCC_NET
.sym 4762 $auto$alumacc.cc:474:replace_alu$1095.C[8]
.sym 4765 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 4782 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 4789 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 4790 $PACKER_VCC_NET
.sym 4794 delay[0]
.sym 4802 delay[5]
.sym 4806 $auto$alumacc.cc:474:replace_alu$1095.C[8]
.sym 4812 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 4814 $PACKER_VCC_NET
.sym 4816 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 4820 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 4822 $PACKER_VCC_NET
.sym 4826 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 4830 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 4832 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 4836 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 4841 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 4843 $auto$alumacc.cc:474:replace_alu$1095.C[9]
.sym 4845 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 4846 $PACKER_VCC_NET
.sym 4849 $auto$alumacc.cc:474:replace_alu$1095.C[10]
.sym 4852 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 4855 $auto$alumacc.cc:474:replace_alu$1095.C[11]
.sym 4858 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 4861 $auto$alumacc.cc:474:replace_alu$1095.C[12]
.sym 4864 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 4867 $auto$alumacc.cc:474:replace_alu$1095.C[13]
.sym 4869 $PACKER_VCC_NET
.sym 4870 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 4873 $auto$alumacc.cc:474:replace_alu$1095.C[14]
.sym 4876 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 4879 $auto$alumacc.cc:474:replace_alu$1095.C[15]
.sym 4881 $PACKER_VCC_NET
.sym 4882 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 4885 $nextpnr_ICESTORM_LC_2$I3
.sym 4888 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 4906 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 4911 delay[11]
.sym 4912 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 4914 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 4915 delay[10]
.sym 4916 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 4921 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 4922 delay[0]
.sym 4925 $abc$6521$auto$alumacc.cc:491:replace_alu$1097[15]
.sym 4929 $nextpnr_ICESTORM_LC_2$I3
.sym 4934 delay[0]
.sym 4935 $abc$6521$new_n439_
.sym 4936 delay[2]
.sym 4938 delay[5]
.sym 4941 delay[1]
.sym 4942 delay[4]
.sym 4944 delay[3]
.sym 4945 $abc$6521$new_n407_
.sym 4948 delay[6]
.sym 4949 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 4951 delay[11]
.sym 4952 $abc$6521$new_n414_
.sym 4954 delay[9]
.sym 4955 delay[10]
.sym 4960 delay[7]
.sym 4962 delay[8]
.sym 4970 $nextpnr_ICESTORM_LC_2$I3
.sym 4974 delay[5]
.sym 4975 delay[4]
.sym 4976 delay[2]
.sym 4979 delay[0]
.sym 4980 delay[1]
.sym 4982 delay[3]
.sym 4985 delay[8]
.sym 4986 delay[0]
.sym 4987 delay[1]
.sym 4988 delay[9]
.sym 4991 $abc$6521$new_n407_
.sym 4992 delay[11]
.sym 4993 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 4994 delay[10]
.sym 4998 $abc$6521$new_n414_
.sym 4999 $abc$6521$new_n439_
.sym 5000 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 5003 delay[2]
.sym 5005 $abc$6521$new_n414_
.sym 5009 delay[6]
.sym 5011 delay[7]
.sym 5036 delay[6]
.sym 5040 $abc$6521$add$demo.v:259$142_Y[8]
.sym 5041 delay[8]
.sym 5042 delay[14]
.sym 5045 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5057 delay[0]
.sym 5058 delay[6]
.sym 5059 $abc$6521$add$demo.v:259$142_Y[0]
.sym 5062 $abc$6521$add$demo.v:259$142_Y[14]
.sym 5063 delay[8]
.sym 5066 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 5067 delay[7]
.sym 5068 $PACKER_VCC_NET
.sym 5069 delay[9]
.sym 5070 delay[4]
.sym 5071 $abc$6521$add$demo.v:259$142_Y[5]
.sym 5072 $abc$6521$new_n429_
.sym 5073 delay[11]
.sym 5074 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 5075 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 5076 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[2]_new_
.sym 5077 delay[5]
.sym 5081 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2992[3]_new_
.sym 5082 $abc$6521$new_n401_
.sym 5083 delay[10]
.sym 5090 $abc$6521$add$demo.v:259$142_Y[0]
.sym 5092 $abc$6521$new_n401_
.sym 5096 delay[9]
.sym 5097 delay[11]
.sym 5098 delay[10]
.sym 5099 delay[8]
.sym 5102 delay[0]
.sym 5104 $PACKER_VCC_NET
.sym 5108 delay[7]
.sym 5109 delay[5]
.sym 5110 delay[6]
.sym 5111 delay[4]
.sym 5115 $abc$6521$add$demo.v:259$142_Y[5]
.sym 5116 $abc$6521$new_n401_
.sym 5120 $abc$6521$add$demo.v:259$142_Y[14]
.sym 5121 $abc$6521$new_n401_
.sym 5126 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 5127 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2992[3]_new_
.sym 5128 $abc$6521$new_n429_
.sym 5132 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 5133 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 5134 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[2]_new_
.sym 5136 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5151 state[2]
.sym 5157 $abc$6521$new_n241_
.sym 5162 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 5174 $abc$6521$new_n410_
.sym 5180 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 5181 $abc$6521$new_n401_
.sym 5182 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[1]_new_
.sym 5184 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 5185 $abc$6521$new_n622_
.sym 5186 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 5187 $abc$6521$new_n429_
.sym 5189 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 5190 state[0]
.sym 5192 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 5193 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 5194 $abc$6521$new_n432_
.sym 5195 $abc$6521$new_n418_
.sym 5196 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5197 $abc$6521$auto$alumacc.cc:491:replace_alu$1097[15]
.sym 5200 $abc$6521$add$demo.v:259$142_Y[8]
.sym 5201 state[2]
.sym 5203 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 5204 $abc$6521$new_n410_
.sym 5206 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 5209 state[1]
.sym 5213 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 5215 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[1]_new_
.sym 5216 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 5220 state[1]
.sym 5221 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 5222 $abc$6521$new_n418_
.sym 5225 state[1]
.sym 5226 state[0]
.sym 5227 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 5228 $abc$6521$new_n410_
.sym 5231 $abc$6521$new_n622_
.sym 5232 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 5233 state[2]
.sym 5237 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 5238 state[0]
.sym 5239 state[1]
.sym 5240 $abc$6521$new_n410_
.sym 5243 $abc$6521$new_n432_
.sym 5244 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5245 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 5246 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 5249 $abc$6521$add$demo.v:259$142_Y[8]
.sym 5250 $abc$6521$new_n401_
.sym 5255 $abc$6521$auto$alumacc.cc:491:replace_alu$1097[15]
.sym 5257 $abc$6521$new_n429_
.sym 5258 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 5259 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5274 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5278 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 5280 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 5284 $abc$6521$procmux$837.B_AND_S[92]_new_
.sym 5289 $abc$6521$new_n623_
.sym 5291 state[0]
.sym 5295 state[1]
.sym 5303 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5304 state[1]
.sym 5306 state[2]
.sym 5308 $abc$6521$new_n529_
.sym 5309 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 5310 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 5312 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 5316 state[1]
.sym 5317 state[0]
.sym 5318 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 5320 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 5321 $abc$6521$new_n241_
.sym 5323 $abc$6521$new_n626_
.sym 5326 $abc$6521$new_n530_
.sym 5328 $abc$6521$new_n418_
.sym 5334 $abc$6521$new_n410_
.sym 5336 $abc$6521$new_n410_
.sym 5337 state[1]
.sym 5338 $abc$6521$new_n626_
.sym 5339 state[0]
.sym 5342 $abc$6521$new_n529_
.sym 5343 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 5344 $abc$6521$new_n530_
.sym 5345 $abc$6521$new_n418_
.sym 5348 $abc$6521$new_n410_
.sym 5349 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 5350 state[1]
.sym 5351 state[0]
.sym 5354 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 5355 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5356 state[1]
.sym 5357 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 5360 $abc$6521$new_n241_
.sym 5362 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 5366 state[2]
.sym 5367 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5368 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 5369 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 5373 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 5374 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 5378 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 5379 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 5381 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 5408 state[1]
.sym 5412 $abc$6521$new_n629_
.sym 5427 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 5428 $abc$6521$new_n436_
.sym 5429 state[3]
.sym 5431 state[2]
.sym 5434 $abc$6521$new_n410_
.sym 5440 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 5445 $abc$6521$new_n434_
.sym 5451 state[0]
.sym 5455 state[1]
.sym 5471 state[0]
.sym 5472 state[2]
.sym 5473 state[1]
.sym 5474 state[3]
.sym 5477 state[2]
.sym 5478 state[0]
.sym 5479 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 5480 state[1]
.sym 5489 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 5491 $abc$6521$new_n410_
.sym 5492 state[0]
.sym 5495 $abc$6521$new_n436_
.sym 5498 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 5501 state[3]
.sym 5503 $abc$6521$new_n434_
.sym 5526 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 5528 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 5530 $abc$6521$new_n410_
.sym 6464 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 6468 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 6471 $PACKER_VCC_NET
.sym 6495 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 6497 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 6500 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 6502 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 6508 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 6560 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 6561 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 6562 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 6563 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 6564 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 6566 delay[1]
.sym 6567 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 6615 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 6705 delay[0]
.sym 6707 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 6708 delay[5]
.sym 6715 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 6722 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 6810 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 6812 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 6818 $abc$6521$new_n418_
.sym 6828 DC$SB_IO_OUT
.sym 6866 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 6867 $abc$6521$new_n471_
.sym 6868 $abc$6521$new_n469_
.sym 6869 DC$SB_IO_OUT
.sym 6870 $abc$6521$new_n507_
.sym 6871 $abc$6521$procmux$906_Y[2]_new_inv_
.sym 6872 $abc$6521$new_n418_
.sym 6908 delay[8]
.sym 6918 delay[14]
.sym 6926 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 6931 $abc$6521$new_n471_
.sym 6968 $abc$6521$procmux$837.B_AND_S[36]_new_
.sym 6969 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 6970 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 6971 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5290
.sym 6972 state[2]
.sym 6973 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 6974 $abc$6521$new_n241_
.sym 6975 $abc$6521$new_n271_
.sym 7010 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 7013 DC$SB_IO_OUT
.sym 7021 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 7030 $abc$6521$new_n418_
.sym 7031 $abc$6521$new_n627_
.sym 7033 $abc$6521$new_n632_
.sym 7070 $abc$6521$new_n516_
.sym 7071 state[4]
.sym 7072 $abc$6521$new_n630_
.sym 7073 $abc$6521$new_n624_
.sym 7074 state[3]
.sym 7075 state[5]
.sym 7076 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 7077 $abc$6521$new_n633_
.sym 7114 state[0]
.sym 7120 $abc$6521$new_n518_
.sym 7121 $abc$6521$new_n623_
.sym 7122 state[1]
.sym 7123 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 7128 state[2]
.sym 7135 state[4]
.sym 7172 $abc$6521$new_n460_
.sym 7173 $abc$6521$new_n534_
.sym 7174 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 7175 $abc$6521$new_n246_
.sym 7176 $abc$6521$new_n476_
.sym 7177 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 7178 $abc$6521$new_n535_
.sym 7179 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4669[0]_new_inv_
.sym 7223 $abc$6521$new_n629_
.sym 7226 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 7230 state[3]
.sym 7232 state[5]
.sym 7274 $abc$6521$new_n410_
.sym 7276 $abc$6521$procmux$816_CMP_new_
.sym 7279 $PACKER_GND_NET
.sym 7280 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 7281 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 7318 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 7425 $abc$6521$new_n410_
.sym 8139 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 8160 $PACKER_VCC_NET
.sym 8167 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 8170 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 8173 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 8176 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 8178 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8183 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8188 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 8190 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8192 $nextpnr_ICESTORM_LC_0$O
.sym 8195 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 8198 $auto$alumacc.cc:474:replace_alu$1106.C[2]
.sym 8201 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 8204 $auto$alumacc.cc:474:replace_alu$1106.C[3]
.sym 8207 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 8210 $auto$alumacc.cc:474:replace_alu$1106.C[4]
.sym 8212 $PACKER_VCC_NET
.sym 8213 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8216 $auto$alumacc.cc:474:replace_alu$1106.C[5]
.sym 8218 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 8222 $auto$alumacc.cc:474:replace_alu$1106.C[6]
.sym 8224 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8228 $auto$alumacc.cc:474:replace_alu$1106.C[7]
.sym 8230 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 8231 $PACKER_VCC_NET
.sym 8234 $auto$alumacc.cc:474:replace_alu$1106.C[8]
.sym 8237 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8248 cmd_counter[2]
.sym 8249 cmd_counter[3]
.sym 8250 cmd_counter[4]
.sym 8253 $abc$6521$new_n468_
.sym 8261 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 8262 params_left[0]
.sym 8279 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8289 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 8290 $abc$6521$new_n468_
.sym 8295 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8301 delay[1]
.sym 8303 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8307 $abc$6521$new_n401_
.sym 8308 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8310 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 8312 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8318 $auto$alumacc.cc:474:replace_alu$1106.C[8]
.sym 8330 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 8335 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8339 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 8343 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 8347 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 8348 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8352 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8354 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8355 $auto$alumacc.cc:474:replace_alu$1106.C[9]
.sym 8358 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8361 $auto$alumacc.cc:474:replace_alu$1106.C[10]
.sym 8364 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 8367 $auto$alumacc.cc:474:replace_alu$1106.C[11]
.sym 8370 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8373 $auto$alumacc.cc:474:replace_alu$1106.C[12]
.sym 8375 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8379 $auto$alumacc.cc:474:replace_alu$1106.C[13]
.sym 8382 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 8385 $auto$alumacc.cc:474:replace_alu$1106.C[14]
.sym 8387 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 8391 $auto$alumacc.cc:474:replace_alu$1106.C[15]
.sym 8393 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8397 $abc$6521$auto$alumacc.cc:491:replace_alu$1108[15]
.sym 8400 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 8426 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 8434 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8435 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8436 $PACKER_VCC_NET
.sym 8438 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8439 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8440 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8441 $abc$6521$auto$alumacc.cc:491:replace_alu$1108[15]
.sym 8450 delay[0]
.sym 8452 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 8453 delay[5]
.sym 8464 delay[7]
.sym 8466 $abc$6521$new_n409_
.sym 8470 $abc$6521$new_n423_
.sym 8472 $abc$6521$new_n401_
.sym 8473 delay[3]
.sym 8476 delay[1]
.sym 8479 $abc$6521$new_n409_
.sym 8480 $abc$6521$new_n423_
.sym 8481 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 8482 $abc$6521$auto$alumacc.cc:491:replace_alu$1108[15]
.sym 8487 delay[5]
.sym 8494 delay[1]
.sym 8500 delay[7]
.sym 8505 delay[0]
.sym 8516 $abc$6521$new_n401_
.sym 8517 delay[0]
.sym 8518 delay[1]
.sym 8524 delay[3]
.sym 8525 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5344_$glb_ce
.sym 8526 CLK$SB_IO_IN_$glb_clk
.sym 8552 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8556 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 8557 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 8559 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 8560 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8561 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 8570 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8573 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 8576 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 8578 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 8579 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 8580 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8584 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8593 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 8596 $PACKER_VCC_NET
.sym 8601 $nextpnr_ICESTORM_LC_5$O
.sym 8604 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 8607 $auto$alumacc.cc:474:replace_alu$1128.C[2]
.sym 8610 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 8613 $auto$alumacc.cc:474:replace_alu$1128.C[3]
.sym 8615 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 8616 $PACKER_VCC_NET
.sym 8619 $auto$alumacc.cc:474:replace_alu$1128.C[4]
.sym 8621 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 8625 $auto$alumacc.cc:474:replace_alu$1128.C[5]
.sym 8628 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 8631 $auto$alumacc.cc:474:replace_alu$1128.C[6]
.sym 8633 $PACKER_VCC_NET
.sym 8634 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 8637 $auto$alumacc.cc:474:replace_alu$1128.C[7]
.sym 8639 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 8643 $auto$alumacc.cc:474:replace_alu$1128.C[8]
.sym 8645 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 8651 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 8652 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 8653 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8655 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8656 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8657 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8676 state[1]
.sym 8678 state[0]
.sym 8685 $abc$6521$new_n468_
.sym 8686 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 8687 $auto$alumacc.cc:474:replace_alu$1128.C[8]
.sym 8702 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 8710 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8712 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8713 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8717 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 8719 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 8721 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 8722 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8724 $auto$alumacc.cc:474:replace_alu$1128.C[9]
.sym 8727 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 8730 $auto$alumacc.cc:474:replace_alu$1128.C[10]
.sym 8733 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 8736 $auto$alumacc.cc:474:replace_alu$1128.C[11]
.sym 8738 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 8742 $auto$alumacc.cc:474:replace_alu$1128.C[12]
.sym 8744 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 8748 $auto$alumacc.cc:474:replace_alu$1128.C[13]
.sym 8751 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 8754 $auto$alumacc.cc:474:replace_alu$1128.C[14]
.sym 8756 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 8760 $auto$alumacc.cc:474:replace_alu$1128.C[15]
.sym 8762 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 8766 $nextpnr_ICESTORM_LC_6$I3
.sym 8768 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 8774 $abc$6521$new_n523_
.sym 8775 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 8776 $abc$6521$new_n493_
.sym 8777 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 8778 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 8779 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 8780 $abc$6521$new_n492_
.sym 8781 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 8801 $abc$6521$new_n271_
.sym 8802 $abc$6521$new_n418_
.sym 8804 state[0]
.sym 8805 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 8806 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 8807 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 8810 $nextpnr_ICESTORM_LC_6$I3
.sym 8819 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 8826 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5290
.sym 8829 $abc$6521$new_n241_
.sym 8833 $abc$6521$new_n493_
.sym 8834 DC$SB_IO_OUT
.sym 8837 $0\dc[0:0]
.sym 8838 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 8840 state[0]
.sym 8841 $abc$6521$new_n469_
.sym 8844 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 8845 $abc$6521$new_n492_
.sym 8851 $nextpnr_ICESTORM_LC_6$I3
.sym 8856 DC$SB_IO_OUT
.sym 8857 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 8861 DC$SB_IO_OUT
.sym 8863 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 8869 $0\dc[0:0]
.sym 8872 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 8873 $abc$6521$new_n469_
.sym 8875 $abc$6521$new_n492_
.sym 8878 $abc$6521$new_n469_
.sym 8879 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 8880 $abc$6521$new_n492_
.sym 8881 $abc$6521$new_n493_
.sym 8884 state[0]
.sym 8885 $abc$6521$new_n241_
.sym 8894 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5290
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 state[1]
.sym 8898 state[0]
.sym 8899 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5296
.sym 8900 $abc$6521$new_n631_
.sym 8901 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 8903 $0\dc[0:0]
.sym 8904 $abc$6521$new_n508_
.sym 8912 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 8918 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6136
.sym 8920 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 8921 state[2]
.sym 8922 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 8923 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 8925 $abc$6521$new_n241_
.sym 8927 $abc$6521$new_n246_
.sym 8930 state[1]
.sym 8931 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 8932 state[0]
.sym 8939 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 8940 $abc$6521$new_n469_
.sym 8941 DC$SB_IO_OUT
.sym 8943 $abc$6521$procmux$906_Y[2]_new_inv_
.sym 8945 $abc$6521$new_n246_
.sym 8947 state[4]
.sym 8948 $abc$6521$new_n623_
.sym 8949 $abc$6521$new_n624_
.sym 8950 state[3]
.sym 8951 state[5]
.sym 8952 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 8953 $abc$6521$new_n471_
.sym 8958 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 8960 $abc$6521$new_n241_
.sym 8962 state[1]
.sym 8963 state[0]
.sym 8965 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 8966 state[2]
.sym 8967 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 8968 $0\dc[0:0]
.sym 8971 $abc$6521$new_n469_
.sym 8972 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 8973 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 8974 DC$SB_IO_OUT
.sym 8978 $abc$6521$new_n471_
.sym 8979 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 8980 $abc$6521$new_n469_
.sym 8983 state[0]
.sym 8984 state[1]
.sym 8985 $abc$6521$new_n241_
.sym 8989 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 8991 $0\dc[0:0]
.sym 8992 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 8995 $abc$6521$new_n624_
.sym 8996 $abc$6521$procmux$906_Y[2]_new_inv_
.sym 8997 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 8998 $abc$6521$new_n623_
.sym 9001 $abc$6521$new_n246_
.sym 9002 state[0]
.sym 9003 state[1]
.sym 9007 state[5]
.sym 9008 state[3]
.sym 9009 state[4]
.sym 9010 state[2]
.sym 9013 state[3]
.sym 9014 state[5]
.sym 9015 state[2]
.sym 9016 state[4]
.sym 9017 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9020 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9021 $abc$6521$new_n475_
.sym 9022 $abc$6521$procmux$837.B_AND_S[20]_new_
.sym 9023 $abc$6521$new_n628_
.sym 9024 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 9025 $abc$6521$new_n499_
.sym 9026 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 9027 $abc$6521$new_n501_
.sym 9032 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 9033 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 9035 DC$SB_IO_OUT
.sym 9040 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 9044 state[3]
.sym 9045 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 9048 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 9049 state[2]
.sym 9051 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 9053 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5302
.sym 9054 $PACKER_GND_NET
.sym 9055 $abc$6521$new_n271_
.sym 9061 state[1]
.sym 9062 state[0]
.sym 9063 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 9066 $abc$6521$new_n627_
.sym 9067 $abc$6521$new_n241_
.sym 9068 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4669[0]_new_inv_
.sym 9069 $abc$6521$new_n516_
.sym 9070 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 9071 $abc$6521$new_n629_
.sym 9072 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9074 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 9076 $abc$6521$new_n632_
.sym 9077 $abc$6521$new_n516_
.sym 9078 $abc$6521$new_n475_
.sym 9079 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 9080 $PACKER_GND_NET
.sym 9082 $abc$6521$new_n499_
.sym 9083 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 9085 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 9087 $abc$6521$procmux$837.B_AND_S[20]_new_
.sym 9088 $abc$6521$new_n628_
.sym 9089 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 9091 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 9094 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 9095 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 9097 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 9100 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4669[0]_new_inv_
.sym 9101 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 9103 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 9106 $abc$6521$new_n628_
.sym 9107 $abc$6521$new_n629_
.sym 9108 $abc$6521$new_n516_
.sym 9109 $abc$6521$new_n627_
.sym 9112 $abc$6521$procmux$837.B_AND_S[20]_new_
.sym 9113 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 9114 $abc$6521$new_n499_
.sym 9115 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 9118 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 9120 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 9121 $abc$6521$new_n475_
.sym 9126 $PACKER_GND_NET
.sym 9130 $abc$6521$new_n241_
.sym 9131 state[0]
.sym 9132 state[1]
.sym 9133 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 9137 $abc$6521$new_n632_
.sym 9138 $abc$6521$new_n516_
.sym 9139 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 9140 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 9144 $abc$6521$new_n477_
.sym 9146 $abc$6521$new_n480_
.sym 9148 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 9149 $abc$6521$new_n479_
.sym 9158 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9162 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 9167 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 9168 $0\scl[0:0]
.sym 9170 state[0]
.sym 9174 state[1]
.sym 9184 $abc$6521$new_n410_
.sym 9185 state[4]
.sym 9186 $abc$6521$procmux$816_CMP_new_
.sym 9187 $abc$6521$new_n246_
.sym 9189 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 9191 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 9192 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 9193 $abc$6521$new_n418_
.sym 9196 state[3]
.sym 9197 state[5]
.sym 9200 state[1]
.sym 9201 $abc$6521$new_n477_
.sym 9204 $abc$6521$new_n432_
.sym 9208 $abc$6521$new_n460_
.sym 9209 state[2]
.sym 9212 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 9213 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 9214 $abc$6521$new_n535_
.sym 9217 $abc$6521$new_n418_
.sym 9219 $abc$6521$procmux$816_CMP_new_
.sym 9223 $abc$6521$new_n460_
.sym 9224 $abc$6521$new_n432_
.sym 9225 $abc$6521$new_n535_
.sym 9226 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 9229 $abc$6521$procmux$816_CMP_new_
.sym 9230 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 9235 state[3]
.sym 9236 state[2]
.sym 9237 state[4]
.sym 9238 state[5]
.sym 9242 $abc$6521$new_n477_
.sym 9243 $abc$6521$new_n432_
.sym 9244 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 9247 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 9250 $abc$6521$procmux$816_CMP_new_
.sym 9253 state[1]
.sym 9254 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 9255 $abc$6521$new_n410_
.sym 9256 $abc$6521$new_n246_
.sym 9259 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 9260 $abc$6521$new_n432_
.sym 9261 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 9266 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 9269 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 9270 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5302
.sym 9271 CS$SB_IO_OUT
.sym 9294 $0\scl[0:0]
.sym 9307 $abc$6521$new_n410_
.sym 9309 state[5]
.sym 9312 state[2]
.sym 9315 state[3]
.sym 9316 state[3]
.sym 9317 state[4]
.sym 9322 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 9327 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 9340 state[3]
.sym 9341 state[4]
.sym 9342 state[5]
.sym 9343 state[2]
.sym 9352 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 9353 state[3]
.sym 9354 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 9355 state[2]
.sym 9376 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 9378 $abc$6521$new_n410_
.sym 9383 state[5]
.sym 9384 state[4]
.sym 9389 $0\scl[0:0]
.sym 9391 SCL$SB_IO_OUT
.sym 10226 $abc$6521$sub$demo.v:527$221_Y[0]
.sym 10227 $abc$6521$procmux$745.B_AND_S[16]_new_
.sym 10228 $abc$6521$new_n263_
.sym 10229 $abc$6521$new_n262_
.sym 10230 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[4]_new_
.sym 10231 params_left[0]
.sym 10233 params_left[4]
.sym 10241 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 10355 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 10356 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 10357 $abc$6521$new_n250_
.sym 10358 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[13]_new_
.sym 10359 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[1]_new_
.sym 10360 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[2]_new_
.sym 10361 $abc$6521$memory\num_params$rdmux[0][0][0]$b$1391[2]_new_inv_
.sym 10365 SCL$SB_IO_OUT
.sym 10371 params_left[4]
.sym 10374 $PACKER_VCC_NET
.sym 10388 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 10402 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 10406 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 10409 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 10410 $0\dc[0:0]
.sym 10433 cmd_counter[2]
.sym 10449 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 10450 cmd_counter[3]
.sym 10453 cmd_counter[1]
.sym 10459 cmd_counter[4]
.sym 10461 cmd_counter[0]
.sym 10463 $nextpnr_ICESTORM_LC_13$O
.sym 10465 cmd_counter[0]
.sym 10469 $auto$alumacc.cc:474:replace_alu$1168.C[2]
.sym 10471 cmd_counter[1]
.sym 10475 $auto$alumacc.cc:474:replace_alu$1168.C[3]
.sym 10478 cmd_counter[2]
.sym 10479 $auto$alumacc.cc:474:replace_alu$1168.C[2]
.sym 10481 $auto$alumacc.cc:474:replace_alu$1168.C[4]
.sym 10484 cmd_counter[3]
.sym 10485 $auto$alumacc.cc:474:replace_alu$1168.C[3]
.sym 10489 cmd_counter[4]
.sym 10491 $auto$alumacc.cc:474:replace_alu$1168.C[4]
.sym 10506 cmd_counter[3]
.sym 10508 cmd_counter[4]
.sym 10509 cmd_counter[2]
.sym 10510 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10515 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 10516 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 10517 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 10518 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 10519 cmd_counter[0]
.sym 10520 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5999
.sym 10532 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 10537 $PACKER_VCC_NET
.sym 10538 cmd_counter[2]
.sym 10539 cmd_counter[1]
.sym 10540 cmd_counter[3]
.sym 10542 cmd_counter[4]
.sym 10543 $PACKER_VCC_NET
.sym 10555 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 10556 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 10557 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 10558 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 10561 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 10562 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 10564 $PACKER_VCC_NET
.sym 10565 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 10567 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 10569 $PACKER_VCC_NET
.sym 10586 $nextpnr_ICESTORM_LC_3$O
.sym 10589 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 10592 $auto$alumacc.cc:474:replace_alu$1139.C[2]
.sym 10594 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 10595 $PACKER_VCC_NET
.sym 10598 $auto$alumacc.cc:474:replace_alu$1139.C[3]
.sym 10601 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 10604 $auto$alumacc.cc:474:replace_alu$1139.C[4]
.sym 10606 $PACKER_VCC_NET
.sym 10607 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 10610 $auto$alumacc.cc:474:replace_alu$1139.C[5]
.sym 10612 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 10613 $PACKER_VCC_NET
.sym 10616 $auto$alumacc.cc:474:replace_alu$1139.C[6]
.sym 10618 $PACKER_VCC_NET
.sym 10619 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 10622 $auto$alumacc.cc:474:replace_alu$1139.C[7]
.sym 10624 $PACKER_VCC_NET
.sym 10625 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 10628 $auto$alumacc.cc:474:replace_alu$1139.C[8]
.sym 10631 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 10636 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 10637 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 10638 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 10639 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 10640 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 10641 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 10642 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 10643 cmd_counter[1]
.sym 10652 $PACKER_VCC_NET
.sym 10653 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 10655 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 10657 $PACKER_VCC_NET
.sym 10658 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 10665 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 10666 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 10668 cmd_counter[0]
.sym 10670 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5999
.sym 10672 $auto$alumacc.cc:474:replace_alu$1139.C[8]
.sym 10679 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 10689 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 10690 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 10691 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 10693 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 10697 $PACKER_VCC_NET
.sym 10701 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 10703 $PACKER_VCC_NET
.sym 10705 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 10707 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 10709 $auto$alumacc.cc:474:replace_alu$1139.C[9]
.sym 10711 $PACKER_VCC_NET
.sym 10712 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 10715 $auto$alumacc.cc:474:replace_alu$1139.C[10]
.sym 10718 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 10721 $auto$alumacc.cc:474:replace_alu$1139.C[11]
.sym 10724 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 10727 $auto$alumacc.cc:474:replace_alu$1139.C[12]
.sym 10730 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 10733 $auto$alumacc.cc:474:replace_alu$1139.C[13]
.sym 10735 $PACKER_VCC_NET
.sym 10736 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 10739 $auto$alumacc.cc:474:replace_alu$1139.C[14]
.sym 10742 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 10745 $auto$alumacc.cc:474:replace_alu$1139.C[15]
.sym 10747 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 10748 $PACKER_VCC_NET
.sym 10751 $nextpnr_ICESTORM_LC_4$I3
.sym 10754 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 10759 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 10760 $abc$6521$new_n378_
.sym 10761 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 10762 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 10763 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 10764 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[6]_new_inv_
.sym 10765 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 10766 $abc$6521$logic_or$demo.v:445$181_Y_new_
.sym 10775 $abc$6521$new_n271_
.sym 10778 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 10780 $abc$6521$new_n271_
.sym 10783 state[1]
.sym 10786 $PACKER_VCC_NET
.sym 10791 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 10792 $PACKER_VCC_NET
.sym 10793 cmd_counter[1]
.sym 10794 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 10795 $nextpnr_ICESTORM_LC_4$I3
.sym 10801 state[1]
.sym 10816 delay[8]
.sym 10818 state[0]
.sym 10821 delay[10]
.sym 10824 delay[14]
.sym 10825 delay[11]
.sym 10836 $nextpnr_ICESTORM_LC_4$I3
.sym 10840 state[0]
.sym 10841 state[1]
.sym 10845 delay[8]
.sym 10857 delay[11]
.sym 10863 delay[10]
.sym 10872 delay[14]
.sym 10884 $0\pixel_bit_counter[3:0][2]
.sym 10885 $0\pixel_bit_counter[3:0][3]
.sym 10886 $0\pixel_bit_counter[3:0][0]
.sym 10887 pixel_bit_counter[2]
.sym 10888 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 10889 pixel_bit_counter[0]
.sym 10895 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 10906 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 10907 $0\dc[0:0]
.sym 10911 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 10912 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 10924 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 10925 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 10927 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 10929 $abc$6521$new_n468_
.sym 10930 $abc$6521$logic_or$demo.v:445$181_Y_new_
.sym 10931 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 10932 $abc$6521$new_n471_
.sym 10934 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 10935 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 10940 cmd_counter[0]
.sym 10944 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 10945 $abc$6521$new_n241_
.sym 10952 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 10953 cmd_counter[1]
.sym 10954 $abc$6521$new_n271_
.sym 10956 $abc$6521$new_n471_
.sym 10957 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 10958 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 10962 $abc$6521$logic_or$demo.v:445$181_Y_new_
.sym 10963 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 10964 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 10965 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 10968 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 10970 $abc$6521$new_n471_
.sym 10975 $abc$6521$new_n271_
.sym 10976 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 10981 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 10982 $abc$6521$new_n241_
.sym 10986 cmd_counter[1]
.sym 10987 $abc$6521$new_n468_
.sym 10988 cmd_counter[0]
.sym 10992 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 10993 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 10994 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 10995 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 10998 cmd_counter[0]
.sym 10999 $abc$6521$new_n468_
.sym 11000 cmd_counter[1]
.sym 11005 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5909
.sym 11006 $0\pixel_bit_counter[3:0][1]
.sym 11007 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 11008 pixel_bit_counter[3]
.sym 11009 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 11010 $abc$6521$auto$wreduce.cc:455:run$1075[3]_new_inv_
.sym 11011 $abc$6521$new_n485_
.sym 11012 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 11025 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 11027 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11034 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11037 state[1]
.sym 11046 $abc$6521$new_n523_
.sym 11048 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 11049 $abc$6521$new_n631_
.sym 11050 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11051 $0\scl[0:0]
.sym 11053 $abc$6521$new_n508_
.sym 11054 $abc$6521$procmux$837.B_AND_S[36]_new_
.sym 11055 state[0]
.sym 11058 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 11059 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 11061 $abc$6521$new_n271_
.sym 11063 $abc$6521$auto$wreduce.cc:455:run$1075[1]_new_inv_
.sym 11066 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 11068 $abc$6521$new_n518_
.sym 11069 $abc$6521$new_n246_
.sym 11070 state[1]
.sym 11071 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 11072 $abc$6521$new_n630_
.sym 11073 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 11074 $abc$6521$new_n507_
.sym 11077 $abc$6521$new_n633_
.sym 11079 $abc$6521$new_n523_
.sym 11080 $abc$6521$new_n508_
.sym 11081 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 11082 $abc$6521$new_n507_
.sym 11085 $abc$6521$procmux$837.B_AND_S[36]_new_
.sym 11086 $abc$6521$new_n633_
.sym 11087 $abc$6521$new_n631_
.sym 11088 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 11092 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 11093 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11097 $0\scl[0:0]
.sym 11098 $abc$6521$new_n271_
.sym 11099 $abc$6521$new_n246_
.sym 11100 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 11103 state[0]
.sym 11105 $abc$6521$new_n271_
.sym 11106 state[1]
.sym 11115 state[0]
.sym 11116 state[1]
.sym 11118 $abc$6521$new_n246_
.sym 11121 $abc$6521$new_n630_
.sym 11122 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 11123 $abc$6521$auto$wreduce.cc:455:run$1075[1]_new_inv_
.sym 11124 $abc$6521$new_n518_
.sym 11125 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 11129 $abc$6521$auto$wreduce.cc:455:run$1075[1]_new_inv_
.sym 11130 $abc$6521$new_n561_
.sym 11131 pixel_data[0]
.sym 11132 $abc$6521$new_n638_
.sym 11133 $abc$6521$new_n563_
.sym 11134 pixel_data[8]
.sym 11135 $abc$6521$techmap$shiftx$demo.v:356$160.$7\buffer[15:0][0]_new_
.sym 11140 state[1]
.sym 11142 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 11144 state[0]
.sym 11146 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5296
.sym 11147 $0\scl[0:0]
.sym 11150 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11151 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 11152 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 11157 $abc$6521$new_n636_
.sym 11169 state[1]
.sym 11171 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 11173 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11175 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 11176 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 11177 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 11178 state[0]
.sym 11182 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 11183 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 11184 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 11185 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 11186 $abc$6521$new_n534_
.sym 11187 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 11189 $abc$6521$new_n476_
.sym 11190 $abc$6521$procmux$837.B_AND_S[92]_new_
.sym 11192 $abc$6521$new_n271_
.sym 11194 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11195 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 11197 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 11198 $0\scl[0:0]
.sym 11200 $abc$6521$new_n501_
.sym 11202 $abc$6521$new_n501_
.sym 11205 $abc$6521$new_n534_
.sym 11208 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 11209 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11210 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 11211 $abc$6521$new_n476_
.sym 11214 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 11216 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 11220 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 11221 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 11222 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 11223 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11226 state[1]
.sym 11227 $abc$6521$new_n271_
.sym 11228 state[0]
.sym 11232 $abc$6521$procmux$837.B_AND_S[92]_new_
.sym 11233 $abc$6521$new_n501_
.sym 11234 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 11235 $0\scl[0:0]
.sym 11238 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 11240 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 11241 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 11244 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 11245 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 11246 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 11247 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 11251 $abc$6521$new_n562_
.sym 11252 pixel_data[13]
.sym 11253 $abc$6521$techmap$shiftx$demo.v:356$160.$11\buffer[15:0][0]_new_inv_
.sym 11254 $abc$6521$new_n568_
.sym 11255 $abc$6521$new_n569_
.sym 11256 pixel_data[15]
.sym 11257 pixel_data[9]
.sym 11258 pixel_data[11]
.sym 11263 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 11284 $0\pixel_bit_counter[3:0][1]
.sym 11292 state[1]
.sym 11294 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 11295 $abc$6521$new_n246_
.sym 11300 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 11302 state[0]
.sym 11303 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11304 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11305 $abc$6521$new_n241_
.sym 11308 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 11311 $abc$6521$new_n480_
.sym 11314 $abc$6521$new_n479_
.sym 11316 $0\scl[0:0]
.sym 11325 state[1]
.sym 11326 state[0]
.sym 11328 $abc$6521$new_n246_
.sym 11331 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 11332 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 11333 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 11334 $abc$6521$new_n479_
.sym 11343 $abc$6521$new_n246_
.sym 11344 state[1]
.sym 11345 state[0]
.sym 11346 $abc$6521$new_n241_
.sym 11356 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11358 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 11361 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 11362 $abc$6521$new_n480_
.sym 11363 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11364 $0\scl[0:0]
.sym 11376 $abc$6521$new_n636_
.sym 11377 pixel_data[14]
.sym 11381 pixel_data[6]
.sym 11386 $0\pixel_data[15:0][11]
.sym 11388 param_counter[0]
.sym 11394 $0\pixel_data[15:0][15]
.sym 11403 $0\pixel_data[15:0][13]
.sym 11417 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5302
.sym 11418 state[1]
.sym 11421 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 11423 $0\scl[0:0]
.sym 11425 $abc$6521$new_n271_
.sym 11426 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11429 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 11430 state[0]
.sym 11439 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 11444 CS$SB_IO_OUT
.sym 11450 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11451 $0\scl[0:0]
.sym 11466 state[1]
.sym 11467 state[0]
.sym 11468 $abc$6521$new_n271_
.sym 11472 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 11473 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 11474 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 11478 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 11479 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 11480 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 11481 CS$SB_IO_OUT
.sym 11494 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5302
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11511 CS$SB_IO_OUT
.sym 11513 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5302
.sym 11519 $0\pixel_data[15:0][14]
.sym 11546 $0\scl[0:0]
.sym 11548 SCL$SB_IO_OUT
.sym 11574 SCL$SB_IO_OUT
.sym 11584 $0\scl[0:0]
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 12309 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 12324 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 12337 $abc$6521$sub$demo.v:527$221_Y[2]
.sym 12338 $abc$6521$sub$demo.v:527$221_Y[3]
.sym 12339 $abc$6521$sub$demo.v:527$221_Y[4]
.sym 12340 $abc$6521$sub$demo.v:527$221_Y[5]
.sym 12341 $abc$6521$sub$demo.v:527$221_Y[6]
.sym 12342 $abc$6521$sub$demo.v:527$221_Y[7]
.sym 12356 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 12378 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12379 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 12382 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12384 $PACKER_VCC_NET
.sym 12385 $abc$6521$sub$demo.v:527$221_Y[0]
.sym 12386 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12388 $abc$6521$new_n250_
.sym 12389 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[4]_new_
.sym 12392 $abc$6521$memory\num_params$rdmux[0][0][0]$b$1391[2]_new_inv_
.sym 12395 $abc$6521$new_n263_
.sym 12396 $abc$6521$new_n262_
.sym 12397 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12398 params_left[0]
.sym 12399 $0\dc[0:0]
.sym 12404 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 12405 $abc$6521$sub$demo.v:527$221_Y[4]
.sym 12407 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12411 $PACKER_VCC_NET
.sym 12413 params_left[0]
.sym 12416 $abc$6521$new_n262_
.sym 12417 $abc$6521$memory\num_params$rdmux[0][0][0]$b$1391[2]_new_inv_
.sym 12419 $0\dc[0:0]
.sym 12422 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12423 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12424 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12425 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12428 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12429 $abc$6521$new_n250_
.sym 12430 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12431 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12434 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12435 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12436 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12437 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12440 $abc$6521$sub$demo.v:527$221_Y[0]
.sym 12441 $abc$6521$new_n263_
.sym 12442 $abc$6521$new_n262_
.sym 12443 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 12452 $abc$6521$sub$demo.v:527$221_Y[4]
.sym 12453 $abc$6521$new_n250_
.sym 12454 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[4]_new_
.sym 12455 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 12456 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 12457 CLK$SB_IO_IN_$glb_clk
.sym 12463 $abc$6521$sub$demo.v:527$221_Y[8]
.sym 12464 $abc$6521$sub$demo.v:527$221_Y[9]
.sym 12465 $abc$6521$sub$demo.v:527$221_Y[10]
.sym 12466 $abc$6521$sub$demo.v:527$221_Y[11]
.sym 12467 $abc$6521$sub$demo.v:527$221_Y[12]
.sym 12468 $abc$6521$sub$demo.v:527$221_Y[13]
.sym 12469 params_left[9]
.sym 12470 $abc$6521$new_n237_
.sym 12479 $abc$6521$procmux$745.B_AND_S[16]_new_
.sym 12484 $PACKER_VCC_NET
.sym 12509 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12517 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12528 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 12541 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12542 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12543 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12544 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 12551 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12554 cmd_counter[0]
.sym 12559 $0\dc[0:0]
.sym 12560 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[13]_new_
.sym 12562 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[2]_new_
.sym 12563 cmd_counter[1]
.sym 12570 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12579 cmd_counter[0]
.sym 12581 cmd_counter[1]
.sym 12585 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[13]_new_
.sym 12586 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12587 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 12588 $0\dc[0:0]
.sym 12593 $0\dc[0:0]
.sym 12594 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 12598 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12599 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12600 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12603 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12604 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12605 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12606 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12609 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12610 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 12612 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12615 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12618 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[2]_new_
.sym 12622 params_left[11]
.sym 12623 $abc$6521$new_n393_
.sym 12624 $abc$6521$new_n352_
.sym 12625 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 12626 $abc$6521$new_n398_
.sym 12627 params_left[13]
.sym 12628 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12629 params_left[12]
.sym 12636 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[1]_new_
.sym 12637 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 12642 $abc$6521$new_n250_
.sym 12649 cmd_counter[1]
.sym 12655 $PACKER_VCC_NET
.sym 12663 $PACKER_VCC_NET
.sym 12665 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 12666 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 12668 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 12673 $PACKER_VCC_NET
.sym 12677 cmd_counter[0]
.sym 12678 cmd_counter[1]
.sym 12683 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 12689 cmd_counter[2]
.sym 12690 cmd_counter[3]
.sym 12691 cmd_counter[4]
.sym 12695 $nextpnr_ICESTORM_LC_14$O
.sym 12697 cmd_counter[0]
.sym 12701 $auto$alumacc.cc:474:replace_alu$1174.C[2]
.sym 12703 cmd_counter[1]
.sym 12704 $PACKER_VCC_NET
.sym 12707 $auto$alumacc.cc:474:replace_alu$1174.C[3]
.sym 12709 cmd_counter[2]
.sym 12710 $PACKER_VCC_NET
.sym 12711 $auto$alumacc.cc:474:replace_alu$1174.C[2]
.sym 12713 $auto$alumacc.cc:474:replace_alu$1174.C[4]
.sym 12715 cmd_counter[3]
.sym 12716 $PACKER_VCC_NET
.sym 12717 $auto$alumacc.cc:474:replace_alu$1174.C[3]
.sym 12721 cmd_counter[4]
.sym 12722 $PACKER_VCC_NET
.sym 12723 $auto$alumacc.cc:474:replace_alu$1174.C[4]
.sym 12726 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 12729 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 12733 $PACKER_VCC_NET
.sym 12735 cmd_counter[0]
.sym 12738 cmd_counter[0]
.sym 12740 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 12742 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12745 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[2]_new_
.sym 12746 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 12747 $abc$6521$new_n276_
.sym 12748 $abc$6521$new_n621_
.sym 12749 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 12750 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 12751 $abc$6521$new_n278_
.sym 12752 $abc$6521$new_n620_
.sym 12759 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 12762 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 12766 $abc$6521$new_n393_
.sym 12767 $PACKER_VCC_NET
.sym 12769 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 12774 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 12776 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 12787 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12788 $abc$6521$new_n271_
.sym 12790 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 12792 cmd_counter[0]
.sym 12793 $abc$6521$new_n271_
.sym 12795 cmd_counter[4]
.sym 12796 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12797 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12799 cmd_counter[2]
.sym 12800 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12801 cmd_counter[3]
.sym 12803 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12806 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12807 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12811 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12812 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12813 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5999
.sym 12817 cmd_counter[1]
.sym 12820 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12821 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12822 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12825 $abc$6521$new_n271_
.sym 12826 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12827 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 12828 cmd_counter[2]
.sym 12831 cmd_counter[3]
.sym 12832 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12833 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 12834 $abc$6521$new_n271_
.sym 12837 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12838 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12843 cmd_counter[1]
.sym 12844 $abc$6521$new_n271_
.sym 12845 cmd_counter[0]
.sym 12846 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12849 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12850 cmd_counter[4]
.sym 12851 $abc$6521$new_n271_
.sym 12852 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 12855 cmd_counter[0]
.sym 12856 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 12857 $abc$6521$new_n271_
.sym 12858 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 12862 cmd_counter[1]
.sym 12865 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5999
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 12869 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 12870 $abc$6521$auto$wreduce.cc:455:run$1073[3]_new_inv_
.sym 12871 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 12872 $abc$6521$new_n288_
.sym 12873 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 12874 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 12875 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[1]_new_
.sym 12880 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 12881 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 12882 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12886 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12888 $PACKER_VCC_NET
.sym 12892 $abc$6521$new_n518_
.sym 12894 $0\pixel_bit_counter[3:0][1]
.sym 12895 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 12896 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 12897 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 12909 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 12910 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12911 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12912 $abc$6521$new_n621_
.sym 12914 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12915 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 12918 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12919 $abc$6521$new_n276_
.sym 12921 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12923 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 12925 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 12928 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 12930 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[6]_new_inv_
.sym 12931 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 12932 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[1]_new_
.sym 12934 $abc$6521$new_n378_
.sym 12938 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 12942 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 12944 $abc$6521$new_n378_
.sym 12948 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12949 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12950 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 12951 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12954 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 12955 $abc$6521$new_n621_
.sym 12956 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 12960 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[6]_new_inv_
.sym 12962 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12966 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 12967 $abc$6521$new_n276_
.sym 12972 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 12973 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 12974 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 12975 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 12978 $abc$6521$new_n378_
.sym 12979 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[1]_new_
.sym 12980 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 12981 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 12984 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 12985 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 12986 $abc$6521$new_n276_
.sym 12992 $abc$6521$new_n318_
.sym 12993 $abc$6521$new_n330_
.sym 12994 $abc$6521$new_n329_
.sym 12995 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 12996 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6136
.sym 12997 $abc$6521$new_n518_
.sym 12998 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13006 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 13011 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 13012 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 13015 $abc$6521$auto$wreduce.cc:455:run$1073[3]_new_inv_
.sym 13017 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 13018 $0\pixel_data[15:0][12]
.sym 13022 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13024 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 13026 $0\pixel_data[15:0][10]
.sym 13039 $PACKER_VCC_NET
.sym 13042 $0\pixel_bit_counter[3:0][2]
.sym 13043 pixel_bit_counter[3]
.sym 13045 $PACKER_VCC_NET
.sym 13047 pixel_bit_counter[0]
.sym 13053 pixel_bit_counter[2]
.sym 13058 pixel_bit_counter[1]
.sym 13059 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13062 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13063 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13064 $nextpnr_ICESTORM_LC_10$O
.sym 13067 pixel_bit_counter[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$1177.C[2]
.sym 13072 $PACKER_VCC_NET
.sym 13073 pixel_bit_counter[1]
.sym 13076 $auto$alumacc.cc:474:replace_alu$1177.C[3]
.sym 13078 pixel_bit_counter[2]
.sym 13079 $PACKER_VCC_NET
.sym 13080 $auto$alumacc.cc:474:replace_alu$1177.C[2]
.sym 13084 pixel_bit_counter[3]
.sym 13085 $PACKER_VCC_NET
.sym 13086 $auto$alumacc.cc:474:replace_alu$1177.C[3]
.sym 13089 pixel_bit_counter[0]
.sym 13090 $PACKER_VCC_NET
.sym 13095 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13102 $0\pixel_bit_counter[3:0][2]
.sym 13108 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13111 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 13115 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 13116 pixel_bit_counter[1]
.sym 13117 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13119 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 13121 $abc$6521$new_n319_
.sym 13135 $abc$6521$new_n318_
.sym 13142 $abc$6521$new_n485_
.sym 13146 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5909
.sym 13147 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13148 $0\pixel_bit_counter[3:0][1]
.sym 13157 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5909
.sym 13159 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13160 $abc$6521$auto$wreduce.cc:455:run$1075[3]_new_inv_
.sym 13161 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13167 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 13169 $0\dc[0:0]
.sym 13170 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13174 DC$SB_IO_OUT
.sym 13175 $abc$6521$auto$wreduce.cc:455:run$1073[3]_new_inv_
.sym 13177 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 13180 $0\pixel_bit_counter[3:0][1]
.sym 13181 pixel_bit_counter[1]
.sym 13182 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13183 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 13185 $abc$6521$new_n485_
.sym 13188 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13190 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13194 pixel_bit_counter[1]
.sym 13201 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 13203 $0\dc[0:0]
.sym 13209 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13212 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 13213 DC$SB_IO_OUT
.sym 13215 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 13219 $0\pixel_bit_counter[3:0][1]
.sym 13220 $abc$6521$new_n485_
.sym 13221 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13224 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13226 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13230 DC$SB_IO_OUT
.sym 13231 $abc$6521$auto$wreduce.cc:455:run$1073[3]_new_inv_
.sym 13232 $abc$6521$auto$wreduce.cc:455:run$1075[3]_new_inv_
.sym 13233 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 13234 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5909
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 pixel_data[2]
.sym 13238 $0\pixel_data[15:0][12]
.sym 13239 $0\pixel_data[15:0][0]
.sym 13240 $abc$6521$new_n337_
.sym 13241 $0\pixel_data[15:0][1]
.sym 13242 $abc$6521$new_n336_
.sym 13243 pixel_data[10]
.sym 13244 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 13245 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13253 $0\pixel_bit_counter[3:0][1]
.sym 13259 param_counter[1]
.sym 13261 $abc$6521$new_n308_
.sym 13263 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13265 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 13271 DC$SB_IO_OUT
.sym 13272 $0\pixel_data[15:0][12]
.sym 13278 $abc$6521$new_n562_
.sym 13279 $0\pixel_bit_counter[3:0][1]
.sym 13280 $abc$6521$new_n561_
.sym 13282 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13287 $0\pixel_bit_counter[3:0][1]
.sym 13288 $abc$6521$techmap$shiftx$demo.v:356$160.$11\buffer[15:0][0]_new_inv_
.sym 13289 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13290 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13291 $abc$6521$new_n563_
.sym 13292 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13294 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 13296 $0\pixel_data[15:0][0]
.sym 13297 pixel_data[0]
.sym 13300 pixel_data[10]
.sym 13302 pixel_data[2]
.sym 13306 $abc$6521$new_n636_
.sym 13307 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13308 pixel_data[8]
.sym 13309 $abc$6521$techmap$shiftx$demo.v:356$160.$7\buffer[15:0][0]_new_
.sym 13311 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13313 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13317 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13318 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 13319 $0\pixel_bit_counter[3:0][1]
.sym 13323 pixel_data[10]
.sym 13324 $0\pixel_bit_counter[3:0][1]
.sym 13325 $abc$6521$new_n562_
.sym 13326 pixel_data[8]
.sym 13332 $0\pixel_data[15:0][0]
.sym 13335 $abc$6521$techmap$shiftx$demo.v:356$160.$7\buffer[15:0][0]_new_
.sym 13336 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 13337 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 13338 $abc$6521$techmap$shiftx$demo.v:356$160.$11\buffer[15:0][0]_new_inv_
.sym 13341 pixel_data[0]
.sym 13342 $0\pixel_bit_counter[3:0][1]
.sym 13343 pixel_data[2]
.sym 13344 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 13347 $0\pixel_data[15:0][0]
.sym 13353 $abc$6521$new_n636_
.sym 13354 $abc$6521$new_n563_
.sym 13355 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13356 $abc$6521$new_n561_
.sym 13357 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 $abc$6521$new_n639_
.sym 13361 $abc$6521$new_n640_
.sym 13362 pixel_data[5]
.sym 13363 pixel_data[3]
.sym 13364 pixel_data[1]
.sym 13365 $0\pixel_data[15:0][10]
.sym 13366 $abc$6521$new_n308_
.sym 13367 $abc$6521$new_n307_
.sym 13377 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 13378 $0\pixel_data[15:0][13]
.sym 13382 $abc$6521$new_n638_
.sym 13391 $0\pixel_bit_counter[3:0][1]
.sym 13404 $0\pixel_data[15:0][15]
.sym 13405 $0\pixel_data[15:0][1]
.sym 13406 $0\pixel_data[15:0][11]
.sym 13407 pixel_data[9]
.sym 13410 pixel_data[13]
.sym 13412 $abc$6521$new_n568_
.sym 13414 $abc$6521$new_n485_
.sym 13417 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13418 $abc$6521$new_n640_
.sym 13420 $0\pixel_bit_counter[3:0][1]
.sym 13422 pixel_data[15]
.sym 13423 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13425 $abc$6521$new_n562_
.sym 13426 $0\pixel_data[15:0][13]
.sym 13429 $abc$6521$new_n569_
.sym 13432 pixel_data[11]
.sym 13434 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 13436 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13443 $0\pixel_data[15:0][13]
.sym 13446 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 13447 $abc$6521$new_n569_
.sym 13448 $abc$6521$new_n568_
.sym 13449 $abc$6521$new_n640_
.sym 13452 $0\pixel_bit_counter[3:0][1]
.sym 13453 pixel_data[9]
.sym 13454 $abc$6521$new_n562_
.sym 13455 pixel_data[11]
.sym 13458 pixel_data[13]
.sym 13459 $0\pixel_bit_counter[3:0][1]
.sym 13460 $abc$6521$new_n485_
.sym 13461 pixel_data[15]
.sym 13464 $0\pixel_data[15:0][15]
.sym 13470 $0\pixel_data[15:0][1]
.sym 13478 $0\pixel_data[15:0][11]
.sym 13480 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13483 pixel_data[7]
.sym 13485 $abc$6521$new_n635_
.sym 13486 pixel_data[4]
.sym 13488 pixel_data[12]
.sym 13513 $0\pixel_data[15:0][10]
.sym 13529 $0\pixel_bit_counter[3:0][1]
.sym 13537 $0\pixel_data[15:0][14]
.sym 13539 pixel_data[6]
.sym 13542 $abc$6521$new_n635_
.sym 13543 pixel_data[14]
.sym 13569 $abc$6521$new_n635_
.sym 13570 pixel_data[14]
.sym 13571 pixel_data[6]
.sym 13572 $0\pixel_bit_counter[3:0][1]
.sym 13578 $0\pixel_data[15:0][14]
.sym 13602 $0\pixel_data[15:0][14]
.sym 13603 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13620 $0\pixel_data[15:0][15]
.sym 14444 $abc$6521$new_n236_
.sym 14446 params_left[5]
.sym 14447 params_left[7]
.sym 14448 params_left[3]
.sym 14449 params_left[2]
.sym 14451 params_left[6]
.sym 14488 $PACKER_VCC_NET
.sym 14491 params_left[0]
.sym 14493 params_left[4]
.sym 14496 $PACKER_VCC_NET
.sym 14504 params_left[5]
.sym 14505 params_left[7]
.sym 14506 params_left[3]
.sym 14507 params_left[1]
.sym 14515 params_left[2]
.sym 14517 params_left[6]
.sym 14518 $nextpnr_ICESTORM_LC_9$O
.sym 14520 params_left[0]
.sym 14524 $auto$alumacc.cc:474:replace_alu$1183.C[2]
.sym 14526 $PACKER_VCC_NET
.sym 14527 params_left[1]
.sym 14530 $auto$alumacc.cc:474:replace_alu$1183.C[3]
.sym 14532 $PACKER_VCC_NET
.sym 14533 params_left[2]
.sym 14534 $auto$alumacc.cc:474:replace_alu$1183.C[2]
.sym 14536 $auto$alumacc.cc:474:replace_alu$1183.C[4]
.sym 14538 params_left[3]
.sym 14539 $PACKER_VCC_NET
.sym 14540 $auto$alumacc.cc:474:replace_alu$1183.C[3]
.sym 14542 $auto$alumacc.cc:474:replace_alu$1183.C[5]
.sym 14544 params_left[4]
.sym 14545 $PACKER_VCC_NET
.sym 14546 $auto$alumacc.cc:474:replace_alu$1183.C[4]
.sym 14548 $auto$alumacc.cc:474:replace_alu$1183.C[6]
.sym 14550 params_left[5]
.sym 14551 $PACKER_VCC_NET
.sym 14552 $auto$alumacc.cc:474:replace_alu$1183.C[5]
.sym 14554 $auto$alumacc.cc:474:replace_alu$1183.C[7]
.sym 14556 $PACKER_VCC_NET
.sym 14557 params_left[6]
.sym 14558 $auto$alumacc.cc:474:replace_alu$1183.C[6]
.sym 14560 $auto$alumacc.cc:474:replace_alu$1183.C[8]
.sym 14562 $PACKER_VCC_NET
.sym 14563 params_left[7]
.sym 14564 $auto$alumacc.cc:474:replace_alu$1183.C[7]
.sym 14572 $abc$6521$procmux$745.B_AND_S[1]_new_inv_
.sym 14573 $abc$6521$new_n238_
.sym 14574 params_left[10]
.sym 14576 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 14577 params_left[1]
.sym 14578 params_left[8]
.sym 14579 $abc$6521$auto$simplemap.cc:168:logic_reduce$2669[0]_new_inv_
.sym 14588 $PACKER_VCC_NET
.sym 14622 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5534
.sym 14627 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14644 $auto$alumacc.cc:474:replace_alu$1183.C[8]
.sym 14649 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14656 params_left[12]
.sym 14657 params_left[11]
.sym 14659 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 14662 params_left[13]
.sym 14667 params_left[10]
.sym 14670 $PACKER_VCC_NET
.sym 14671 params_left[8]
.sym 14674 $abc$6521$sub$demo.v:527$221_Y[9]
.sym 14676 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 14678 $PACKER_VCC_NET
.sym 14679 params_left[9]
.sym 14681 $auto$alumacc.cc:474:replace_alu$1183.C[9]
.sym 14683 $PACKER_VCC_NET
.sym 14684 params_left[8]
.sym 14685 $auto$alumacc.cc:474:replace_alu$1183.C[8]
.sym 14687 $auto$alumacc.cc:474:replace_alu$1183.C[10]
.sym 14689 $PACKER_VCC_NET
.sym 14690 params_left[9]
.sym 14691 $auto$alumacc.cc:474:replace_alu$1183.C[9]
.sym 14693 $auto$alumacc.cc:474:replace_alu$1183.C[11]
.sym 14695 $PACKER_VCC_NET
.sym 14696 params_left[10]
.sym 14697 $auto$alumacc.cc:474:replace_alu$1183.C[10]
.sym 14699 $auto$alumacc.cc:474:replace_alu$1183.C[12]
.sym 14701 $PACKER_VCC_NET
.sym 14702 params_left[11]
.sym 14703 $auto$alumacc.cc:474:replace_alu$1183.C[11]
.sym 14705 $auto$alumacc.cc:474:replace_alu$1183.C[13]
.sym 14707 params_left[12]
.sym 14708 $PACKER_VCC_NET
.sym 14709 $auto$alumacc.cc:474:replace_alu$1183.C[12]
.sym 14713 params_left[13]
.sym 14714 $PACKER_VCC_NET
.sym 14715 $auto$alumacc.cc:474:replace_alu$1183.C[13]
.sym 14718 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14719 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 14720 $abc$6521$sub$demo.v:527$221_Y[9]
.sym 14724 params_left[11]
.sym 14725 params_left[10]
.sym 14726 params_left[12]
.sym 14727 params_left[13]
.sym 14728 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 bit_counter[1]
.sym 14735 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5534
.sym 14736 $0\bit_counter[2:0][1]
.sym 14751 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 14759 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14761 params_left[0]
.sym 14774 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 14775 $abc$6521$new_n621_
.sym 14776 $abc$6521$sub$demo.v:527$221_Y[12]
.sym 14777 $abc$6521$sub$demo.v:527$221_Y[13]
.sym 14778 cmd_counter[0]
.sym 14783 $abc$6521$sub$demo.v:527$221_Y[11]
.sym 14784 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 14785 $PACKER_VCC_NET
.sym 14786 $abc$6521$new_n278_
.sym 14787 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 14790 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 14791 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 14792 $abc$6521$new_n398_
.sym 14794 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14796 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14799 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 14800 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14807 $abc$6521$sub$demo.v:527$221_Y[11]
.sym 14808 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14811 $abc$6521$new_n621_
.sym 14812 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 14814 $abc$6521$new_n398_
.sym 14818 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 14819 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 14820 $abc$6521$new_n278_
.sym 14823 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14824 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14830 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 14831 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14832 $abc$6521$new_n278_
.sym 14835 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14836 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 14837 $abc$6521$sub$demo.v:527$221_Y[13]
.sym 14841 cmd_counter[0]
.sym 14843 $PACKER_VCC_NET
.sym 14847 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14848 $abc$6521$sub$demo.v:527$221_Y[12]
.sym 14850 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 14851 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14855 $abc$6521$new_n316_
.sym 14856 $abc$6521$new_n366_
.sym 14857 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 14858 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 14859 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2452[3]_new_inv_
.sym 14860 $abc$6521$new_n350_
.sym 14861 data[3]
.sym 14868 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 14870 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 14883 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 14884 $0\bit_counter[2:0][1]
.sym 14887 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 14888 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 14895 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 14896 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 14897 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14898 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 14899 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14900 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 14901 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14903 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 14904 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14905 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14906 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 14907 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14908 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 14909 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14910 $abc$6521$new_n620_
.sym 14925 $abc$6521$new_n278_
.sym 14928 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14929 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14930 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14931 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14934 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 14935 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 14936 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14937 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 14940 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14941 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 14942 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 14943 $abc$6521$new_n278_
.sym 14947 $abc$6521$new_n620_
.sym 14948 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 14949 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14952 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14954 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14955 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14959 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14960 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 14964 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14965 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 14970 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 14971 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 14972 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 14973 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 14977 $abc$6521$new_n369_
.sym 14978 data[6]
.sym 14979 $abc$6521$new_n339_
.sym 14980 $abc$6521$procmux$778.B_AND_S[6]_new_
.sym 14981 $abc$6521$procmux$778.B_AND_S[15]_new_
.sym 14982 $abc$6521$new_n376_
.sym 14983 $abc$6521$procmux$778.B_AND_S[14]_new_
.sym 14984 data[1]
.sym 14991 $0\pixel_data[15:0][10]
.sym 15008 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 15022 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 15026 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 15027 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 15028 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 15029 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 15030 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 15035 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 15036 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 15038 $abc$6521$new_n288_
.sym 15039 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 15040 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 15043 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 15044 $0\bit_counter[2:0][1]
.sym 15046 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 15051 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 15052 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 15053 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 15057 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 15058 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 15064 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 15065 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 15066 $0\bit_counter[2:0][1]
.sym 15069 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 15070 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 15072 $abc$6521$new_n288_
.sym 15075 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 15076 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 15078 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 15081 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 15082 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 15083 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 15084 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 15087 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 15088 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 15090 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 15093 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 15094 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 15095 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 15096 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 15102 param_counter[2]
.sym 15103 param_counter[3]
.sym 15104 param_counter[4]
.sym 15105 param_counter[5]
.sym 15106 param_counter[6]
.sym 15107 param_counter[0]
.sym 15126 $0\pixel_data[15:0][11]
.sym 15127 param_counter[5]
.sym 15128 $0\pixel_data[15:0][0]
.sym 15129 param_counter[6]
.sym 15131 param_counter[0]
.sym 15132 $0\pixel_data[15:0][1]
.sym 15142 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 15143 $abc$6521$new_n330_
.sym 15144 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 15145 $0\pixel_bit_counter[3:0][0]
.sym 15147 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 15148 $abc$6521$new_n319_
.sym 15149 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 15150 $abc$6521$new_n308_
.sym 15156 $0\bit_counter[2:0][1]
.sym 15157 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 15159 $0\pixel_data[15:0][12]
.sym 15160 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 15161 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 15162 param_counter[5]
.sym 15163 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 15164 param_counter[0]
.sym 15165 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 15168 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 15169 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 15171 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 15180 $abc$6521$new_n319_
.sym 15182 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 15183 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 15187 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 15188 $0\pixel_data[15:0][12]
.sym 15189 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 15192 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 15193 $abc$6521$new_n330_
.sym 15194 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 15198 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 15199 param_counter[0]
.sym 15200 $abc$6521$new_n308_
.sym 15201 param_counter[5]
.sym 15204 param_counter[0]
.sym 15207 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 15210 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 15211 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 15212 $0\bit_counter[2:0][1]
.sym 15213 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 15219 $0\pixel_bit_counter[3:0][0]
.sym 15220 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 param_counter[1]
.sym 15224 $abc$6521$memory\params$rdmux[0][2][0]$a$1660[0]_new_inv_
.sym 15225 $abc$6521$new_n310_
.sym 15226 $abc$6521$new_n322_
.sym 15227 $abc$6521$new_n293_
.sym 15228 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 15229 $abc$6521$new_n327_
.sym 15230 $0\pixel_data[15:0][11]
.sym 15231 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 15236 $abc$6521$new_n308_
.sym 15247 param_counter[2]
.sym 15250 $abc$6521$new_n329_
.sym 15251 param_counter[4]
.sym 15252 $0\pixel_data[15:0][14]
.sym 15255 param_counter[6]
.sym 15265 $0\pixel_bit_counter[3:0][1]
.sym 15266 param_counter[2]
.sym 15270 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 15271 param_counter[0]
.sym 15275 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 15279 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 15280 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 15286 DC$SB_IO_OUT
.sym 15288 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 15291 $0\pixel_bit_counter[3:0][3]
.sym 15294 $0\pixel_data[15:0][13]
.sym 15297 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 15299 param_counter[2]
.sym 15303 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 15304 DC$SB_IO_OUT
.sym 15306 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 15310 $0\pixel_bit_counter[3:0][1]
.sym 15316 $0\pixel_bit_counter[3:0][3]
.sym 15329 param_counter[0]
.sym 15330 param_counter[2]
.sym 15339 $0\pixel_data[15:0][13]
.sym 15340 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 15342 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 15343 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$6521$new_n334_
.sym 15347 $abc$6521$new_n618_
.sym 15348 $abc$6521$new_n326_
.sym 15349 $abc$6521$new_n335_
.sym 15350 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[4]_new_inv_
.sym 15351 $abc$6521$new_n321_
.sym 15352 $0\pixel_data[15:0][13]
.sym 15353 $abc$6521$new_n375_
.sym 15362 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 15370 $abc$6521$new_n310_
.sym 15375 param_counter[2]
.sym 15376 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6136
.sym 15377 param_counter[3]
.sym 15380 $0\pixel_data[15:0][11]
.sym 15387 param_counter[1]
.sym 15392 $0\pixel_data[15:0][10]
.sym 15395 param_counter[1]
.sym 15397 $abc$6521$new_n310_
.sym 15399 param_counter[6]
.sym 15400 $abc$6521$new_n336_
.sym 15401 param_counter[0]
.sym 15407 param_counter[2]
.sym 15408 $abc$6521$new_n336_
.sym 15409 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[1]_new_inv_
.sym 15411 param_counter[4]
.sym 15412 $abc$6521$new_n618_
.sym 15414 $abc$6521$new_n337_
.sym 15415 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[4]_new_inv_
.sym 15416 $abc$6521$new_n615_
.sym 15418 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 15423 $0\pixel_data[15:0][10]
.sym 15426 param_counter[6]
.sym 15428 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[4]_new_inv_
.sym 15429 $abc$6521$new_n336_
.sym 15432 $abc$6521$new_n618_
.sym 15434 $abc$6521$new_n615_
.sym 15435 param_counter[6]
.sym 15438 param_counter[0]
.sym 15439 param_counter[1]
.sym 15440 $abc$6521$new_n310_
.sym 15441 param_counter[2]
.sym 15445 param_counter[6]
.sym 15446 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[1]_new_inv_
.sym 15447 $abc$6521$new_n336_
.sym 15450 param_counter[4]
.sym 15451 $abc$6521$new_n337_
.sym 15452 param_counter[6]
.sym 15453 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 15459 $0\pixel_data[15:0][10]
.sym 15462 param_counter[1]
.sym 15464 param_counter[0]
.sym 15466 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15469 $abc$6521$new_n356_
.sym 15470 $abc$6521$new_n361_
.sym 15471 $0\pixel_data[15:0][14]
.sym 15472 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[4]_new_inv_
.sym 15473 $abc$6521$new_n364_
.sym 15474 $abc$6521$new_n615_
.sym 15475 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[1]_new_inv_
.sym 15476 $abc$6521$new_n387_
.sym 15495 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 15500 param_counter[1]
.sym 15510 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 15516 $abc$6521$new_n308_
.sym 15518 pixel_data[7]
.sym 15520 pixel_data[5]
.sym 15521 $0\pixel_bit_counter[3:0][1]
.sym 15522 $0\pixel_data[15:0][1]
.sym 15523 param_counter[4]
.sym 15524 $0\pixel_data[15:0][13]
.sym 15526 $abc$6521$new_n356_
.sym 15527 param_counter[6]
.sym 15529 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 15530 $abc$6521$new_n310_
.sym 15534 $abc$6521$new_n639_
.sym 15536 param_counter[0]
.sym 15537 pixel_data[3]
.sym 15538 pixel_data[1]
.sym 15540 $0\pixel_data[15:0][11]
.sym 15541 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 15543 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 15544 pixel_data[1]
.sym 15545 $0\pixel_bit_counter[3:0][1]
.sym 15546 pixel_data[5]
.sym 15549 $abc$6521$new_n639_
.sym 15550 $0\pixel_bit_counter[3:0][1]
.sym 15551 pixel_data[7]
.sym 15552 pixel_data[3]
.sym 15556 $0\pixel_data[15:0][13]
.sym 15563 $0\pixel_data[15:0][11]
.sym 15570 $0\pixel_data[15:0][1]
.sym 15573 param_counter[0]
.sym 15574 $abc$6521$new_n356_
.sym 15576 $abc$6521$new_n308_
.sym 15579 $abc$6521$new_n310_
.sym 15580 param_counter[6]
.sym 15581 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 15585 param_counter[6]
.sym 15586 param_counter[4]
.sym 15587 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 15588 $abc$6521$new_n308_
.sym 15589 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 $abc$6521$new_n362_
.sym 15593 $abc$6521$new_n363_
.sym 15594 $abc$6521$new_n312_
.sym 15595 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 15596 $abc$6521$new_n314_
.sym 15597 $abc$6521$new_n313_
.sym 15598 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[0]_new_inv_
.sym 15599 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 15636 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 15640 $0\pixel_data[15:0][15]
.sym 15643 $0\pixel_data[15:0][12]
.sym 15644 $0\pixel_bit_counter[3:0][1]
.sym 15652 pixel_data[4]
.sym 15662 pixel_data[12]
.sym 15669 $0\pixel_data[15:0][15]
.sym 15678 $0\pixel_bit_counter[3:0][1]
.sym 15679 pixel_data[4]
.sym 15680 pixel_data[12]
.sym 15681 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 15686 $0\pixel_data[15:0][12]
.sym 15696 $0\pixel_data[15:0][12]
.sym 15712 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574_$glb_ce
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 16558 $PACKER_VCC_NET
.sym 16568 param_counter[2]
.sym 16575 param_counter[5]
.sym 16577 param_counter[6]
.sym 16597 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16599 params_left[3]
.sym 16600 $abc$6521$sub$demo.v:527$221_Y[5]
.sym 16601 $abc$6521$sub$demo.v:527$221_Y[6]
.sym 16605 $abc$6521$sub$demo.v:527$221_Y[2]
.sym 16606 $abc$6521$sub$demo.v:527$221_Y[3]
.sym 16608 params_left[2]
.sym 16610 $abc$6521$sub$demo.v:527$221_Y[7]
.sym 16613 $abc$6521$procmux$745.B_AND_S[16]_new_
.sym 16621 params_left[5]
.sym 16624 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16625 params_left[4]
.sym 16628 params_left[2]
.sym 16629 params_left[5]
.sym 16630 params_left[3]
.sym 16631 params_left[4]
.sym 16640 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16641 $abc$6521$sub$demo.v:527$221_Y[5]
.sym 16647 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16649 $abc$6521$sub$demo.v:527$221_Y[7]
.sym 16652 $abc$6521$sub$demo.v:527$221_Y[3]
.sym 16654 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16658 $abc$6521$sub$demo.v:527$221_Y[2]
.sym 16659 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16661 $abc$6521$procmux$745.B_AND_S[16]_new_
.sym 16671 $abc$6521$sub$demo.v:527$221_Y[6]
.sym 16673 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16674 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16675 CLK$SB_IO_IN_$glb_clk
.sym 16683 $0\bit_counter[2:0][2]
.sym 16684 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 16686 $0\bit_counter[2:0][0]
.sym 16687 bit_counter[2]
.sym 16688 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 16724 $PACKER_VCC_NET
.sym 16729 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16730 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 16732 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16735 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 16758 $abc$6521$sub$demo.v:527$221_Y[8]
.sym 16761 params_left[7]
.sym 16764 params_left[9]
.sym 16765 $abc$6521$new_n237_
.sym 16766 $abc$6521$new_n236_
.sym 16767 $abc$6521$new_n238_
.sym 16768 $abc$6521$sub$demo.v:527$221_Y[10]
.sym 16773 params_left[6]
.sym 16774 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16776 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[1]_new_
.sym 16780 $abc$6521$new_n250_
.sym 16782 $abc$6521$procmux$745.B_AND_S[1]_new_inv_
.sym 16784 params_left[0]
.sym 16785 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16787 params_left[1]
.sym 16788 params_left[8]
.sym 16789 $abc$6521$auto$simplemap.cc:168:logic_reduce$2669[0]_new_inv_
.sym 16791 params_left[1]
.sym 16792 params_left[0]
.sym 16793 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16797 params_left[8]
.sym 16798 params_left[9]
.sym 16799 params_left[7]
.sym 16800 params_left[6]
.sym 16803 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16804 $abc$6521$sub$demo.v:527$221_Y[10]
.sym 16815 $abc$6521$auto$simplemap.cc:168:logic_reduce$2669[0]_new_inv_
.sym 16816 $abc$6521$new_n237_
.sym 16817 $abc$6521$new_n238_
.sym 16818 $abc$6521$new_n236_
.sym 16822 $abc$6521$new_n250_
.sym 16823 $abc$6521$procmux$745.B_AND_S[1]_new_inv_
.sym 16824 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[1]_new_
.sym 16827 $abc$6521$sub$demo.v:527$221_Y[8]
.sym 16829 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 16833 params_left[0]
.sym 16834 params_left[1]
.sym 16837 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16841 data[0]
.sym 16847 bit_counter[0]
.sym 16855 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 16866 $0\bit_counter[2:0][1]
.sym 16883 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5534
.sym 16888 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 16894 $0\bit_counter[2:0][1]
.sym 16896 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 16897 bit_counter[1]
.sym 16916 $0\bit_counter[2:0][1]
.sym 16938 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 16941 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 16947 bit_counter[1]
.sym 16960 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5534
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16963 $abc$6521$new_n575_
.sym 16964 $abc$6521$new_n642_
.sym 16965 $abc$6521$new_n381_
.sym 16966 data[2]
.sym 16969 $abc$6521$new_n354_
.sym 16979 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5534
.sym 16988 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 16990 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 16993 param_counter[3]
.sym 16994 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 16996 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17004 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17010 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17012 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[2]_new_
.sym 17013 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 17014 $abc$6521$new_n339_
.sym 17015 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 17017 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 17018 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17019 data[3]
.sym 17021 $abc$6521$new_n316_
.sym 17022 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 17023 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17024 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 17026 $abc$6521$new_n350_
.sym 17028 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 17029 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17030 $abc$6521$new_n352_
.sym 17032 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 17033 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2452[3]_new_inv_
.sym 17034 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 17037 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 17039 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17043 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 17044 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17045 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 17049 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 17050 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[2]_new_
.sym 17051 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17052 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17056 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17057 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17063 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17064 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17067 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 17068 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 17069 $abc$6521$new_n352_
.sym 17070 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 17073 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17075 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2452[3]_new_inv_
.sym 17079 $abc$6521$new_n339_
.sym 17080 $abc$6521$new_n350_
.sym 17081 $abc$6521$new_n316_
.sym 17082 data[3]
.sym 17083 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17086 $abc$6521$procmux$778.B_AND_S[7]_new_
.sym 17087 $abc$6521$new_n574_
.sym 17088 $abc$6521$techmap$shiftx$demo.v:375$164.$4\buffer[7:0][0]_new_
.sym 17089 data[4]
.sym 17090 data[5]
.sym 17091 data[7]
.sym 17093 $abc$6521$shiftx$demo.v:375$164.buffer[0]_new_
.sym 17105 $0\pixel_data[15:0][0]
.sym 17112 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 17113 param_counter[0]
.sym 17114 $PACKER_VCC_NET
.sym 17115 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 17118 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 17119 param_counter[2]
.sym 17121 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5296
.sym 17128 data[6]
.sym 17130 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17131 $0\pixel_data[15:0][14]
.sym 17133 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 17134 data[1]
.sym 17136 $abc$6521$new_n316_
.sym 17138 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 17140 $abc$6521$new_n376_
.sym 17141 $abc$6521$procmux$778.B_AND_S[14]_new_
.sym 17144 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 17146 $abc$6521$procmux$778.B_AND_S[6]_new_
.sym 17147 $0\pixel_data[15:0][1]
.sym 17148 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17149 $0\pixel_data[15:0][11]
.sym 17150 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17151 $abc$6521$new_n369_
.sym 17152 data[6]
.sym 17154 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17155 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 17156 data[7]
.sym 17157 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 17161 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17162 $0\pixel_data[15:0][1]
.sym 17163 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17166 $abc$6521$procmux$778.B_AND_S[6]_new_
.sym 17168 $abc$6521$procmux$778.B_AND_S[14]_new_
.sym 17173 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17174 $0\pixel_data[15:0][11]
.sym 17175 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17178 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 17179 $0\pixel_data[15:0][14]
.sym 17180 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 17181 data[6]
.sym 17184 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 17185 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17186 data[7]
.sym 17187 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 17190 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 17191 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17196 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 17197 data[6]
.sym 17198 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 17199 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 17202 data[1]
.sym 17203 $abc$6521$new_n376_
.sym 17204 $abc$6521$new_n369_
.sym 17205 $abc$6521$new_n316_
.sym 17206 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17210 $abc$6521$new_n648_
.sym 17211 $abc$6521$new_n647_
.sym 17213 $abc$6521$new_n646_
.sym 17214 $abc$6521$new_n645_
.sym 17215 $abc$6521$new_n649_
.sym 17216 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[3]_new_
.sym 17227 $0\pixel_data[15:0][14]
.sym 17230 $abc$6521$new_n329_
.sym 17233 param_counter[4]
.sym 17235 param_counter[5]
.sym 17237 param_counter[6]
.sym 17243 $abc$6521$shiftx$demo.v:375$164.buffer[0]_new_
.sym 17250 param_counter[1]
.sym 17253 param_counter[3]
.sym 17254 param_counter[4]
.sym 17261 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 17265 param_counter[0]
.sym 17271 param_counter[5]
.sym 17274 $PACKER_VCC_NET
.sym 17276 param_counter[2]
.sym 17280 param_counter[6]
.sym 17282 $nextpnr_ICESTORM_LC_12$O
.sym 17285 param_counter[0]
.sym 17288 $auto$alumacc.cc:474:replace_alu$1171.C[2]
.sym 17290 param_counter[1]
.sym 17294 $auto$alumacc.cc:474:replace_alu$1171.C[3]
.sym 17296 param_counter[2]
.sym 17298 $auto$alumacc.cc:474:replace_alu$1171.C[2]
.sym 17300 $auto$alumacc.cc:474:replace_alu$1171.C[4]
.sym 17303 param_counter[3]
.sym 17304 $auto$alumacc.cc:474:replace_alu$1171.C[3]
.sym 17306 $auto$alumacc.cc:474:replace_alu$1171.C[5]
.sym 17309 param_counter[4]
.sym 17310 $auto$alumacc.cc:474:replace_alu$1171.C[4]
.sym 17312 $auto$alumacc.cc:474:replace_alu$1171.C[6]
.sym 17315 param_counter[5]
.sym 17316 $auto$alumacc.cc:474:replace_alu$1171.C[5]
.sym 17320 param_counter[6]
.sym 17322 $auto$alumacc.cc:474:replace_alu$1171.C[6]
.sym 17327 $PACKER_VCC_NET
.sym 17328 param_counter[0]
.sym 17329 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17333 $abc$6521$new_n341_
.sym 17334 $abc$6521$new_n298_
.sym 17335 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[7]_new_inv_
.sym 17336 $abc$6521$new_n614_
.sym 17339 MOSI$SB_IO_OUT
.sym 17350 param_counter[2]
.sym 17352 param_counter[3]
.sym 17356 $0\pixel_data[15:0][15]
.sym 17357 param_counter[2]
.sym 17359 param_counter[3]
.sym 17362 $0\pixel_data[15:0][11]
.sym 17363 param_counter[5]
.sym 17364 param_counter[1]
.sym 17365 param_counter[6]
.sym 17367 param_counter[0]
.sym 17373 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 17375 param_counter[2]
.sym 17377 param_counter[4]
.sym 17378 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 17381 param_counter[1]
.sym 17383 $abc$6521$new_n310_
.sym 17384 param_counter[3]
.sym 17385 param_counter[4]
.sym 17386 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 17387 param_counter[6]
.sym 17388 param_counter[0]
.sym 17391 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6136
.sym 17395 param_counter[5]
.sym 17396 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17398 $abc$6521$new_n341_
.sym 17399 $abc$6521$new_n298_
.sym 17409 param_counter[1]
.sym 17412 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 17413 param_counter[3]
.sym 17414 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17415 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 17418 param_counter[4]
.sym 17420 param_counter[3]
.sym 17424 param_counter[4]
.sym 17425 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 17426 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 17427 param_counter[3]
.sym 17430 param_counter[4]
.sym 17432 param_counter[3]
.sym 17436 param_counter[1]
.sym 17437 param_counter[0]
.sym 17439 param_counter[2]
.sym 17442 param_counter[0]
.sym 17443 $abc$6521$new_n298_
.sym 17444 param_counter[5]
.sym 17445 param_counter[1]
.sym 17448 param_counter[6]
.sym 17449 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 17450 $abc$6521$new_n310_
.sym 17451 $abc$6521$new_n341_
.sym 17452 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6136
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17455 $abc$6521$memory\params$rdmux[0][3][3]$b$1682[7]_new_
.sym 17456 $abc$6521$new_n290_
.sym 17457 $abc$6521$new_n297_
.sym 17458 $abc$6521$new_n389_
.sym 17459 $abc$6521$new_n373_
.sym 17460 $abc$6521$new_n294_
.sym 17461 $0\pixel_data[15:0][15]
.sym 17462 $abc$6521$new_n292_
.sym 17467 param_counter[1]
.sym 17472 MOSI$SB_IO_OUT
.sym 17480 $abc$6521$new_n310_
.sym 17481 param_counter[3]
.sym 17488 $0\pixel_data[15:0][14]
.sym 17498 $abc$6521$new_n298_
.sym 17499 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[4]_new_inv_
.sym 17500 param_counter[2]
.sym 17501 $abc$6521$new_n321_
.sym 17502 $abc$6521$new_n327_
.sym 17504 param_counter[1]
.sym 17505 $abc$6521$memory\params$rdmux[0][2][0]$a$1660[0]_new_inv_
.sym 17506 param_counter[5]
.sym 17507 $abc$6521$new_n322_
.sym 17508 $abc$6521$new_n293_
.sym 17509 $abc$6521$new_n615_
.sym 17510 param_counter[0]
.sym 17511 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17512 param_counter[6]
.sym 17513 $abc$6521$new_n290_
.sym 17514 $abc$6521$new_n326_
.sym 17517 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 17519 param_counter[3]
.sym 17520 param_counter[2]
.sym 17523 $abc$6521$new_n335_
.sym 17524 $abc$6521$new_n617_
.sym 17525 $abc$6521$new_n294_
.sym 17526 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 17527 $abc$6521$new_n307_
.sym 17529 $abc$6521$new_n298_
.sym 17530 param_counter[0]
.sym 17531 param_counter[2]
.sym 17532 param_counter[1]
.sym 17535 $abc$6521$new_n617_
.sym 17536 $abc$6521$new_n615_
.sym 17537 param_counter[5]
.sym 17538 $abc$6521$memory\params$rdmux[0][2][0]$a$1660[0]_new_inv_
.sym 17541 $abc$6521$new_n327_
.sym 17542 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 17543 param_counter[6]
.sym 17544 param_counter[3]
.sym 17547 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 17549 param_counter[1]
.sym 17550 $abc$6521$new_n298_
.sym 17553 $abc$6521$new_n335_
.sym 17554 param_counter[5]
.sym 17555 $abc$6521$new_n322_
.sym 17556 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[4]_new_inv_
.sym 17559 $abc$6521$new_n293_
.sym 17560 $abc$6521$new_n294_
.sym 17561 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 17562 $abc$6521$new_n322_
.sym 17565 $abc$6521$new_n307_
.sym 17566 $abc$6521$new_n290_
.sym 17567 $abc$6521$new_n326_
.sym 17568 $abc$6521$new_n321_
.sym 17571 $abc$6521$new_n293_
.sym 17573 param_counter[2]
.sym 17574 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17578 $abc$6521$new_n372_
.sym 17579 $abc$6521$new_n359_
.sym 17580 $abc$6521$new_n358_
.sym 17581 $abc$6521$new_n296_
.sym 17582 $abc$6521$new_n617_
.sym 17583 $abc$6521$new_n390_
.sym 17584 $abc$6521$new_n357_
.sym 17585 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[0]_new_inv_
.sym 17594 param_counter[5]
.sym 17600 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5308
.sym 17605 param_counter[0]
.sym 17607 param_counter[2]
.sym 17613 param_counter[0]
.sym 17619 $abc$6521$new_n334_
.sym 17620 $abc$6521$new_n361_
.sym 17621 $abc$6521$new_n312_
.sym 17622 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 17623 $abc$6521$new_n364_
.sym 17624 param_counter[4]
.sym 17626 $abc$6521$new_n307_
.sym 17627 $abc$6521$new_n362_
.sym 17628 param_counter[2]
.sym 17629 param_counter[3]
.sym 17632 param_counter[4]
.sym 17633 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[0]_new_inv_
.sym 17634 $abc$6521$new_n375_
.sym 17635 param_counter[6]
.sym 17636 param_counter[1]
.sym 17637 param_counter[0]
.sym 17640 $abc$6521$new_n310_
.sym 17641 $abc$6521$new_n357_
.sym 17642 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17643 $abc$6521$new_n372_
.sym 17645 $abc$6521$new_n358_
.sym 17650 $abc$6521$new_n387_
.sym 17652 $abc$6521$new_n357_
.sym 17653 $abc$6521$new_n361_
.sym 17654 param_counter[6]
.sym 17659 $abc$6521$new_n387_
.sym 17660 $abc$6521$new_n362_
.sym 17661 $abc$6521$new_n364_
.sym 17664 $abc$6521$new_n312_
.sym 17665 $abc$6521$new_n307_
.sym 17666 param_counter[6]
.sym 17667 param_counter[4]
.sym 17670 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 17671 $abc$6521$new_n334_
.sym 17672 param_counter[3]
.sym 17676 param_counter[2]
.sym 17677 $abc$6521$new_n310_
.sym 17678 param_counter[0]
.sym 17679 param_counter[1]
.sym 17682 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[0]_new_inv_
.sym 17683 param_counter[6]
.sym 17684 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 17685 param_counter[4]
.sym 17688 $abc$6521$new_n375_
.sym 17689 $abc$6521$new_n358_
.sym 17690 $abc$6521$new_n334_
.sym 17691 $abc$6521$new_n372_
.sym 17694 param_counter[3]
.sym 17695 param_counter[2]
.sym 17696 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 17704 $abc$6521$new_n345_
.sym 17705 $abc$6521$memory\params$rdmux[0][2][1]$a$1663[1]_new_inv_
.sym 17720 param_counter[4]
.sym 17745 param_counter[1]
.sym 17746 param_counter[2]
.sym 17748 param_counter[3]
.sym 17753 param_counter[1]
.sym 17754 $abc$6521$new_n314_
.sym 17755 $abc$6521$new_n313_
.sym 17757 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 17759 $abc$6521$new_n363_
.sym 17760 param_counter[5]
.sym 17765 param_counter[0]
.sym 17768 param_counter[5]
.sym 17773 param_counter[0]
.sym 17775 param_counter[5]
.sym 17776 param_counter[1]
.sym 17777 $abc$6521$new_n313_
.sym 17778 $abc$6521$new_n363_
.sym 17781 param_counter[0]
.sym 17782 param_counter[3]
.sym 17784 param_counter[2]
.sym 17787 $abc$6521$new_n313_
.sym 17788 param_counter[5]
.sym 17789 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 17790 $abc$6521$new_n314_
.sym 17794 param_counter[0]
.sym 17796 param_counter[1]
.sym 17799 param_counter[5]
.sym 17800 param_counter[0]
.sym 17801 param_counter[3]
.sym 17802 param_counter[1]
.sym 17806 param_counter[0]
.sym 17808 param_counter[3]
.sym 17811 param_counter[3]
.sym 17812 param_counter[0]
.sym 17813 param_counter[2]
.sym 17814 param_counter[1]
.sym 17818 param_counter[2]
.sym 17820 param_counter[1]
.sym 18803 $PACKER_VCC_NET
.sym 18833 $PACKER_VCC_NET
.sym 18851 $PACKER_VCC_NET
.sym 18868 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 18871 $PACKER_VCC_NET
.sym 18872 bit_counter[2]
.sym 18881 bit_counter[0]
.sym 18882 bit_counter[1]
.sym 18884 $0\bit_counter[2:0][2]
.sym 18893 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 18895 $0\bit_counter[2:0][0]
.sym 18898 $nextpnr_ICESTORM_LC_15$O
.sym 18901 bit_counter[0]
.sym 18904 $auto$alumacc.cc:474:replace_alu$1180.C[2]
.sym 18906 bit_counter[1]
.sym 18907 $PACKER_VCC_NET
.sym 18911 bit_counter[2]
.sym 18912 $PACKER_VCC_NET
.sym 18914 $auto$alumacc.cc:474:replace_alu$1180.C[2]
.sym 18920 $0\bit_counter[2:0][2]
.sym 18929 $PACKER_VCC_NET
.sym 18932 bit_counter[0]
.sym 18935 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 18942 $0\bit_counter[2:0][0]
.sym 18945 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18975 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 18976 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 18996 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 18999 $abc$6521$new_n381_
.sym 19006 $abc$6521$new_n316_
.sym 19007 $abc$6521$new_n393_
.sym 19014 data[0]
.sym 19016 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19028 $abc$6521$new_n381_
.sym 19029 data[0]
.sym 19030 $abc$6521$new_n316_
.sym 19031 $abc$6521$new_n393_
.sym 19064 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 19068 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19101 $abc$6521$new_n318_
.sym 19105 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 19113 $abc$6521$new_n316_
.sym 19114 $abc$6521$new_n366_
.sym 19115 data[4]
.sym 19117 data[7]
.sym 19120 $0\pixel_data[15:0][0]
.sym 19121 data[0]
.sym 19123 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19127 data[3]
.sym 19128 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19130 $0\pixel_data[15:0][10]
.sym 19131 data[2]
.sym 19134 $abc$6521$new_n354_
.sym 19135 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 19136 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 19140 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19141 $0\bit_counter[2:0][1]
.sym 19145 data[3]
.sym 19146 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 19147 $0\bit_counter[2:0][1]
.sym 19148 data[7]
.sym 19151 data[4]
.sym 19152 $0\bit_counter[2:0][1]
.sym 19153 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 19154 data[0]
.sym 19157 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19158 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 19160 $0\pixel_data[15:0][0]
.sym 19163 $abc$6521$new_n316_
.sym 19165 data[2]
.sym 19166 $abc$6521$new_n354_
.sym 19181 $abc$6521$new_n366_
.sym 19182 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 19183 $0\pixel_data[15:0][10]
.sym 19184 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19191 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19236 $abc$6521$new_n642_
.sym 19237 $abc$6521$new_n329_
.sym 19238 $0\bit_counter[2:0][1]
.sym 19239 data[5]
.sym 19240 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19243 $abc$6521$new_n575_
.sym 19244 data[6]
.sym 19245 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 19246 data[2]
.sym 19247 $abc$6521$procmux$778.B_AND_S[15]_new_
.sym 19249 $0\pixel_data[15:0][15]
.sym 19250 data[1]
.sym 19251 $abc$6521$procmux$778.B_AND_S[7]_new_
.sym 19252 $abc$6521$new_n316_
.sym 19253 $abc$6521$techmap$shiftx$demo.v:375$164.$4\buffer[7:0][0]_new_
.sym 19254 data[4]
.sym 19257 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 19260 $abc$6521$new_n574_
.sym 19261 $abc$6521$new_n318_
.sym 19262 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19264 data[7]
.sym 19265 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 19268 data[7]
.sym 19269 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 19270 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 19271 $0\pixel_data[15:0][15]
.sym 19274 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 19275 data[5]
.sym 19276 $0\bit_counter[2:0][1]
.sym 19277 data[1]
.sym 19280 data[2]
.sym 19281 $abc$6521$new_n642_
.sym 19282 data[6]
.sym 19283 $0\bit_counter[2:0][1]
.sym 19286 data[4]
.sym 19288 $abc$6521$new_n316_
.sym 19289 $abc$6521$new_n329_
.sym 19293 $abc$6521$new_n316_
.sym 19294 data[5]
.sym 19295 $abc$6521$new_n318_
.sym 19298 $abc$6521$procmux$778.B_AND_S[15]_new_
.sym 19299 $abc$6521$procmux$778.B_AND_S[7]_new_
.sym 19310 $abc$6521$new_n575_
.sym 19311 $abc$6521$techmap$shiftx$demo.v:375$164.$4\buffer[7:0][0]_new_
.sym 19312 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 19313 $abc$6521$new_n574_
.sym 19314 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5440
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19337 $0\pixel_data[15:0][15]
.sym 19350 $abc$6521$new_n638_
.sym 19360 param_counter[2]
.sym 19361 param_counter[3]
.sym 19362 param_counter[4]
.sym 19363 $abc$6521$new_n645_
.sym 19365 param_counter[0]
.sym 19368 param_counter[2]
.sym 19371 param_counter[5]
.sym 19374 param_counter[1]
.sym 19378 $abc$6521$new_n646_
.sym 19381 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[3]_new_
.sym 19383 $abc$6521$new_n648_
.sym 19384 $abc$6521$new_n647_
.sym 19397 $abc$6521$new_n647_
.sym 19398 $abc$6521$new_n646_
.sym 19399 param_counter[3]
.sym 19400 param_counter[5]
.sym 19403 param_counter[1]
.sym 19404 param_counter[0]
.sym 19405 param_counter[4]
.sym 19406 param_counter[2]
.sym 19415 param_counter[2]
.sym 19417 param_counter[4]
.sym 19418 param_counter[0]
.sym 19421 param_counter[2]
.sym 19422 param_counter[4]
.sym 19423 param_counter[0]
.sym 19424 param_counter[1]
.sym 19427 $abc$6521$new_n648_
.sym 19428 $abc$6521$new_n645_
.sym 19429 param_counter[5]
.sym 19430 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[3]_new_
.sym 19434 param_counter[2]
.sym 19435 param_counter[0]
.sym 19436 param_counter[1]
.sym 19470 $abc$6521$new_n296_
.sym 19483 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5296
.sym 19484 $abc$6521$new_n322_
.sym 19487 $abc$6521$new_n649_
.sym 19489 param_counter[1]
.sym 19493 $abc$6521$new_n614_
.sym 19495 $abc$6521$shiftx$demo.v:375$164.buffer[0]_new_
.sym 19500 param_counter[3]
.sym 19501 param_counter[4]
.sym 19502 param_counter[5]
.sym 19503 param_counter[6]
.sym 19504 param_counter[0]
.sym 19507 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 19508 param_counter[3]
.sym 19509 param_counter[4]
.sym 19510 $abc$6521$new_n638_
.sym 19520 $abc$6521$new_n614_
.sym 19521 param_counter[4]
.sym 19522 param_counter[0]
.sym 19523 param_counter[6]
.sym 19527 param_counter[3]
.sym 19529 param_counter[4]
.sym 19532 param_counter[1]
.sym 19534 param_counter[0]
.sym 19535 param_counter[3]
.sym 19538 param_counter[6]
.sym 19539 param_counter[5]
.sym 19540 $abc$6521$new_n649_
.sym 19541 $abc$6521$new_n322_
.sym 19556 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 19557 $abc$6521$new_n638_
.sym 19558 $abc$6521$shiftx$demo.v:375$164.buffer[0]_new_
.sym 19560 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5296
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19591 $0\pixel_data[15:0][15]
.sym 19595 $abc$6521$memory\params$rdmux[0][2][1]$a$1663[1]_new_inv_
.sym 19605 param_counter[5]
.sym 19606 $abc$6521$new_n298_
.sym 19607 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[7]_new_inv_
.sym 19609 param_counter[2]
.sym 19611 param_counter[5]
.sym 19612 $abc$6521$memory\params$rdmux[0][3][3]$b$1682[7]_new_
.sym 19613 param_counter[4]
.sym 19614 $abc$6521$new_n297_
.sym 19615 $abc$6521$new_n335_
.sym 19617 param_counter[6]
.sym 19619 param_counter[0]
.sym 19620 param_counter[1]
.sym 19621 $abc$6521$new_n290_
.sym 19626 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 19628 param_counter[1]
.sym 19630 $abc$6521$new_n296_
.sym 19632 $abc$6521$new_n293_
.sym 19633 $abc$6521$new_n294_
.sym 19635 $abc$6521$new_n292_
.sym 19637 param_counter[0]
.sym 19639 param_counter[1]
.sym 19640 param_counter[2]
.sym 19644 param_counter[4]
.sym 19645 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[7]_new_inv_
.sym 19646 param_counter[6]
.sym 19649 $abc$6521$new_n298_
.sym 19650 $abc$6521$memory\params$rdmux[0][3][3]$b$1682[7]_new_
.sym 19651 param_counter[6]
.sym 19652 param_counter[5]
.sym 19655 param_counter[2]
.sym 19656 param_counter[0]
.sym 19657 param_counter[1]
.sym 19658 $abc$6521$new_n298_
.sym 19661 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 19662 param_counter[2]
.sym 19663 $abc$6521$new_n335_
.sym 19664 $abc$6521$new_n293_
.sym 19667 param_counter[5]
.sym 19668 param_counter[4]
.sym 19669 $abc$6521$new_n296_
.sym 19670 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 19673 $abc$6521$new_n294_
.sym 19674 $abc$6521$new_n297_
.sym 19675 $abc$6521$new_n292_
.sym 19676 $abc$6521$new_n290_
.sym 19679 $abc$6521$new_n293_
.sym 19680 param_counter[1]
.sym 19681 param_counter[2]
.sym 19682 param_counter[0]
.sym 19709 param_counter[5]
.sym 19719 param_counter[1]
.sym 19727 param_counter[2]
.sym 19728 param_counter[1]
.sym 19729 param_counter[0]
.sym 19730 $abc$6521$new_n296_
.sym 19731 $abc$6521$new_n373_
.sym 19733 param_counter[5]
.sym 19734 $abc$6521$new_n292_
.sym 19735 param_counter[4]
.sym 19736 $abc$6521$new_n359_
.sym 19737 param_counter[3]
.sym 19738 $abc$6521$new_n389_
.sym 19739 $abc$6521$new_n364_
.sym 19740 $abc$6521$new_n390_
.sym 19741 param_counter[5]
.sym 19742 $abc$6521$new_n387_
.sym 19744 $abc$6521$new_n359_
.sym 19745 $abc$6521$new_n358_
.sym 19750 $abc$6521$new_n375_
.sym 19754 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 19755 $abc$6521$memory\params$rdmux[0][2][1]$a$1663[1]_new_inv_
.sym 19758 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[0]_new_inv_
.sym 19760 $abc$6521$new_n373_
.sym 19761 param_counter[4]
.sym 19762 param_counter[5]
.sym 19763 $abc$6521$memory\params$rdmux[0][2][1]$a$1663[1]_new_inv_
.sym 19766 param_counter[1]
.sym 19767 param_counter[2]
.sym 19768 param_counter[4]
.sym 19769 param_counter[0]
.sym 19772 param_counter[5]
.sym 19773 $abc$6521$new_n296_
.sym 19774 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 19775 param_counter[4]
.sym 19778 param_counter[3]
.sym 19779 param_counter[2]
.sym 19784 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[0]_new_inv_
.sym 19785 $abc$6521$new_n359_
.sym 19786 $abc$6521$new_n387_
.sym 19787 param_counter[5]
.sym 19790 param_counter[3]
.sym 19791 param_counter[2]
.sym 19793 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 19796 $abc$6521$new_n358_
.sym 19797 $abc$6521$new_n292_
.sym 19798 $abc$6521$new_n359_
.sym 19802 $abc$6521$new_n375_
.sym 19803 $abc$6521$new_n389_
.sym 19804 $abc$6521$new_n364_
.sym 19805 $abc$6521$new_n390_
.sym 19851 $abc$6521$new_n363_
.sym 19853 param_counter[3]
.sym 19857 param_counter[0]
.sym 19859 param_counter[2]
.sym 19869 $abc$6521$new_n345_
.sym 19879 param_counter[1]
.sym 19901 param_counter[3]
.sym 19902 param_counter[1]
.sym 19903 param_counter[0]
.sym 19904 param_counter[2]
.sym 19908 $abc$6521$new_n363_
.sym 19910 $abc$6521$new_n345_
.sym 19952 CS$SB_IO_OUT
.sym 23593 MOSI$SB_IO_OUT
.sym 26342 MOSI$SB_IO_OUT
.sym 27398 CS$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27484 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27539 MOSI$SB_IO_OUT
.sym 27683 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 27688 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 27692 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 27696 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 27700 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 27703 $PACKER_VCC_NET
.sym 27704 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 27707 $PACKER_VCC_NET
.sym 27708 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 27711 $PACKER_VCC_NET
.sym 27712 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 27715 $PACKER_VCC_NET
.sym 27716 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 27720 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 27724 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 27728 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 27732 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 27736 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 27740 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 27744 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 27746 $abc$6521$auto$rtlil.cc:1835:ReduceAnd$1121_new_
.sym 27747 $abc$6521$new_n418_
.sym 27748 state[1]
.sym 27749 $abc$6521$auto$alumacc.cc:491:replace_alu$1119[15]
.sym 27750 delay[6]
.sym 27754 $abc$6521$new_n401_
.sym 27755 $abc$6521$add$demo.v:259$142_Y[6]
.sym 27758 $abc$6521$new_n401_
.sym 27759 $abc$6521$add$demo.v:259$142_Y[3]
.sym 27770 $abc$6521$new_n401_
.sym 27771 $abc$6521$add$demo.v:259$142_Y[4]
.sym 27774 $abc$6521$new_n401_
.sym 27775 $abc$6521$add$demo.v:259$142_Y[2]
.sym 27779 delay[0]
.sym 27784 delay[1]
.sym 27788 delay[2]
.sym 27789 $auto$alumacc.cc:474:replace_alu$1165.C[2]
.sym 27792 delay[3]
.sym 27793 $auto$alumacc.cc:474:replace_alu$1165.C[3]
.sym 27796 delay[4]
.sym 27797 $auto$alumacc.cc:474:replace_alu$1165.C[4]
.sym 27800 delay[5]
.sym 27801 $auto$alumacc.cc:474:replace_alu$1165.C[5]
.sym 27804 delay[6]
.sym 27805 $auto$alumacc.cc:474:replace_alu$1165.C[6]
.sym 27808 delay[7]
.sym 27809 $auto$alumacc.cc:474:replace_alu$1165.C[7]
.sym 27812 delay[8]
.sym 27813 $auto$alumacc.cc:474:replace_alu$1165.C[8]
.sym 27816 delay[9]
.sym 27817 $auto$alumacc.cc:474:replace_alu$1165.C[9]
.sym 27820 delay[10]
.sym 27821 $auto$alumacc.cc:474:replace_alu$1165.C[10]
.sym 27824 delay[11]
.sym 27825 $auto$alumacc.cc:474:replace_alu$1165.C[11]
.sym 27828 delay[12]
.sym 27829 $auto$alumacc.cc:474:replace_alu$1165.C[12]
.sym 27832 delay[13]
.sym 27833 $auto$alumacc.cc:474:replace_alu$1165.C[13]
.sym 27836 delay[14]
.sym 27837 $auto$alumacc.cc:474:replace_alu$1165.C[14]
.sym 27840 delay[15]
.sym 27841 $auto$alumacc.cc:474:replace_alu$1165.C[15]
.sym 27842 delay[0]
.sym 27843 delay[2]
.sym 27844 delay[1]
.sym 27845 delay[3]
.sym 27846 delay[12]
.sym 27850 delay[13]
.sym 27851 delay[15]
.sym 27852 delay[14]
.sym 27853 delay[12]
.sym 27854 delay[15]
.sym 27862 delay[13]
.sym 27866 delay[9]
.sym 27874 $abc$6521$new_n401_
.sym 27875 $abc$6521$add$demo.v:259$142_Y[12]
.sym 27878 $abc$6521$new_n401_
.sym 27879 $abc$6521$add$demo.v:259$142_Y[15]
.sym 27882 $abc$6521$new_n401_
.sym 27883 $abc$6521$add$demo.v:259$142_Y[7]
.sym 27886 $abc$6521$new_n401_
.sym 27887 $abc$6521$add$demo.v:259$142_Y[13]
.sym 27890 $abc$6521$new_n401_
.sym 27891 $abc$6521$add$demo.v:259$142_Y[9]
.sym 27894 delay[4]
.sym 27895 delay[5]
.sym 27896 delay[6]
.sym 27897 delay[7]
.sym 27898 delay[12]
.sym 27899 delay[13]
.sym 27900 delay[14]
.sym 27901 delay[15]
.sym 27902 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 27903 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 27904 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 27905 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3660[2]_new_
.sym 27906 $abc$6521$new_n401_
.sym 27907 $abc$6521$add$demo.v:259$142_Y[11]
.sym 27910 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 27911 $abc$6521$new_n426_
.sym 27912 $abc$6521$new_n402_
.sym 27914 $abc$6521$new_n401_
.sym 27915 $abc$6521$add$demo.v:259$142_Y[10]
.sym 27922 delay[8]
.sym 27923 delay[9]
.sym 27924 delay[10]
.sym 27925 delay[11]
.sym 27930 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[0]_new_
.sym 27931 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3442[1]_new_
.sym 27942 $abc$6521$new_n403_
.sym 27943 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 27944 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 27946 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 27947 $abc$6521$new_n459_
.sym 27948 $abc$6521$new_n432_
.sym 27966 state[1]
.sym 27967 state[0]
.sym 27968 $abc$6521$new_n410_
.sym 27969 $abc$6521$new_n460_
.sym 27970 RST$SB_IO_OUT
.sym 27971 state[1]
.sym 27972 state[0]
.sym 27973 $abc$6521$new_n410_
.sym 27981 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5284
.sym 27994 $abc$6521$new_n529_
.sym 27995 $abc$6521$new_n541_
.sym 27998 state[0]
.sym 27999 state[1]
.sym 28000 $abc$6521$new_n410_
.sym 28195 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 28200 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 28203 $PACKER_VCC_NET
.sym 28204 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 28208 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 28212 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 28216 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 28220 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 28223 $PACKER_VCC_NET
.sym 28224 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 28228 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 28231 $PACKER_VCC_NET
.sym 28232 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 28235 $PACKER_VCC_NET
.sym 28236 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 28239 $PACKER_VCC_NET
.sym 28240 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 28244 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 28247 $PACKER_VCC_NET
.sym 28248 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 28252 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 28254 $abc$6521$new_n405_
.sym 28255 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 28256 $abc$6521$new_n409_
.sym 28257 $abc$6521$auto$alumacc.cc:491:replace_alu$1154[15]
.sym 28258 delay[4]
.sym 28266 delay[2]
.sym 28267 delay[4]
.sym 28268 delay[5]
.sym 28269 delay[3]
.sym 28274 delay[1]
.sym 28275 delay[0]
.sym 28276 delay[7]
.sym 28277 delay[6]
.sym 28286 delay[2]
.sym 28291 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 28296 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 28300 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 28304 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 28307 $PACKER_VCC_NET
.sym 28308 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 28311 $PACKER_VCC_NET
.sym 28312 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 28315 $PACKER_VCC_NET
.sym 28316 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 28320 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 28323 $PACKER_VCC_NET
.sym 28324 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 28328 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 28332 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 28336 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 28339 $PACKER_VCC_NET
.sym 28340 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 28344 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 28347 $PACKER_VCC_NET
.sym 28348 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 28352 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 28357 $nextpnr_ICESTORM_LC_2$I3
.sym 28358 delay[4]
.sym 28359 delay[2]
.sym 28360 delay[5]
.sym 28362 delay[1]
.sym 28363 delay[0]
.sym 28364 delay[3]
.sym 28366 delay[1]
.sym 28367 delay[9]
.sym 28368 delay[8]
.sym 28369 delay[0]
.sym 28370 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 28371 $abc$6521$new_n407_
.sym 28372 delay[10]
.sym 28373 delay[11]
.sym 28374 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2433[4]_new_
.sym 28375 $abc$6521$new_n414_
.sym 28376 $abc$6521$new_n439_
.sym 28378 delay[2]
.sym 28379 $abc$6521$new_n414_
.sym 28382 delay[6]
.sym 28383 delay[7]
.sym 28386 $abc$6521$new_n401_
.sym 28387 $abc$6521$add$demo.v:259$142_Y[0]
.sym 28390 delay[9]
.sym 28391 delay[10]
.sym 28392 delay[11]
.sym 28393 delay[8]
.sym 28395 $PACKER_VCC_NET
.sym 28396 delay[0]
.sym 28398 delay[7]
.sym 28399 delay[5]
.sym 28400 delay[6]
.sym 28401 delay[4]
.sym 28402 $abc$6521$new_n401_
.sym 28403 $abc$6521$add$demo.v:259$142_Y[5]
.sym 28406 $abc$6521$new_n401_
.sym 28407 $abc$6521$add$demo.v:259$142_Y[14]
.sym 28410 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2992[3]_new_
.sym 28411 $abc$6521$new_n429_
.sym 28412 $abc$6521$auto$alumacc.cc:491:replace_alu$1141[15]
.sym 28414 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2442[0]_new_
.sym 28415 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[1]_new_
.sym 28416 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[2]_new_
.sym 28418 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[1]_new_
.sym 28419 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 28420 $abc$6521$auto$alumacc.cc:491:replace_alu$1130[15]
.sym 28422 state[1]
.sym 28423 $abc$6521$new_n418_
.sym 28424 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 28426 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 28427 $abc$6521$new_n410_
.sym 28428 state[1]
.sym 28429 state[0]
.sym 28430 $abc$6521$procmux$837.B_AND_S[74]_new_
.sym 28431 state[2]
.sym 28432 $abc$6521$new_n622_
.sym 28434 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1151_new_inv_
.sym 28435 $abc$6521$new_n410_
.sym 28436 state[1]
.sym 28437 state[0]
.sym 28438 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 28439 $abc$6521$new_n432_
.sym 28440 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28441 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 28442 $abc$6521$new_n401_
.sym 28443 $abc$6521$add$demo.v:259$142_Y[8]
.sym 28446 $abc$6521$new_n429_
.sym 28447 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2608[3]_new_
.sym 28448 $abc$6521$auto$alumacc.cc:491:replace_alu$1097[15]
.sym 28450 $abc$6521$new_n626_
.sym 28451 state[1]
.sym 28452 $abc$6521$new_n410_
.sym 28453 state[0]
.sym 28454 $abc$6521$new_n418_
.sym 28455 $abc$6521$new_n529_
.sym 28456 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 28457 $abc$6521$new_n530_
.sym 28458 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 28459 state[0]
.sym 28460 state[1]
.sym 28461 $abc$6521$new_n410_
.sym 28462 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 28463 state[1]
.sym 28464 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28465 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 28466 $abc$6521$auto$rtlil.cc:1863:Or$1103_new_inv_
.sym 28467 $abc$6521$new_n241_
.sym 28470 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 28471 state[2]
.sym 28472 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28473 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 28474 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 28475 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 28478 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1060_new_
.sym 28479 $abc$6521$auto$opt_reduce.cc:132:opt_mux$1058_new_
.sym 28480 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28490 state[1]
.sym 28491 state[2]
.sym 28492 state[3]
.sym 28493 state[0]
.sym 28494 state[1]
.sym 28495 state[2]
.sym 28496 state[0]
.sym 28497 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 28502 state[0]
.sym 28503 $abc$6521$new_n410_
.sym 28504 $abc$6521$auto$rtlil.cc:1836:ReduceOr$1164_new_inv_
.sym 28506 $abc$6521$new_n436_
.sym 28507 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 28510 $abc$6521$new_n434_
.sym 28511 state[3]
.sym 28707 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 28712 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 28716 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 28719 $PACKER_VCC_NET
.sym 28720 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 28724 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 28728 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 28731 $PACKER_VCC_NET
.sym 28732 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 28736 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 28740 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 28744 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 28748 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 28752 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 28756 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 28760 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 28764 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 28768 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 28770 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3447[0]_new_
.sym 28771 $abc$6521$new_n409_
.sym 28772 $abc$6521$new_n423_
.sym 28773 $abc$6521$auto$alumacc.cc:491:replace_alu$1108[15]
.sym 28774 delay[5]
.sym 28778 delay[1]
.sym 28782 delay[7]
.sym 28786 delay[0]
.sym 28794 $abc$6521$new_n401_
.sym 28795 delay[1]
.sym 28796 delay[0]
.sym 28798 delay[3]
.sym 28803 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 28808 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 28811 $PACKER_VCC_NET
.sym 28812 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 28816 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 28820 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 28823 $PACKER_VCC_NET
.sym 28824 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 28828 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 28832 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 28836 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 28840 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 28844 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 28848 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 28852 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 28856 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 28860 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 28864 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 28869 $nextpnr_ICESTORM_LC_6$I3
.sym 28870 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 28871 DC$SB_IO_OUT
.sym 28874 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 28875 DC$SB_IO_OUT
.sym 28878 $0\dc[0:0]
.sym 28882 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 28883 $abc$6521$new_n492_
.sym 28884 $abc$6521$new_n469_
.sym 28886 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 28887 $abc$6521$new_n492_
.sym 28888 $abc$6521$new_n469_
.sym 28889 $abc$6521$new_n493_
.sym 28890 $abc$6521$new_n241_
.sym 28891 state[0]
.sym 28898 $abc$6521$new_n469_
.sym 28899 DC$SB_IO_OUT
.sym 28900 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 28901 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 28902 $abc$6521$new_n471_
.sym 28903 $abc$6521$new_n469_
.sym 28904 $abc$6521$procmux$901_Y[3]_new_inv_
.sym 28906 state[0]
.sym 28907 state[1]
.sym 28908 $abc$6521$new_n241_
.sym 28910 $0\dc[0:0]
.sym 28911 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 28912 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 28914 $abc$6521$procmux$906_Y[2]_new_inv_
.sym 28915 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 28916 $abc$6521$new_n623_
.sym 28917 $abc$6521$new_n624_
.sym 28918 state[1]
.sym 28919 $abc$6521$new_n246_
.sym 28920 state[0]
.sym 28922 state[5]
.sym 28923 state[4]
.sym 28924 state[3]
.sym 28925 state[2]
.sym 28926 state[5]
.sym 28927 state[3]
.sym 28928 state[4]
.sym 28929 state[2]
.sym 28930 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 28931 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 28932 $abc$6521$procmux$837.B_AND_S[90]_new_
.sym 28934 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 28935 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 28936 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4669[0]_new_inv_
.sym 28938 $abc$6521$new_n627_
.sym 28939 $abc$6521$new_n628_
.sym 28940 $abc$6521$new_n629_
.sym 28941 $abc$6521$new_n516_
.sym 28942 $abc$6521$procmux$837.B_AND_S[2]_new_
.sym 28943 $abc$6521$procmux$837.B_AND_S[20]_new_
.sym 28944 $abc$6521$new_n499_
.sym 28945 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 28946 $abc$6521$procmux$906_Y[4]_new_inv_
.sym 28947 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 28948 $abc$6521$new_n475_
.sym 28950 $PACKER_GND_NET
.sym 28954 state[0]
.sym 28955 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28956 state[1]
.sym 28957 $abc$6521$new_n241_
.sym 28958 $abc$6521$new_n632_
.sym 28959 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4761[2]_new_inv_
.sym 28960 $abc$6521$new_n516_
.sym 28962 $abc$6521$new_n418_
.sym 28963 $abc$6521$procmux$816_CMP_new_
.sym 28966 $abc$6521$new_n432_
.sym 28967 $abc$6521$new_n460_
.sym 28968 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 28969 $abc$6521$new_n535_
.sym 28970 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 28971 $abc$6521$procmux$816_CMP_new_
.sym 28974 state[5]
.sym 28975 state[2]
.sym 28976 state[4]
.sym 28977 state[3]
.sym 28978 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28979 $abc$6521$new_n432_
.sym 28980 $abc$6521$new_n477_
.sym 28982 $abc$6521$auto$rtlil.cc:1863:Or$1114_new_inv_
.sym 28983 $abc$6521$procmux$816_CMP_new_
.sym 28986 state[1]
.sym 28987 $abc$6521$new_n246_
.sym 28988 $abc$6521$new_n410_
.sym 28989 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 28990 $abc$6521$auto$rtlil.cc:1863:Or$1136_new_inv_
.sym 28991 $abc$6521$new_n432_
.sym 28992 $abc$6521$procmux$837.B_AND_S[22]_new_
.sym 28994 state[5]
.sym 28995 state[2]
.sym 28996 state[3]
.sym 28997 state[4]
.sym 29002 state[2]
.sym 29003 state[3]
.sym 29004 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29005 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$3123[2]_new_inv_
.sym 29018 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29019 $abc$6521$new_n410_
.sym 29022 state[5]
.sym 29023 state[4]
.sym 29251 cmd_counter[0]
.sym 29256 cmd_counter[1]
.sym 29260 cmd_counter[2]
.sym 29261 $auto$alumacc.cc:474:replace_alu$1168.C[2]
.sym 29264 cmd_counter[3]
.sym 29265 $auto$alumacc.cc:474:replace_alu$1168.C[3]
.sym 29268 cmd_counter[4]
.sym 29269 $auto$alumacc.cc:474:replace_alu$1168.C[4]
.sym 29278 cmd_counter[3]
.sym 29279 cmd_counter[2]
.sym 29280 cmd_counter[4]
.sym 29283 $auto$alumacc.cc:474:replace_alu$1095.C[1]
.sym 29287 $PACKER_VCC_NET
.sym 29288 $auto$alumacc.cc:474:replace_alu$1152.C[2]
.sym 29292 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[2]
.sym 29295 $PACKER_VCC_NET
.sym 29296 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[3]
.sym 29299 $PACKER_VCC_NET
.sym 29300 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[4]
.sym 29303 $PACKER_VCC_NET
.sym 29304 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[5]
.sym 29307 $PACKER_VCC_NET
.sym 29308 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[6]
.sym 29312 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[7]
.sym 29315 $PACKER_VCC_NET
.sym 29316 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[8]
.sym 29320 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[9]
.sym 29324 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[10]
.sym 29328 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[11]
.sym 29331 $PACKER_VCC_NET
.sym 29332 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[12]
.sym 29336 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[13]
.sym 29339 $PACKER_VCC_NET
.sym 29340 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[14]
.sym 29344 $abc$6521$auto$alumacc.cc:474:replace_alu$1095.BB[15]
.sym 29349 $nextpnr_ICESTORM_LC_4$I3
.sym 29350 state[1]
.sym 29351 state[0]
.sym 29354 delay[8]
.sym 29362 delay[11]
.sym 29366 delay[10]
.sym 29370 delay[14]
.sym 29378 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 29379 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 29380 $abc$6521$new_n471_
.sym 29382 $abc$6521$logic_or$demo.v:445$181_Y_new_
.sym 29383 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 29384 $abc$6521$auto$wreduce.cc:455:run$1063[3]_new_inv_
.sym 29385 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 29386 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2462_new_inv_
.sym 29387 $abc$6521$new_n471_
.sym 29390 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29391 $abc$6521$new_n271_
.sym 29394 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29395 $abc$6521$new_n241_
.sym 29398 $abc$6521$new_n468_
.sym 29399 cmd_counter[0]
.sym 29400 cmd_counter[1]
.sym 29402 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 29403 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 29404 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$2422_new_inv_
.sym 29405 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 29406 cmd_counter[0]
.sym 29407 cmd_counter[1]
.sym 29408 $abc$6521$new_n468_
.sym 29410 $abc$6521$new_n523_
.sym 29411 $abc$6521$new_n507_
.sym 29412 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 29413 $abc$6521$new_n508_
.sym 29414 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29415 $abc$6521$new_n631_
.sym 29416 $abc$6521$procmux$837.B_AND_S[36]_new_
.sym 29417 $abc$6521$new_n633_
.sym 29418 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 29419 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 29422 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 29423 $abc$6521$new_n271_
.sym 29424 $0\scl[0:0]
.sym 29425 $abc$6521$new_n246_
.sym 29426 state[0]
.sym 29427 state[1]
.sym 29428 $abc$6521$new_n271_
.sym 29434 $abc$6521$new_n246_
.sym 29435 state[1]
.sym 29436 state[0]
.sym 29438 $abc$6521$auto$wreduce.cc:455:run$1075[1]_new_inv_
.sym 29439 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 29440 $abc$6521$new_n518_
.sym 29441 $abc$6521$new_n630_
.sym 29442 $abc$6521$new_n534_
.sym 29443 $abc$6521$new_n501_
.sym 29446 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 29447 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 29448 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 29449 $abc$6521$new_n476_
.sym 29450 $abc$6521$auto$wreduce.cc:455:run$1061[1]_new_
.sym 29451 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 29454 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 29455 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 29456 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[6]_new_inv_
.sym 29457 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4728[4]_new_inv_
.sym 29458 state[1]
.sym 29459 $abc$6521$new_n271_
.sym 29460 state[0]
.sym 29462 $0\scl[0:0]
.sym 29463 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 29464 $abc$6521$procmux$837.B_AND_S[92]_new_
.sym 29465 $abc$6521$new_n501_
.sym 29466 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 29467 $abc$6521$procmux$934_Y[3]_new_inv_
.sym 29468 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 29470 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$6308
.sym 29471 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 29472 $abc$6521$procmux$837.B_AND_S[80]_new_
.sym 29473 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3768_new_inv_
.sym 29474 state[0]
.sym 29475 state[1]
.sym 29476 $abc$6521$new_n246_
.sym 29478 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 29479 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 29480 $abc$6521$procmux$837.B_AND_S[21]_new_
.sym 29481 $abc$6521$new_n479_
.sym 29486 $abc$6521$new_n241_
.sym 29487 $abc$6521$new_n246_
.sym 29488 state[1]
.sym 29489 state[0]
.sym 29494 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 29495 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 29498 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 29499 $abc$6521$procmux$837.B_AND_S[49]_new_
.sym 29500 $0\scl[0:0]
.sym 29501 $abc$6521$new_n480_
.sym 29506 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 29507 $0\scl[0:0]
.sym 29518 $abc$6521$new_n271_
.sym 29519 state[1]
.sym 29520 state[0]
.sym 29522 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 29523 $abc$6521$procmux$837.B_AND_S[55]_new_
.sym 29524 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 29526 CS$SB_IO_OUT
.sym 29527 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$4751[4]_new_
.sym 29528 $abc$6521$auto$simplemap.cc:168:logic_reduce$3786_new_inv_
.sym 29529 $abc$6521$auto$simplemap.cc:256:simplemap_eqne$3547_new_inv_
.sym 29538 SCL$SB_IO_OUT
.sym 29546 $0\scl[0:0]
.sym 29731 params_left[0]
.sym 29733 $PACKER_VCC_NET
.sym 29734 $abc$6521$memory\num_params$rdmux[0][0][0]$b$1391[2]_new_inv_
.sym 29735 $abc$6521$new_n262_
.sym 29736 $0\dc[0:0]
.sym 29738 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29739 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29740 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29741 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29742 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29743 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29744 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29745 $abc$6521$new_n250_
.sym 29746 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29747 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29748 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29749 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29750 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 29751 $abc$6521$sub$demo.v:527$221_Y[0]
.sym 29752 $abc$6521$new_n262_
.sym 29753 $abc$6521$new_n263_
.sym 29758 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[4]_new_
.sym 29759 $abc$6521$new_n250_
.sym 29760 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 29761 $abc$6521$sub$demo.v:527$221_Y[4]
.sym 29766 cmd_counter[0]
.sym 29767 cmd_counter[1]
.sym 29770 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29771 $0\dc[0:0]
.sym 29772 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 29773 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[13]_new_
.sym 29774 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 29775 $0\dc[0:0]
.sym 29778 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29779 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29780 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29782 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29783 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29784 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29785 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29786 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29787 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29788 $abc$6521$memory\num_params$rdmux[0][2][1]$a$1402[1]_new_
.sym 29790 $abc$6521$memory\num_params$rdmux[0][1][1]$a$1396[2]_new_
.sym 29791 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29795 cmd_counter[0]
.sym 29799 cmd_counter[1]
.sym 29800 $PACKER_VCC_NET
.sym 29803 cmd_counter[2]
.sym 29804 $PACKER_VCC_NET
.sym 29805 $auto$alumacc.cc:474:replace_alu$1174.C[2]
.sym 29807 cmd_counter[3]
.sym 29808 $PACKER_VCC_NET
.sym 29809 $auto$alumacc.cc:474:replace_alu$1174.C[3]
.sym 29811 cmd_counter[4]
.sym 29812 $PACKER_VCC_NET
.sym 29813 $auto$alumacc.cc:474:replace_alu$1174.C[4]
.sym 29814 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 29815 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 29819 $PACKER_VCC_NET
.sym 29820 cmd_counter[0]
.sym 29822 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5968
.sym 29823 cmd_counter[0]
.sym 29826 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 29827 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 29828 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 29830 cmd_counter[2]
.sym 29831 $abc$6521$sub$demo.v:340$155_Y[2]
.sym 29832 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29833 $abc$6521$new_n271_
.sym 29834 cmd_counter[3]
.sym 29835 $abc$6521$sub$demo.v:340$155_Y[3]
.sym 29836 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29837 $abc$6521$new_n271_
.sym 29838 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 29839 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 29842 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29843 $abc$6521$new_n271_
.sym 29844 cmd_counter[0]
.sym 29845 cmd_counter[1]
.sym 29846 cmd_counter[4]
.sym 29847 $abc$6521$sub$demo.v:340$155_Y[4]
.sym 29848 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29849 $abc$6521$new_n271_
.sym 29850 cmd_counter[0]
.sym 29851 $abc$6521$memory\num_params$rdmux[0][2][0]$b$1400[1]
.sym 29852 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2834[0]_new_inv_
.sym 29853 $abc$6521$new_n271_
.sym 29854 cmd_counter[1]
.sym 29858 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 29859 $abc$6521$new_n378_
.sym 29862 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 29863 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 29864 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 29865 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 29866 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 29867 $abc$6521$new_n621_
.sym 29868 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 29870 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[6]_new_inv_
.sym 29871 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 29874 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2469[1]_new_inv_
.sym 29875 $abc$6521$new_n276_
.sym 29878 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 29879 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 29880 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 29881 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 29882 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[1]_new_
.sym 29883 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 29884 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 29885 $abc$6521$new_n378_
.sym 29886 $abc$6521$new_n276_
.sym 29887 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 29888 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 29891 pixel_bit_counter[0]
.sym 29895 pixel_bit_counter[1]
.sym 29896 $PACKER_VCC_NET
.sym 29899 pixel_bit_counter[2]
.sym 29900 $PACKER_VCC_NET
.sym 29901 $auto$alumacc.cc:474:replace_alu$1177.C[2]
.sym 29903 pixel_bit_counter[3]
.sym 29904 $PACKER_VCC_NET
.sym 29905 $auto$alumacc.cc:474:replace_alu$1177.C[3]
.sym 29907 pixel_bit_counter[0]
.sym 29909 $PACKER_VCC_NET
.sym 29910 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 29914 $0\pixel_bit_counter[3:0][2]
.sym 29918 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 29922 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 29923 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 29926 pixel_bit_counter[1]
.sym 29930 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 29931 $0\dc[0:0]
.sym 29934 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 29938 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 29939 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 29940 DC$SB_IO_OUT
.sym 29942 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 29943 $0\pixel_bit_counter[3:0][1]
.sym 29944 $abc$6521$new_n485_
.sym 29946 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 29947 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 29950 $abc$6521$auto$wreduce.cc:455:run$1075[3]_new_inv_
.sym 29951 $abc$6521$auto$wreduce.cc:455:run$1073[3]_new_inv_
.sym 29952 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 29953 DC$SB_IO_OUT
.sym 29954 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 29955 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 29958 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 29959 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 29960 $0\pixel_bit_counter[3:0][1]
.sym 29962 pixel_data[10]
.sym 29963 pixel_data[8]
.sym 29964 $0\pixel_bit_counter[3:0][1]
.sym 29965 $abc$6521$new_n562_
.sym 29966 $0\pixel_data[15:0][0]
.sym 29970 $abc$6521$techmap$shiftx$demo.v:356$160.$11\buffer[15:0][0]_new_inv_
.sym 29971 $abc$6521$techmap$shiftx$demo.v:356$160.$7\buffer[15:0][0]_new_
.sym 29972 $abc$6521$auto$ice40_ffinit.cc:141:execute$6503
.sym 29973 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5878
.sym 29974 pixel_data[2]
.sym 29975 pixel_data[0]
.sym 29976 $0\pixel_bit_counter[3:0][1]
.sym 29977 $abc$6521$auto$simplemap.cc:168:logic_reduce$2269[1]_new_inv_
.sym 29978 $0\pixel_data[15:0][0]
.sym 29982 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 29983 $abc$6521$new_n636_
.sym 29984 $abc$6521$new_n561_
.sym 29985 $abc$6521$new_n563_
.sym 29986 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 29987 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 29990 $0\pixel_data[15:0][13]
.sym 29994 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 29995 $abc$6521$new_n640_
.sym 29996 $abc$6521$new_n568_
.sym 29997 $abc$6521$new_n569_
.sym 29998 pixel_data[11]
.sym 29999 pixel_data[9]
.sym 30000 $0\pixel_bit_counter[3:0][1]
.sym 30001 $abc$6521$new_n562_
.sym 30002 pixel_data[15]
.sym 30003 pixel_data[13]
.sym 30004 $0\pixel_bit_counter[3:0][1]
.sym 30005 $abc$6521$new_n485_
.sym 30006 $0\pixel_data[15:0][15]
.sym 30010 $0\pixel_data[15:0][1]
.sym 30014 $0\pixel_data[15:0][11]
.sym 30026 pixel_data[14]
.sym 30027 pixel_data[6]
.sym 30028 $0\pixel_bit_counter[3:0][1]
.sym 30029 $abc$6521$new_n635_
.sym 30030 $0\pixel_data[15:0][14]
.sym 30046 $0\pixel_data[15:0][14]
.sym 30243 params_left[0]
.sym 30247 params_left[1]
.sym 30248 $PACKER_VCC_NET
.sym 30251 params_left[2]
.sym 30252 $PACKER_VCC_NET
.sym 30253 $auto$alumacc.cc:474:replace_alu$1183.C[2]
.sym 30255 params_left[3]
.sym 30256 $PACKER_VCC_NET
.sym 30257 $auto$alumacc.cc:474:replace_alu$1183.C[3]
.sym 30259 params_left[4]
.sym 30260 $PACKER_VCC_NET
.sym 30261 $auto$alumacc.cc:474:replace_alu$1183.C[4]
.sym 30263 params_left[5]
.sym 30264 $PACKER_VCC_NET
.sym 30265 $auto$alumacc.cc:474:replace_alu$1183.C[5]
.sym 30267 params_left[6]
.sym 30268 $PACKER_VCC_NET
.sym 30269 $auto$alumacc.cc:474:replace_alu$1183.C[6]
.sym 30271 params_left[7]
.sym 30272 $PACKER_VCC_NET
.sym 30273 $auto$alumacc.cc:474:replace_alu$1183.C[7]
.sym 30275 params_left[8]
.sym 30276 $PACKER_VCC_NET
.sym 30277 $auto$alumacc.cc:474:replace_alu$1183.C[8]
.sym 30279 params_left[9]
.sym 30280 $PACKER_VCC_NET
.sym 30281 $auto$alumacc.cc:474:replace_alu$1183.C[9]
.sym 30283 params_left[10]
.sym 30284 $PACKER_VCC_NET
.sym 30285 $auto$alumacc.cc:474:replace_alu$1183.C[10]
.sym 30287 params_left[11]
.sym 30288 $PACKER_VCC_NET
.sym 30289 $auto$alumacc.cc:474:replace_alu$1183.C[11]
.sym 30291 params_left[12]
.sym 30292 $PACKER_VCC_NET
.sym 30293 $auto$alumacc.cc:474:replace_alu$1183.C[12]
.sym 30295 params_left[13]
.sym 30296 $PACKER_VCC_NET
.sym 30297 $auto$alumacc.cc:474:replace_alu$1183.C[13]
.sym 30298 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30299 $abc$6521$sub$demo.v:527$221_Y[9]
.sym 30300 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 30302 params_left[10]
.sym 30303 params_left[11]
.sym 30304 params_left[12]
.sym 30305 params_left[13]
.sym 30306 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30307 $abc$6521$sub$demo.v:527$221_Y[11]
.sym 30310 $abc$6521$new_n398_
.sym 30311 $abc$6521$new_n621_
.sym 30312 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30314 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 30315 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 30316 $abc$6521$new_n278_
.sym 30318 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30319 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30322 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 30323 $abc$6521$new_n278_
.sym 30324 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30326 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30327 $abc$6521$sub$demo.v:527$221_Y[13]
.sym 30328 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 30331 cmd_counter[0]
.sym 30333 $PACKER_VCC_NET
.sym 30334 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30335 $abc$6521$sub$demo.v:527$221_Y[12]
.sym 30336 $abc$6521$procmux$745.B_AND_S[27]_new_
.sym 30338 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30339 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30340 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30341 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30342 $abc$6521$memory\cmd$rdmux[0][1][0]$b$1251[7]_new_inv_
.sym 30343 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 30344 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30345 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30346 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[1]_new_
.sym 30347 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30348 $abc$6521$new_n278_
.sym 30349 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 30350 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 30351 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30352 $abc$6521$new_n620_
.sym 30354 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30355 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30356 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30358 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 30359 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30362 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30363 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30366 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30367 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30368 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30369 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30370 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[6]_new_
.sym 30371 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30372 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30374 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30375 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30378 $0\bit_counter[2:0][1]
.sym 30379 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 30380 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 30382 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30383 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30384 $abc$6521$new_n288_
.sym 30386 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30387 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30388 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30390 $abc$6521$memory\cmd$rdmux[0][2][0]$b$1257[5]_new_
.sym 30391 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30392 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30393 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30394 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 30395 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 30396 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 30398 $abc$6521$memory\cmd$rdmux[0][2][1]$a$1259[0]_new_
.sym 30399 $abc$6521$auto$rtlil.cc:1906:Mux$1081[2]_new_inv_
.sym 30400 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30401 $abc$6521$auto$rtlil.cc:1906:Mux$1081[1]_new_inv_
.sym 30406 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30407 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2575[5]_new_inv_
.sym 30408 $abc$6521$new_n319_
.sym 30410 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30411 $0\pixel_data[15:0][12]
.sym 30412 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30414 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30415 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[4]_new_
.sym 30416 $abc$6521$new_n330_
.sym 30418 param_counter[5]
.sym 30419 $abc$6521$new_n308_
.sym 30420 param_counter[0]
.sym 30421 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30422 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$6089
.sym 30423 param_counter[0]
.sym 30426 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 30427 $0\bit_counter[2:0][1]
.sym 30428 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 30429 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 30430 $0\pixel_bit_counter[3:0][0]
.sym 30434 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 30435 param_counter[2]
.sym 30438 DC$SB_IO_OUT
.sym 30439 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30440 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5497_new_
.sym 30442 $0\pixel_bit_counter[3:0][1]
.sym 30446 $0\pixel_bit_counter[3:0][3]
.sym 30454 param_counter[0]
.sym 30455 param_counter[2]
.sym 30462 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30463 $0\pixel_data[15:0][13]
.sym 30464 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30466 $0\pixel_data[15:0][10]
.sym 30470 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[4]_new_inv_
.sym 30471 param_counter[6]
.sym 30472 $abc$6521$new_n336_
.sym 30474 $abc$6521$new_n618_
.sym 30475 $abc$6521$new_n615_
.sym 30476 param_counter[6]
.sym 30478 param_counter[2]
.sym 30479 param_counter[0]
.sym 30480 param_counter[1]
.sym 30481 $abc$6521$new_n310_
.sym 30482 $abc$6521$memory\params$rdmux[0][0][0]$a$1651[1]_new_inv_
.sym 30483 param_counter[6]
.sym 30484 $abc$6521$new_n336_
.sym 30486 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 30487 param_counter[4]
.sym 30488 $abc$6521$new_n337_
.sym 30489 param_counter[6]
.sym 30490 $0\pixel_data[15:0][10]
.sym 30494 param_counter[1]
.sym 30495 param_counter[0]
.sym 30498 pixel_data[5]
.sym 30499 pixel_data[1]
.sym 30500 $0\pixel_bit_counter[3:0][1]
.sym 30501 $abc$6521$auto$ice40_ffinit.cc:141:execute$6511
.sym 30502 pixel_data[7]
.sym 30503 pixel_data[3]
.sym 30504 $0\pixel_bit_counter[3:0][1]
.sym 30505 $abc$6521$new_n639_
.sym 30506 $0\pixel_data[15:0][13]
.sym 30510 $0\pixel_data[15:0][11]
.sym 30514 $0\pixel_data[15:0][1]
.sym 30518 $abc$6521$new_n308_
.sym 30519 param_counter[0]
.sym 30520 $abc$6521$new_n356_
.sym 30522 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 30523 $abc$6521$new_n310_
.sym 30524 param_counter[6]
.sym 30526 param_counter[6]
.sym 30527 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 30528 param_counter[4]
.sym 30529 $abc$6521$new_n308_
.sym 30530 $0\pixel_data[15:0][15]
.sym 30538 pixel_data[12]
.sym 30539 pixel_data[4]
.sym 30540 $0\pixel_bit_counter[3:0][1]
.sym 30541 $abc$6521$auto$ice40_ffinit.cc:141:execute$6515
.sym 30542 $0\pixel_data[15:0][12]
.sym 30550 $0\pixel_data[15:0][12]
.sym 30754 params_left[2]
.sym 30755 params_left[3]
.sym 30756 params_left[4]
.sym 30757 params_left[5]
.sym 30762 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30763 $abc$6521$sub$demo.v:527$221_Y[5]
.sym 30766 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30767 $abc$6521$sub$demo.v:527$221_Y[7]
.sym 30770 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30771 $abc$6521$sub$demo.v:527$221_Y[3]
.sym 30774 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30775 $abc$6521$sub$demo.v:527$221_Y[2]
.sym 30776 $abc$6521$procmux$745.B_AND_S[16]_new_
.sym 30782 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30783 $abc$6521$sub$demo.v:527$221_Y[6]
.sym 30786 params_left[0]
.sym 30787 params_left[1]
.sym 30788 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30790 params_left[6]
.sym 30791 params_left[7]
.sym 30792 params_left[8]
.sym 30793 params_left[9]
.sym 30794 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30795 $abc$6521$sub$demo.v:527$221_Y[10]
.sym 30802 $abc$6521$auto$simplemap.cc:168:logic_reduce$2669[0]_new_inv_
.sym 30803 $abc$6521$new_n236_
.sym 30804 $abc$6521$new_n237_
.sym 30805 $abc$6521$new_n238_
.sym 30806 $abc$6521$memory\num_params$rdmux[0][0][0]$a$1390[1]_new_
.sym 30807 $abc$6521$new_n250_
.sym 30808 $abc$6521$procmux$745.B_AND_S[1]_new_inv_
.sym 30810 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$6138[1]_new_
.sym 30811 $abc$6521$sub$demo.v:527$221_Y[8]
.sym 30814 params_left[0]
.sym 30815 params_left[1]
.sym 30818 $0\bit_counter[2:0][1]
.sym 30834 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 30835 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 30838 bit_counter[1]
.sym 30850 $abc$6521$auto$wreduce.cc:455:run$1062[3]_new_
.sym 30851 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30854 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30855 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 30856 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5574
.sym 30858 $abc$6521$memory\cmd$rdmux[0][0][0]$a$1247[2]_new_
.sym 30859 $abc$6521$auto$rtlil.cc:1906:Mux$1081[4]_new_inv_
.sym 30860 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30861 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30862 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30863 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30866 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30867 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30870 $abc$6521$memory\cmd$rdmux[0][1][0]$a$1250[7]_new_inv_
.sym 30871 $abc$6521$auto$rtlil.cc:1906:Mux$1081[3]_new_inv_
.sym 30872 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2408[1]_new_
.sym 30873 $abc$6521$new_n352_
.sym 30874 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2452[3]_new_inv_
.sym 30875 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30878 data[3]
.sym 30879 $abc$6521$new_n316_
.sym 30880 $abc$6521$new_n350_
.sym 30881 $abc$6521$new_n339_
.sym 30882 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30883 $0\pixel_data[15:0][1]
.sym 30884 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30886 $abc$6521$procmux$778.B_AND_S[14]_new_
.sym 30887 $abc$6521$procmux$778.B_AND_S[6]_new_
.sym 30890 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30891 $0\pixel_data[15:0][11]
.sym 30892 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30894 $0\pixel_data[15:0][14]
.sym 30895 data[6]
.sym 30896 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 30897 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 30898 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 30899 data[7]
.sym 30900 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2391[7]_new_
.sym 30901 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30902 $abc$6521$auto$simplemap.cc:250:simplemap_eqne$2479[1]_new_inv_
.sym 30903 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30906 $abc$6521$auto$simplemap.cc:168:logic_reduce$2243[1]_new_inv_
.sym 30907 data[6]
.sym 30908 $abc$6521$auto$simplemap.cc:127:simplemap_reduce$2491[3]_new_inv_
.sym 30909 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5962_new_
.sym 30910 data[1]
.sym 30911 $abc$6521$new_n316_
.sym 30912 $abc$6521$new_n376_
.sym 30913 $abc$6521$new_n369_
.sym 30915 param_counter[0]
.sym 30920 param_counter[1]
.sym 30924 param_counter[2]
.sym 30925 $auto$alumacc.cc:474:replace_alu$1171.C[2]
.sym 30928 param_counter[3]
.sym 30929 $auto$alumacc.cc:474:replace_alu$1171.C[3]
.sym 30932 param_counter[4]
.sym 30933 $auto$alumacc.cc:474:replace_alu$1171.C[4]
.sym 30936 param_counter[5]
.sym 30937 $auto$alumacc.cc:474:replace_alu$1171.C[5]
.sym 30940 param_counter[6]
.sym 30941 $auto$alumacc.cc:474:replace_alu$1171.C[6]
.sym 30943 $PACKER_VCC_NET
.sym 30944 param_counter[0]
.sym 30946 param_counter[1]
.sym 30950 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 30951 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 30952 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 30953 param_counter[3]
.sym 30954 param_counter[4]
.sym 30955 param_counter[3]
.sym 30958 $abc$6521$memory\params$rdmux[0][3][0]$a$1672[5]_new_inv_
.sym 30959 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 30960 param_counter[4]
.sym 30961 param_counter[3]
.sym 30962 param_counter[3]
.sym 30963 param_counter[4]
.sym 30966 param_counter[2]
.sym 30967 param_counter[0]
.sym 30968 param_counter[1]
.sym 30970 param_counter[0]
.sym 30971 $abc$6521$new_n298_
.sym 30972 param_counter[1]
.sym 30973 param_counter[5]
.sym 30974 param_counter[6]
.sym 30975 $abc$6521$memory\params$rdmux[0][3][0]$b$1673[4]_new_
.sym 30976 $abc$6521$new_n310_
.sym 30977 $abc$6521$new_n341_
.sym 30978 param_counter[0]
.sym 30979 param_counter[2]
.sym 30980 param_counter[1]
.sym 30981 $abc$6521$new_n298_
.sym 30982 $abc$6521$memory\params$rdmux[0][2][0]$a$1660[0]_new_inv_
.sym 30983 $abc$6521$new_n615_
.sym 30984 param_counter[5]
.sym 30985 $abc$6521$new_n617_
.sym 30986 param_counter[3]
.sym 30987 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 30988 $abc$6521$new_n327_
.sym 30989 param_counter[6]
.sym 30990 param_counter[1]
.sym 30991 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 30992 $abc$6521$new_n298_
.sym 30994 $abc$6521$new_n335_
.sym 30995 $abc$6521$new_n322_
.sym 30996 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[4]_new_inv_
.sym 30997 param_counter[5]
.sym 30998 $abc$6521$memory\params$rdmux[0][3][1]$a$1675[5]_new_
.sym 30999 $abc$6521$new_n293_
.sym 31000 $abc$6521$new_n322_
.sym 31001 $abc$6521$new_n294_
.sym 31002 $abc$6521$new_n326_
.sym 31003 $abc$6521$new_n321_
.sym 31004 $abc$6521$new_n290_
.sym 31005 $abc$6521$new_n307_
.sym 31006 param_counter[2]
.sym 31007 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 31008 $abc$6521$new_n293_
.sym 31010 $abc$6521$new_n357_
.sym 31011 $abc$6521$new_n361_
.sym 31012 param_counter[6]
.sym 31014 $abc$6521$new_n364_
.sym 31015 $abc$6521$new_n387_
.sym 31016 $abc$6521$new_n362_
.sym 31018 $abc$6521$new_n312_
.sym 31019 param_counter[6]
.sym 31020 param_counter[4]
.sym 31021 $abc$6521$new_n307_
.sym 31022 param_counter[3]
.sym 31023 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 31024 $abc$6521$new_n334_
.sym 31026 param_counter[1]
.sym 31027 param_counter[2]
.sym 31028 param_counter[0]
.sym 31029 $abc$6521$new_n310_
.sym 31030 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 31031 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[0]_new_inv_
.sym 31032 param_counter[6]
.sym 31033 param_counter[4]
.sym 31034 $abc$6521$new_n334_
.sym 31035 $abc$6521$new_n375_
.sym 31036 $abc$6521$new_n358_
.sym 31037 $abc$6521$new_n372_
.sym 31038 param_counter[2]
.sym 31039 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 31040 param_counter[3]
.sym 31042 param_counter[1]
.sym 31043 $abc$6521$new_n313_
.sym 31044 $abc$6521$new_n363_
.sym 31045 param_counter[5]
.sym 31046 param_counter[2]
.sym 31047 param_counter[3]
.sym 31048 param_counter[0]
.sym 31050 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[5]_new_
.sym 31051 param_counter[5]
.sym 31052 $abc$6521$new_n313_
.sym 31053 $abc$6521$new_n314_
.sym 31054 param_counter[0]
.sym 31055 param_counter[1]
.sym 31058 param_counter[0]
.sym 31059 param_counter[5]
.sym 31060 param_counter[1]
.sym 31061 param_counter[3]
.sym 31062 param_counter[0]
.sym 31063 param_counter[3]
.sym 31066 param_counter[2]
.sym 31067 param_counter[0]
.sym 31068 param_counter[1]
.sym 31069 param_counter[3]
.sym 31070 param_counter[2]
.sym 31071 param_counter[1]
.sym 31299 bit_counter[0]
.sym 31303 bit_counter[1]
.sym 31304 $PACKER_VCC_NET
.sym 31307 bit_counter[2]
.sym 31308 $PACKER_VCC_NET
.sym 31309 $auto$alumacc.cc:474:replace_alu$1180.C[2]
.sym 31310 $0\bit_counter[2:0][2]
.sym 31319 bit_counter[0]
.sym 31321 $PACKER_VCC_NET
.sym 31322 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 31326 $0\bit_counter[2:0][0]
.sym 31334 data[0]
.sym 31335 $abc$6521$new_n316_
.sym 31336 $abc$6521$new_n393_
.sym 31337 $abc$6521$new_n381_
.sym 31358 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 31362 data[7]
.sym 31363 data[3]
.sym 31364 $0\bit_counter[2:0][1]
.sym 31365 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 31366 data[4]
.sym 31367 data[0]
.sym 31368 $0\bit_counter[2:0][1]
.sym 31369 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 31370 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 31371 $0\pixel_data[15:0][0]
.sym 31372 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 31374 $abc$6521$new_n316_
.sym 31375 data[2]
.sym 31376 $abc$6521$new_n354_
.sym 31386 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 31387 $0\pixel_data[15:0][10]
.sym 31388 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 31389 $abc$6521$new_n366_
.sym 31394 $0\pixel_data[15:0][15]
.sym 31395 data[7]
.sym 31396 $abc$6521$eq$demo.v:340$156_Y_new_
.sym 31397 $abc$6521$auto$dff2dffe.cc:158:make_patterns_logic$5568_new_
.sym 31398 data[5]
.sym 31399 data[1]
.sym 31400 $abc$6521$auto$ice40_ffinit.cc:141:execute$6495
.sym 31401 $0\bit_counter[2:0][1]
.sym 31402 data[6]
.sym 31403 data[2]
.sym 31404 $0\bit_counter[2:0][1]
.sym 31405 $abc$6521$new_n642_
.sym 31406 $abc$6521$new_n316_
.sym 31407 data[4]
.sym 31408 $abc$6521$new_n329_
.sym 31410 $abc$6521$new_n316_
.sym 31411 data[5]
.sym 31412 $abc$6521$new_n318_
.sym 31414 $abc$6521$procmux$778.B_AND_S[15]_new_
.sym 31415 $abc$6521$procmux$778.B_AND_S[7]_new_
.sym 31422 $abc$6521$new_n574_
.sym 31423 $abc$6521$new_n575_
.sym 31424 $abc$6521$techmap$shiftx$demo.v:375$164.$4\buffer[7:0][0]_new_
.sym 31425 $abc$6521$auto$ice40_ffinit.cc:141:execute$6499
.sym 31430 $abc$6521$new_n646_
.sym 31431 $abc$6521$new_n647_
.sym 31432 param_counter[5]
.sym 31433 param_counter[3]
.sym 31434 param_counter[1]
.sym 31435 param_counter[0]
.sym 31436 param_counter[2]
.sym 31437 param_counter[4]
.sym 31442 param_counter[2]
.sym 31443 param_counter[0]
.sym 31444 param_counter[4]
.sym 31446 param_counter[4]
.sym 31447 param_counter[0]
.sym 31448 param_counter[1]
.sym 31449 param_counter[2]
.sym 31450 $abc$6521$memory\params$rdmux[0][3][2]$a$1678[3]_new_
.sym 31451 $abc$6521$new_n645_
.sym 31452 param_counter[5]
.sym 31453 $abc$6521$new_n648_
.sym 31454 param_counter[0]
.sym 31455 param_counter[2]
.sym 31456 param_counter[1]
.sym 31462 param_counter[6]
.sym 31463 param_counter[4]
.sym 31464 param_counter[0]
.sym 31465 $abc$6521$new_n614_
.sym 31466 param_counter[4]
.sym 31467 param_counter[3]
.sym 31470 param_counter[0]
.sym 31471 param_counter[3]
.sym 31472 param_counter[1]
.sym 31474 $abc$6521$new_n322_
.sym 31475 $abc$6521$new_n649_
.sym 31476 param_counter[6]
.sym 31477 param_counter[5]
.sym 31486 $abc$6521$auto$dff2dffe.cc:175:make_patterns_logic$5503
.sym 31487 $abc$6521$shiftx$demo.v:375$164.buffer[0]_new_
.sym 31488 $abc$6521$new_n638_
.sym 31490 param_counter[2]
.sym 31491 param_counter[0]
.sym 31492 param_counter[1]
.sym 31494 $abc$6521$memory\params$rdmux[0][2][2]$a$1666[7]_new_inv_
.sym 31495 param_counter[4]
.sym 31496 param_counter[6]
.sym 31498 $abc$6521$memory\params$rdmux[0][3][3]$b$1682[7]_new_
.sym 31499 $abc$6521$new_n298_
.sym 31500 param_counter[5]
.sym 31501 param_counter[6]
.sym 31502 param_counter[2]
.sym 31503 param_counter[1]
.sym 31504 param_counter[0]
.sym 31505 $abc$6521$new_n298_
.sym 31506 param_counter[2]
.sym 31507 $abc$6521$new_n293_
.sym 31508 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 31509 $abc$6521$new_n335_
.sym 31510 param_counter[4]
.sym 31511 $abc$6521$new_n296_
.sym 31512 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[4]_new_
.sym 31513 param_counter[5]
.sym 31514 $abc$6521$new_n292_
.sym 31515 $abc$6521$new_n294_
.sym 31516 $abc$6521$new_n297_
.sym 31517 $abc$6521$new_n290_
.sym 31518 param_counter[2]
.sym 31519 param_counter[0]
.sym 31520 param_counter[1]
.sym 31521 $abc$6521$new_n293_
.sym 31522 $abc$6521$memory\params$rdmux[0][2][1]$a$1663[1]_new_inv_
.sym 31523 param_counter[4]
.sym 31524 $abc$6521$new_n373_
.sym 31525 param_counter[5]
.sym 31526 param_counter[2]
.sym 31527 param_counter[1]
.sym 31528 param_counter[0]
.sym 31529 param_counter[4]
.sym 31530 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 31531 $abc$6521$new_n296_
.sym 31532 param_counter[4]
.sym 31533 param_counter[5]
.sym 31534 param_counter[2]
.sym 31535 param_counter[3]
.sym 31538 $abc$6521$new_n387_
.sym 31539 $abc$6521$new_n359_
.sym 31540 $abc$6521$memory\params$rdmux[0][1][0]$b$1655[0]_new_inv_
.sym 31541 param_counter[5]
.sym 31542 $abc$6521$memory\params$rdmux[0][2][2]$b$1667[6]_new_
.sym 31543 param_counter[2]
.sym 31544 param_counter[3]
.sym 31546 $abc$6521$new_n359_
.sym 31547 $abc$6521$new_n292_
.sym 31548 $abc$6521$new_n358_
.sym 31550 $abc$6521$new_n364_
.sym 31551 $abc$6521$new_n375_
.sym 31552 $abc$6521$new_n389_
.sym 31553 $abc$6521$new_n390_
.sym 31566 param_counter[2]
.sym 31567 param_counter[0]
.sym 31568 param_counter[1]
.sym 31569 param_counter[3]
.sym 31570 $abc$6521$new_n345_
.sym 31571 $abc$6521$new_n363_
