5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd rshift3.vcd -o rshift3.cdd -v rshift3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" rshift3.v 10 29 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 87000b 1 0 63 0 64 17 0 ffffffff 0 88888888 0 0 ffffffff 0 88888888 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" rshift3.v 0 18 1
2 2 15 50049 1 0 21000 0 0 64 16 aaaaaaaa 66666666 aaaaaaaa 66666666
2 3 15 10001 0 1 1410 0 0 64 1 a
2 4 15 10049 1 37 12 2 3
2 5 16 20002 1 0 1008 0 0 32 48 5 0
2 6 16 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 17 a000a 1 0 1008 0 0 32 48 1 0
2 8 17 50005 1 1 1010 0 0 64 1 a
2 9 17 5000a 1 10 1010 7 8 64 18 0 ffffffff 88888888 44444444 0 0 0 ffffffff 88888888 44444444 0 0
2 10 17 10001 0 1 1410 0 0 64 1 a
2 11 17 1000a 1 37 32 9 10
4 11 0 0 0
4 6 0 11 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" rshift3.v 0 27 1
