#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 14 15:51:05 2018
# Process ID: 8928
# Current directory: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1
# Command line: vivado -log pwm_pwm_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_pwm_0_2.tcl
# Log file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/pwm_pwm_0_2.vds
# Journal file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source pwm_pwm_0_2.tcl -notrace
Command: synth_design -top pwm_pwm_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8974 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.059 ; gain = 80.996 ; free physical = 1527 ; free virtual = 10568
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_pwm_0_2' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_2/synth/pwm_pwm_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 7'b0100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 7'b1000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:76]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:136]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:149]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:160]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:175]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:190]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:203]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'pwm_ctrl_s_axi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_MIN_DUTY_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_MIN_DUTY_V_CTRL bound to: 6'b010100 
	Parameter ADDR_MAX_DUTY_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_MAX_DUTY_V_CTRL bound to: 6'b011100 
	Parameter ADDR_PERIOD_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_PERIOD_V_CTRL bound to: 6'b100100 
	Parameter ADDR_M_V_BASE bound to: 6'b110000 
	Parameter ADDR_M_V_HIGH bound to: 6'b111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm_ctrl_s_axi_ram' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:477]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_ctrl_s_axi_ram' (1#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:477]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:258]
INFO: [Synth 8-256] done synthesizing module 'pwm_ctrl_s_axi' (2#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'pwm_mul_mul_17s_1bkb' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm_mul_mul_17s_1bkb_DSP48_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'pwm_mul_mul_17s_1bkb_DSP48_0' (3#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'pwm_mul_mul_17s_1bkb' (4#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:990]
INFO: [Synth 8-256] done synthesizing module 'pwm' (5#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm.v:12]
INFO: [Synth 8-256] done synthesizing module 'pwm_pwm_0_2' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_2/synth/pwm_pwm_0_2.v:56]
WARNING: [Synth 8-3331] design pwm_mul_mul_17s_1bkb_DSP48_0 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.590 ; gain = 123.527 ; free physical = 1494 ; free virtual = 10536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.590 ; gain = 123.527 ; free physical = 1487 ; free virtual = 10529
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_2/constraints/pwm_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_2/constraints/pwm_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 1051 ; free virtual = 10101
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1655.590 ; gain = 475.527 ; free physical = 1129 ; free virtual = 10179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1655.590 ; gain = 475.527 ; free physical = 1129 ; free virtual = 10179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1655.590 ; gain = 475.527 ; free physical = 1131 ; free virtual = 10181
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_m_V_shift_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_ctrl_s_axi.v:433]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_10_4_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_3_fu_440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_1_fu_313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_2_fu_363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_5_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_4_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_3_fu_440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_1_fu_313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_2_fu_363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_5_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1655.590 ; gain = 475.527 ; free physical = 1129 ; free virtual = 10186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 34    
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_ctrl_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pwm_ctrl_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pwm_mul_mul_17s_1bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
+---Registers : 
	               33 Bit    Registers := 12    
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_s_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_1_fu_313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_2_fu_363_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_3_fu_440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_4_fu_496_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_5_fu_547_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/f6b4/hdl/verilog/pwm_mul_mul_17s_1bkb.v:19]
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U1/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U2/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U3/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U4/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U5/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/b_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/a_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: register pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
DSP Report: operator pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP pwm_mul_mul_17s_1bkb_U6/pwm_mul_mul_17s_1bkb_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3971] The signal pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[14]' (FDE) to 'inst/tmp_38_reg_903_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[13]' (FDE) to 'inst/tmp_38_reg_903_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[12]' (FDE) to 'inst/tmp_38_reg_903_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[11]' (FDE) to 'inst/tmp_38_reg_903_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[10]' (FDE) to 'inst/tmp_38_reg_903_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[9]' (FDE) to 'inst/tmp_38_reg_903_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[8]' (FDE) to 'inst/tmp_38_reg_903_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[7]' (FDE) to 'inst/tmp_38_reg_903_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[6]' (FDE) to 'inst/tmp_38_reg_903_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[5]' (FDE) to 'inst/tmp_38_reg_903_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[4]' (FDE) to 'inst/tmp_38_reg_903_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[3]' (FDE) to 'inst/tmp_38_reg_903_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[2]' (FDE) to 'inst/tmp_38_reg_903_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[1]' (FDE) to 'inst/tmp_38_reg_903_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_s_reg_898_reg[0]' (FDE) to 'inst/tmp_38_reg_903_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[13]' (FDE) to 'inst/p_Val2_1_reg_944_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[14]' (FDE) to 'inst/p_Val2_1_reg_944_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[12]' (FDE) to 'inst/p_Val2_1_reg_944_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[11]' (FDE) to 'inst/p_Val2_1_reg_944_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[10]' (FDE) to 'inst/p_Val2_1_reg_944_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[9]' (FDE) to 'inst/p_Val2_1_reg_944_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[8]' (FDE) to 'inst/p_Val2_1_reg_944_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[7]' (FDE) to 'inst/p_Val2_1_reg_944_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[6]' (FDE) to 'inst/p_Val2_1_reg_944_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[5]' (FDE) to 'inst/p_Val2_1_reg_944_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[4]' (FDE) to 'inst/p_Val2_1_reg_944_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[3]' (FDE) to 'inst/p_Val2_1_reg_944_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[2]' (FDE) to 'inst/p_Val2_1_reg_944_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[1]' (FDE) to 'inst/p_Val2_1_reg_944_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_40_reg_949_reg[0]' (FDE) to 'inst/p_Val2_1_reg_944_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[13]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[14]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[12]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[11]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[10]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[9]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[8]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[7]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[6]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[5]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[4]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[3]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[2]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[1]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1006_reg[0]' (FDE) to 'inst/p_Val2_2_reg_1001_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[13]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[14]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[12]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[11]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[10]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[9]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[8]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[7]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[6]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[5]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[4]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[3]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[2]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[1]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_44_reg_1043_reg[0]' (FDE) to 'inst/p_Val2_s_4_reg_1038_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[13]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[14]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[12]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[11]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[10]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[9]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[8]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[7]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[6]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[5]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[4]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[3]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[2]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[1]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_46_reg_1090_reg[0]' (FDE) to 'inst/p_Val2_4_reg_1085_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[15]' (FDE) to 'inst/tmp_6_reg_937_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[16]' (FDE) to 'inst/tmp_6_reg_937_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[17]' (FDE) to 'inst/tmp_6_reg_937_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[18]' (FDE) to 'inst/tmp_6_reg_937_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[19]' (FDE) to 'inst/tmp_6_reg_937_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[20]' (FDE) to 'inst/tmp_6_reg_937_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[21]' (FDE) to 'inst/tmp_6_reg_937_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[22]' (FDE) to 'inst/tmp_6_reg_937_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[23]' (FDE) to 'inst/tmp_6_reg_937_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[24]' (FDE) to 'inst/tmp_6_reg_937_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[25]' (FDE) to 'inst/tmp_6_reg_937_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[26]' (FDE) to 'inst/tmp_6_reg_937_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[27]' (FDE) to 'inst/tmp_6_reg_937_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[28]' (FDE) to 'inst/tmp_6_reg_937_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[29]' (FDE) to 'inst/tmp_6_reg_937_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_reg_927_reg[30]' (FDE) to 'inst/tmp_6_reg_937_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[15]' (FDE) to 'inst/tmp_17_reg_994_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[16]' (FDE) to 'inst/tmp_17_reg_994_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[17]' (FDE) to 'inst/tmp_17_reg_994_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[18]' (FDE) to 'inst/tmp_17_reg_994_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[19]' (FDE) to 'inst/tmp_17_reg_994_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[20]' (FDE) to 'inst/tmp_17_reg_994_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[21]' (FDE) to 'inst/tmp_17_reg_994_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[22]' (FDE) to 'inst/tmp_17_reg_994_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_4_1_reg_984_reg[23]' (FDE) to 'inst/tmp_17_reg_994_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_7_cast_reg_918_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_7_cast_reg_918_reg[32] )
WARNING: [Synth 8-3332] Sequential element (tmp_7_cast_reg_918_reg[32]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (tmp_7_cast_reg_918_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_reg_927_reg[0]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_1_reg_984_reg[0]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_2_reg_1021_reg[0]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_3_reg_1068_reg[0]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_4_reg_1110_reg[0]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[31]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[14]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[13]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[12]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[11]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[10]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[9]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[8]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[7]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[6]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[5]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[4]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[3]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (r_V_4_5_reg_1147_reg[0]) is unused and will be removed from module pwm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1655.590 ; gain = 475.527 ; free physical = 1104 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pwm_ctrl_s_axi_ram: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_17s_1bkb_DSP48_0 | (A2*B2)'    | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1671.590 ; gain = 491.527 ; free physical = 897 ; free virtual = 9954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 1722.629 ; gain = 542.566 ; free physical = 851 ; free virtual = 9901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 841 ; free virtual = 9891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    89|
|2     |DSP48E1  |     6|
|3     |LUT1     |    11|
|4     |LUT2     |   169|
|5     |LUT3     |    97|
|6     |LUT4     |   221|
|7     |LUT5     |    86|
|8     |LUT6     |    94|
|9     |MUXF7    |     5|
|10    |RAMB36E1 |     1|
|11    |FDRE     |   747|
|12    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  1530|
|2     |  inst                               |pwm                            |  1530|
|3     |    pwm_ctrl_s_axi_U                 |pwm_ctrl_s_axi                 |   346|
|4     |      int_m_V                        |pwm_ctrl_s_axi_ram             |    41|
|5     |    pwm_mul_mul_17s_1bkb_U1          |pwm_mul_mul_17s_1bkb           |     1|
|6     |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0_9 |     1|
|7     |    pwm_mul_mul_17s_1bkb_U2          |pwm_mul_mul_17s_1bkb_0         |     1|
|8     |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0_8 |     1|
|9     |    pwm_mul_mul_17s_1bkb_U3          |pwm_mul_mul_17s_1bkb_1         |     1|
|10    |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0_7 |     1|
|11    |    pwm_mul_mul_17s_1bkb_U4          |pwm_mul_mul_17s_1bkb_2         |     1|
|12    |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0_6 |     1|
|13    |    pwm_mul_mul_17s_1bkb_U5          |pwm_mul_mul_17s_1bkb_3         |     1|
|14    |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0_5 |     1|
|15    |    pwm_mul_mul_17s_1bkb_U6          |pwm_mul_mul_17s_1bkb_4         |     1|
|16    |      pwm_mul_mul_17s_1bkb_DSP48_0_U |pwm_mul_mul_17s_1bkb_DSP48_0   |     1|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.645 ; gain = 546.582 ; free physical = 832 ; free virtual = 9882
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1726.645 ; gain = 194.582 ; free physical = 908 ; free virtual = 9958
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 1726.652 ; gain = 546.582 ; free physical = 908 ; free virtual = 9958
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1726.652 ; gain = 565.691 ; free physical = 920 ; free virtual = 9971
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/pwm_pwm_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_pwm_0_2/pwm_pwm_0_2.xci
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_pwm_0_2_synth_1/pwm_pwm_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_pwm_0_2_utilization_synth.rpt -pb pwm_pwm_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1750.656 ; gain = 0.000 ; free physical = 910 ; free virtual = 9963
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 15:52:23 2018...
