\hypertarget{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}{}\doxysection{UART Driver Enable Assertion Time LSB Position In CR1 Register}
\label{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s}\index{UART Driver Enable Assertion Time LSB Position In CR1 Register@{UART Driver Enable Assertion Time LSB Position In CR1 Register}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}{UART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+ADDRESS\+\_\+\+LSB\+\_\+\+POS}}~21U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}\label{group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_ga90d12dcdf8fd18f3be92d9699abe02cd}} 
\index{UART Driver Enable Assertion Time LSB Position In CR1 Register@{UART Driver Enable Assertion Time LSB Position In CR1 Register}!UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS@{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS}}
\index{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS@{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS}!UART Driver Enable Assertion Time LSB Position In CR1 Register@{UART Driver Enable Assertion Time LSB Position In CR1 Register}}
\doxysubsubsection{\texorpdfstring{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS}{UART\_CR1\_DEAT\_ADDRESS\_LSB\_POS}}
{\footnotesize\ttfamily \#define UART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+ADDRESS\+\_\+\+LSB\+\_\+\+POS~21U}

UART Driver Enable assertion time LSB position in CR1 register 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

