{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442890569512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442890569512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 23:56:09 2015 " "Processing started: Mon Sep 21 23:56:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442890569512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442890569512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442890569512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442890569840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/ip_finale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/ip_finale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutationFinale-initialPermutationFinale_behav " "Found design unit 1: initialPermutationFinale-initialPermutationFinale_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip_finale.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip_finale.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570403 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutationFinale " "Found entity 1: initialPermutationFinale" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip_finale.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip_finale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialPermutation-initialPermutation_behav " "Found design unit 1: initialPermutation-initialPermutation_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570418 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialPermutation " "Found entity 1: initialPermutation" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/ip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/3des/des/des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 des-des_behav " "Found design unit 1: des-des_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""} { "Info" "ISGN_ENTITY_NAME" "1 des " "Found entity 1: des" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/p_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/p_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_box-p_box_behav " "Found design unit 1: p_box-p_box_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/p_box.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/p_box.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_box " "Found entity 1: p_box" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/p_box.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/p_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f-f_behav " "Found design unit 1: f-f_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570465 ""} { "Info" "ISGN_ENTITY_NAME" "1 f " "Found entity 1: f" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/feistel/e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansion-expansion_behav " "Found design unit 1: expansion-expansion_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/e.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/e.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570481 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansion " "Found entity 1: expansion" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/e.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/processkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/processkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processKey-processKey_behav " "Found design unit 1: processKey-processKey_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570497 ""} { "Info" "ISGN_ENTITY_NAME" "1 processKey " "Found entity 1: processKey" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice2-permutedChoice2_behav " "Found design unit 1: permutedChoice2-permutedChoice2_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc2.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570512 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice2 " "Found entity 1: permutedChoice2" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc2.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/pc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/keys/pc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 permutedChoice1-permutedChoice1_behav " "Found design unit 1: permutedChoice1-permutedChoice1_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc1.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570528 ""} { "Info" "ISGN_ENTITY_NAME" "1 permutedChoice1 " "Found entity 1: permutedChoice1" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc1.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/pc1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-sbox8_behav " "Found design unit 1: sbox8-sbox8_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox8.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570543 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox8.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox7-sbox7_behav " "Found design unit 1: sbox7-sbox7_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox7.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570559 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox7 " "Found entity 1: sbox7" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox7.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox6-sbox6_behav " "Found design unit 1: sbox6-sbox6_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox6.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570575 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox6 " "Found entity 1: sbox6" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox6.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox5-sbox5_behav " "Found design unit 1: sbox5-sbox5_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox5.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570590 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox5 " "Found entity 1: sbox5" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox5.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox4-sbox4_behav " "Found design unit 1: sbox4-sbox4_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox4.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570606 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox4 " "Found entity 1: sbox4" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox4.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox3-sbox3_behav " "Found design unit 1: sbox3-sbox3_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox3.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570622 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox3 " "Found entity 1: sbox3" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox3.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox2-sbox2_behav " "Found design unit 1: sbox2-sbox2_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox2.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570637 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox2 " "Found entity 1: sbox2" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox2.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox1-sbox1_behav " "Found design unit 1: sbox1-sbox1_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox1.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox1 " "Found entity 1: sbox1" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox1.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vboxsvr/rodolfolabiapari/documents/nuvem/mega/pesquisas/encryptioninhardware/code/vhd/3des vhdl/sbox/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-sbox_behav " "Found design unit 1: sbox-sbox_behav" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top_level-uart_behav " "Found design unit 1: uart_top_level-uart_behav" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top_level " "Found entity 1: uart_top_level" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-rx_behiv " "Found design unit 1: rx-rx_behiv" {  } { { "rx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/rx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-tx_behiv " "Found design unit 1: tx-tx_behiv" {  } { { "tx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/tx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newClock-newClock_behav " "Found design unit 1: newClock-newClock_behav" {  } { { "newClock.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/newClock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""} { "Info" "ISGN_ENTITY_NAME" "1 newClock " "Found entity 1: newClock" {  } { { "newClock.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/newClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador7seg-decodificador " "Found design unit 1: decodificador7seg-decodificador" {  } { { "7seg.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador7seg " "Found entity 1: decodificador7seg" {  } { { "7seg.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_behav " "Found design unit 1: uart-uart_behav" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442890570684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top_level " "Elaborating entity \"uart_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442890570856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_des_done uart_top_level.vhd(31) " "Verilog HDL or VHDL warning at uart_top_level.vhd(31): object \"sig_des_done\" assigned a value but never read" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890570856 "|uart_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_des_textOut64 uart_top_level.vhd(32) " "Verilog HDL or VHDL warning at uart_top_level.vhd(32): object \"sig_des_textOut64\" assigned a value but never read" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890570856 "|uart_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botaoAvancaByte uart_top_level.vhd(49) " "Verilog HDL or VHDL warning at uart_top_level.vhd(49): object \"botaoAvancaByte\" assigned a value but never read" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890570856 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao1 uart_top_level.vhd(169) " "VHDL Process Statement warning at uart_top_level.vhd(169): signal \"botao1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570856 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(174) " "VHDL Process Statement warning at uart_top_level.vhd(174): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_dado_recebido uart_top_level.vhd(175) " "VHDL Process Statement warning at uart_top_level.vhd(175): signal \"sig_dado_recebido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_recebido uart_top_level.vhd(189) " "VHDL Process Statement warning at uart_top_level.vhd(189): signal \"sig_comm_recebido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(190) " "VHDL Process Statement warning at uart_top_level.vhd(190): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(191) " "VHDL Process Statement warning at uart_top_level.vhd(191): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(194) " "VHDL Process Statement warning at uart_top_level.vhd(194): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_dado_recebido uart_top_level.vhd(195) " "VHDL Process Statement warning at uart_top_level.vhd(195): signal \"sig_dado_recebido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(198) " "VHDL Process Statement warning at uart_top_level.vhd(198): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_recebido uart_top_level.vhd(204) " "VHDL Process Statement warning at uart_top_level.vhd(204): signal \"sig_comm_recebido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(236) " "VHDL Process Statement warning at uart_top_level.vhd(236): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_enviar_busy uart_top_level.vhd(236) " "VHDL Process Statement warning at uart_top_level.vhd(236): signal \"sig_comm_enviar_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao4 uart_top_level.vhd(240) " "VHDL Process Statement warning at uart_top_level.vhd(240): signal \"botao4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao2 uart_top_level.vhd(242) " "VHDL Process Statement warning at uart_top_level.vhd(242): signal \"botao2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_enviar uart_top_level.vhd(246) " "VHDL Process Statement warning at uart_top_level.vhd(246): signal \"sig_comm_enviar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(248) " "VHDL Process Statement warning at uart_top_level.vhd(248): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_enviar_busy uart_top_level.vhd(249) " "VHDL Process Statement warning at uart_top_level.vhd(249): signal \"sig_comm_enviar_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_enviar_busy uart_top_level.vhd(252) " "VHDL Process Statement warning at uart_top_level.vhd(252): signal \"sig_comm_enviar_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_comm_enviar uart_top_level.vhd(252) " "VHDL Process Statement warning at uart_top_level.vhd(252): signal \"sig_comm_enviar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countEstado uart_top_level.vhd(255) " "VHDL Process Statement warning at uart_top_level.vhd(255): signal \"countEstado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countBytesLidos uart_top_level.vhd(258) " "VHDL Process Statement warning at uart_top_level.vhd(258): signal \"countBytesLidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(259) " "VHDL Process Statement warning at uart_top_level.vhd(259): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(260) " "VHDL Process Statement warning at uart_top_level.vhd(260): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(261) " "VHDL Process Statement warning at uart_top_level.vhd(261): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(262) " "VHDL Process Statement warning at uart_top_level.vhd(262): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(263) " "VHDL Process Statement warning at uart_top_level.vhd(263): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(264) " "VHDL Process Statement warning at uart_top_level.vhd(264): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(265) " "VHDL Process Statement warning at uart_top_level.vhd(265): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_des_key uart_top_level.vhd(266) " "VHDL Process Statement warning at uart_top_level.vhd(266): signal \"sig_des_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countEstado uart_top_level.vhd(277) " "VHDL Process Statement warning at uart_top_level.vhd(277): signal \"countEstado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countEstado uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"countEstado\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display8segSelect uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"display8segSelect\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display8seg uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"display8seg\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_decod_In uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_decod_In\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countBytesLidos uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"countBytesLidos\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "completado uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"completado\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_dado_enviar uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_dado_enviar\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_des_reset uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_des_reset\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_des_key uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_des_key\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_des_text64 uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_des_text64\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledred uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"ledred\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_comm_enviar uart_top_level.vhd(151) " "VHDL Process Statement warning at uart_top_level.vhd(151): inferring latch(es) for signal or variable \"sig_comm_enviar\", which holds its previous value in one or more paths through the process" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_comm_enviar uart_top_level.vhd(151) " "Inferred latch for \"sig_comm_enviar\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[0\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[1\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[2\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[3\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[4\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[5\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[5\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[6\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[6\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledred\[7\] uart_top_level.vhd(151) " "Inferred latch for \"ledred\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[63\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[63\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[62\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[62\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[61\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[61\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[60\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[60\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[59\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[59\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[58\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[58\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[57\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[57\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[56\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[56\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[55\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[55\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[54\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[54\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[53\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[53\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[52\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[52\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[51\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[51\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[50\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[50\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[49\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[49\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[48\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[48\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[47\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[47\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[46\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[46\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570872 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[45\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[45\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[44\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[44\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[43\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[43\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[42\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[42\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[41\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[41\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[40\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[40\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[39\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[39\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[38\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[38\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[37\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[37\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[36\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[36\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[35\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[35\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[34\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[34\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[33\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[33\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[32\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[32\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[31\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[31\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[30\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[30\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[29\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[29\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[28\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[28\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[27\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[27\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[26\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[26\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[25\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[25\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[24\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[24\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[23\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[23\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[22\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[22\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[21\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[21\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[20\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[20\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[19\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[19\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[18\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[18\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[17\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[17\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[16\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[16\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[15\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[15\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[14\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[14\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[13\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[13\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[12\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[12\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[11\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[11\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[10\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[10\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[9\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[9\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[8\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[8\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[7\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[6\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[6\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[5\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[5\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[4\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[3\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[2\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[1\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_text64\[0\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_text64\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[63\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[63\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[62\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[62\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[61\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[61\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[60\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[60\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[59\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[59\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[58\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[58\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[57\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[57\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[56\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[56\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[55\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[55\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[54\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[54\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[53\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[53\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[52\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[52\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[51\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[51\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[50\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[50\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[49\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[49\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[48\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[48\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[47\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[47\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[46\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[46\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[45\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[45\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[44\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[44\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[43\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[43\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[42\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[42\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[41\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[41\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[40\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[40\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[39\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[39\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[38\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[38\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[37\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[37\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[36\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[36\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[35\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[35\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[34\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[34\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[33\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[33\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[32\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[32\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[31\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[31\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[30\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[30\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[29\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[29\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[28\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[28\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[27\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[27\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[26\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[26\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[25\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[25\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[24\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[24\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[23\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[23\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[22\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[22\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[21\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[21\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[20\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[20\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[19\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[19\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[18\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[18\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[17\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[17\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[16\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[16\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[15\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[15\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[14\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[14\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[13\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[13\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[12\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[12\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[11\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[11\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[10\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[10\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[9\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[9\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[8\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[8\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[7\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570887 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[6\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[6\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[5\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[5\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[4\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[3\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[2\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[1\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_key\[0\] uart_top_level.vhd(151) " "Inferred latch for \"sig_des_key\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_des_reset uart_top_level.vhd(151) " "Inferred latch for \"sig_des_reset\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[0\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[1\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[2\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[3\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[4\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[5\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[5\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[6\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[6\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dado_enviar\[7\] uart_top_level.vhd(151) " "Inferred latch for \"sig_dado_enviar\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "completado\[0\] uart_top_level.vhd(151) " "Inferred latch for \"completado\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "completado\[1\] uart_top_level.vhd(151) " "Inferred latch for \"completado\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "completado\[2\] uart_top_level.vhd(151) " "Inferred latch for \"completado\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countBytesLidos\[0\] uart_top_level.vhd(151) " "Inferred latch for \"countBytesLidos\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countBytesLidos\[1\] uart_top_level.vhd(151) " "Inferred latch for \"countBytesLidos\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countBytesLidos\[2\] uart_top_level.vhd(151) " "Inferred latch for \"countBytesLidos\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countBytesLidos\[3\] uart_top_level.vhd(151) " "Inferred latch for \"countBytesLidos\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countBytesLidos\[4\] uart_top_level.vhd(151) " "Inferred latch for \"countBytesLidos\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_decod_In\[0\] uart_top_level.vhd(151) " "Inferred latch for \"sig_decod_In\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_decod_In\[1\] uart_top_level.vhd(151) " "Inferred latch for \"sig_decod_In\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_decod_In\[2\] uart_top_level.vhd(151) " "Inferred latch for \"sig_decod_In\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_decod_In\[3\] uart_top_level.vhd(151) " "Inferred latch for \"sig_decod_In\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8seg\[7\] uart_top_level.vhd(151) " "Inferred latch for \"display8seg\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[0\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[1\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[2\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[3\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[4\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[4\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[5\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[5\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[6\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[6\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display8segSelect\[7\] uart_top_level.vhd(151) " "Inferred latch for \"display8segSelect\[7\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countEstado\[0\] uart_top_level.vhd(151) " "Inferred latch for \"countEstado\[0\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countEstado\[1\] uart_top_level.vhd(151) " "Inferred latch for \"countEstado\[1\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countEstado\[2\] uart_top_level.vhd(151) " "Inferred latch for \"countEstado\[2\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countEstado\[3\] uart_top_level.vhd(151) " "Inferred latch for \"countEstado\[3\]\" at uart_top_level.vhd(151)" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570903 "|uart_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "uart_top_level.vhd" "uart1" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data uart.vhd(90) " "VHDL Process Statement warning at uart.vhd(90): signal \"rx_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_recebido uart.vhd(85) " "VHDL Process Statement warning at uart.vhd(85): inferring latch(es) for signal or variable \"dado_recebido\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comando_recebido uart.vhd(85) " "VHDL Process Statement warning at uart.vhd(85): inferring latch(es) for signal or variable \"comando_recebido\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edge uart.vhd(85) " "VHDL Process Statement warning at uart.vhd(85): inferring latch(es) for signal or variable \"edge\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_busy uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"tx_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start uart.vhd(110) " "VHDL Process Statement warning at uart.vhd(110): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_busy uart.vhd(110) " "VHDL Process Statement warning at uart.vhd(110): signal \"tx_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_busy uart.vhd(114) " "VHDL Process Statement warning at uart.vhd(114): signal \"tx_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start uart.vhd(114) " "VHDL Process Statement warning at uart.vhd(114): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_start uart.vhd(104) " "VHDL Process Statement warning at uart.vhd(104): inferring latch(es) for signal or variable \"tx_start\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_start uart.vhd(104) " "Inferred latch for \"tx_start\" at uart.vhd(104)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comando_recebido uart.vhd(85) " "Inferred latch for \"comando_recebido\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[0\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[0\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[1\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[1\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[2\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[2\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[3\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[3\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[4\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[4\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[5\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[5\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[6\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[6\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_recebido\[7\] uart.vhd(85) " "Inferred latch for \"dado_recebido\[7\]\" at uart.vhd(85)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edge uart.vhd(88) " "Inferred latch for \"edge\" at uart.vhd(88)" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442890570934 "|uart_top_level|uart:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newClock uart:uart1\|newClock:c1 " "Elaborating entity \"newClock\" for hierarchy \"uart:uart1\|newClock:c1\"" {  } { { "uart.vhd" "c1" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"uart:uart1\|tx:tx1\"" {  } { { "uart.vhd" "tx1" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570934 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start tx.vhd(68) " "VHDL Process Statement warning at tx.vhd(68): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/tx.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570950 "|uart|tx:tx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"uart:uart1\|rx:rx1\"" {  } { { "uart.vhd" "rx1" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador7seg decodificador7seg:d1 " "Elaborating entity \"decodificador7seg\" for hierarchy \"decodificador7seg:d1\"" {  } { { "uart_top_level.vhd" "d1" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des des:crito1 " "Elaborating entity \"des\" for hierarchy \"des:crito1\"" {  } { { "uart_top_level.vhd" "crito1" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chavesJaCalculadas des.vhd(190) " "VHDL Process Statement warning at des.vhd(190): signal \"chavesJaCalculadas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442890570965 "|uart_top_level|des:crito1"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1442890570965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutation des:crito1\|initialPermutation:mapIp " "Elaborating entity \"initialPermutation\" for hierarchy \"des:crito1\|initialPermutation:mapIp\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "mapIp" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialPermutationFinale des:crito1\|initialPermutationFinale:mapIpFinale " "Elaborating entity \"initialPermutationFinale\" for hierarchy \"des:crito1\|initialPermutationFinale:mapIpFinale\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "mapIpFinale" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890570997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f des:crito1\|f:mapF " "Elaborating entity \"f\" for hierarchy \"des:crito1\|f:mapF\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "mapF" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansion des:crito1\|f:mapF\|expansion:mapE " "Elaborating entity \"expansion\" for hierarchy \"des:crito1\|f:mapF\|expansion:mapE\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" "mapE" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox des:crito1\|f:mapF\|sbox:mapSbox " "Elaborating entity \"sbox\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" "mapSbox" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_bus48 sbox.vhd(135) " "Verilog HDL or VHDL warning at sbox.vhd(135): object \"sig_bus48\" assigned a value but never read" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890571043 "|uart_top_level|des:crito1|f:mapF|sbox:mapSbox"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 des:crito1\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1 " "Elaborating entity \"sbox1\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox1:mapSbox1\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox1" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 des:crito1\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2 " "Elaborating entity \"sbox2\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox2:mapSbox2\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox2" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox3 des:crito1\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3 " "Elaborating entity \"sbox3\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox3:mapSbox3\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox3" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox4 des:crito1\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4 " "Elaborating entity \"sbox4\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox4:mapSbox4\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox4" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox5 des:crito1\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5 " "Elaborating entity \"sbox5\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox5:mapSbox5\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox5" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox6 des:crito1\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6 " "Elaborating entity \"sbox6\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox6:mapSbox6\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox6" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox7 des:crito1\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7 " "Elaborating entity \"sbox7\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox7:mapSbox7\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox7" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 des:crito1\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8 " "Elaborating entity \"sbox8\" for hierarchy \"des:crito1\|f:mapF\|sbox:mapSbox\|sbox8:mapSbox8\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" "mapSbox8" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/sbox/sbox.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_box des:crito1\|f:mapF\|p_box:mapP_box " "Elaborating entity \"p_box\" for hierarchy \"des:crito1\|f:mapF\|p_box:mapP_box\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" "mapP_box" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/feistel/f.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processKey des:crito1\|processKey:mapK " "Elaborating entity \"processKey\" for hierarchy \"des:crito1\|processKey:mapK\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" "mapK" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/des/des.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comparacao48 processKey.vhd(124) " "Verilog HDL or VHDL warning at processKey.vhd(124): object \"comparacao48\" assigned a value but never read" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890571184 "|uart_top_level|des:crito1|processKey:mapK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccompare processKey.vhd(125) " "Verilog HDL or VHDL warning at processKey.vhd(125): object \"ccompare\" assigned a value but never read" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890571184 "|uart_top_level|des:crito1|processKey:mapK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcompare processKey.vhd(125) " "Verilog HDL or VHDL warning at processKey.vhd(125): object \"dcompare\" assigned a value but never read" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1442890571184 "|uart_top_level|des:crito1|processKey:mapK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice1 des:crito1\|processKey:mapK\|permutedChoice1:mapPc1 " "Elaborating entity \"permutedChoice1\" for hierarchy \"des:crito1\|processKey:mapK\|permutedChoice1:mapPc1\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "mapPc1" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "permutedChoice2 des:crito1\|processKey:mapK\|permutedChoice2:mapPc2_k0 " "Elaborating entity \"permutedChoice2\" for hierarchy \"des:crito1\|processKey:mapK\|permutedChoice2:mapPc2_k0\"" {  } { { "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" "mapPc2_k0" { Text "//VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/keys/processKey.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442890571200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_decod_In\[0\] " "Latch sig_decod_In\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countBytesLidos\[0\] " "Ports D and ENA on the latch are fed by the same signal countBytesLidos\[0\]" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_decod_In\[1\] " "Latch sig_decod_In\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countBytesLidos\[1\] " "Ports D and ENA on the latch are fed by the same signal countBytesLidos\[1\]" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_decod_In\[2\] " "Latch sig_decod_In\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countBytesLidos\[2\] " "Ports D and ENA on the latch are fed by the same signal countBytesLidos\[2\]" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_decod_In\[3\] " "Latch sig_decod_In\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countBytesLidos\[3\] " "Ports D and ENA on the latch are fed by the same signal countBytesLidos\[3\]" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display8seg\[7\]\$latch " "Latch display8seg\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|enviar_busy " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|enviar_busy" {  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countEstado\[0\] " "Latch countEstado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_comm_enviar " "Ports D and ENA on the latch are fed by the same signal sig_comm_enviar" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countBytesLidos\[0\] " "Latch countBytesLidos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countBytesLidos\[1\] " "Latch countBytesLidos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countBytesLidos\[2\] " "Latch countBytesLidos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countBytesLidos\[3\] " "Latch countBytesLidos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countBytesLidos\[4\] " "Latch countBytesLidos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_comm_enviar " "Latch sig_comm_enviar has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_comm_enviar " "Ports D and ENA on the latch are fed by the same signal sig_comm_enviar" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countEstado\[1\] " "Latch countEstado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countEstado\[2\] " "Latch countEstado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "completado\[0\] " "Latch completado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:uart1\|edge " "Latch uart:uart1\|edge has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|rx:rx1\|rx_flg " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|rx:rx1\|rx_flg" {  } { { "rx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/rx.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[0\] " "Latch sig_dado_enviar\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[1\] " "Latch sig_dado_enviar\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[2\] " "Latch sig_dado_enviar\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[5\] " "Latch sig_dado_enviar\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[4\] " "Latch sig_dado_enviar\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[3\] " "Latch sig_dado_enviar\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[6\] " "Latch sig_dado_enviar\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_dado_enviar\[7\] " "Latch sig_dado_enviar\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.retornaChave " "Ports D and ENA on the latch are fed by the same signal estado.retornaChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[23\] " "Latch sig_des_key\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[15\] " "Latch sig_des_key\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[7\] " "Latch sig_des_key\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[31\] " "Latch sig_des_key\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[47\] " "Latch sig_des_key\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[55\] " "Latch sig_des_key\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[39\] " "Latch sig_des_key\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[63\] " "Latch sig_des_key\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[22\] " "Latch sig_des_key\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[14\] " "Latch sig_des_key\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[6\] " "Latch sig_des_key\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[30\] " "Latch sig_des_key\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[46\] " "Latch sig_des_key\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[54\] " "Latch sig_des_key\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[38\] " "Latch sig_des_key\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[62\] " "Latch sig_des_key\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[21\] " "Latch sig_des_key\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572325 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[13\] " "Latch sig_des_key\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[5\] " "Latch sig_des_key\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[29\] " "Latch sig_des_key\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[45\] " "Latch sig_des_key\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[53\] " "Latch sig_des_key\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[37\] " "Latch sig_des_key\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[61\] " "Latch sig_des_key\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[18\] " "Latch sig_des_key\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[10\] " "Latch sig_des_key\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[2\] " "Latch sig_des_key\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[26\] " "Latch sig_des_key\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[42\] " "Latch sig_des_key\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[50\] " "Latch sig_des_key\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[34\] " "Latch sig_des_key\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[58\] " "Latch sig_des_key\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[19\] " "Latch sig_des_key\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[11\] " "Latch sig_des_key\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[3\] " "Latch sig_des_key\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[27\] " "Latch sig_des_key\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[43\] " "Latch sig_des_key\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[51\] " "Latch sig_des_key\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[35\] " "Latch sig_des_key\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[59\] " "Latch sig_des_key\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[20\] " "Latch sig_des_key\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[12\] " "Latch sig_des_key\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[4\] " "Latch sig_des_key\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[28\] " "Latch sig_des_key\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[44\] " "Latch sig_des_key\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[52\] " "Latch sig_des_key\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[36\] " "Latch sig_des_key\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[60\] " "Latch sig_des_key\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[17\] " "Latch sig_des_key\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[9\] " "Latch sig_des_key\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[1\] " "Latch sig_des_key\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[25\] " "Latch sig_des_key\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[41\] " "Latch sig_des_key\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[49\] " "Latch sig_des_key\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[33\] " "Latch sig_des_key\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[57\] " "Latch sig_des_key\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[16\] " "Latch sig_des_key\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[8\] " "Latch sig_des_key\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[0\] " "Latch sig_des_key\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[24\] " "Latch sig_des_key\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[40\] " "Latch sig_des_key\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[48\] " "Latch sig_des_key\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[32\] " "Latch sig_des_key\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sig_des_key\[56\] " "Latch sig_des_key\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.recebeChave " "Ports D and ENA on the latch are fed by the same signal estado.recebeChave" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1442890572340 ""}  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/tx.vhd" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1442890572340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pinSound VCC " "Pin \"pinSound\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|pinSound"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[1\] VCC " "Pin \"display8segSelect\[1\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[2\] VCC " "Pin \"display8segSelect\[2\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[3\] VCC " "Pin \"display8segSelect\[3\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[4\] VCC " "Pin \"display8segSelect\[4\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[5\] VCC " "Pin \"display8segSelect\[5\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[6\] VCC " "Pin \"display8segSelect\[6\]\" is stuck at VCC" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display8segSelect\[7\] GND " "Pin \"display8segSelect\[7\]\" is stuck at GND" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442890572450 "|uart_top_level|display8segSelect[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442890572450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1442890572684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442890572997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442890572997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinIn120 " "No output dependent on input pin \"pinIn120\"" {  } { { "uart_top_level.vhd" "" { Text "C:/altera/projetos/ldd/uart/v2/uart_top_level.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442890573059 "|uart_top_level|pinIn120"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442890573059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442890573059 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442890573059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442890573059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442890573059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442890573090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 23:56:13 2015 " "Processing ended: Mon Sep 21 23:56:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442890573090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442890573090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442890573090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442890573090 ""}
