xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on Jun 06, 2023 at 20:45:20 CST
xrun
	tb.sv
	LASER_syn.v
	+define+GATE+USECOLOR+SDF
	+access+r
	-clean
	-createdebugdb
	-v /home/eda/CBDK018_TSMC_Artisan/CIC/Verilog/tsmc18_neg.v
	+ncmaxdelays
xrun: *W,OPDEPRREN: Command Line Option (+ncmaxdelays) is deprecated. Use (+xmmaxdelays) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: LASER_syn.v
	module worklib.LASER:v
		errors: 0, warnings: 0
file: /home/eda/CBDK018_TSMC_Artisan/CIC/Verilog/tsmc18_neg.v
	module tsmc18_neg.CMPR42X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.ADDFX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.ADDHXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AND2X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.AND2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AND3XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AND4X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI211XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI21XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI221XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI222XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI22XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI2BB1X2:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI2BB1XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI2BB2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI31X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.AOI32XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.BUFX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.BUFX2:v
		errors: 0, warnings: 0
	module tsmc18_neg.CLKINVX3:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFHQX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFHQX4:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFHQXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFSX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.DFFTRX4:v
		errors: 0, warnings: 0
	module tsmc18_neg.INVX1:v
		errors: 0, warnings: 0
	module tsmc18_neg.INVXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NAND2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NAND2BXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NAND3XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NAND3BXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NAND4XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR2X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR2X2:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR2BXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR3X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR3X2:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR3X4:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR3XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.NOR4BXL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI211XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI21XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI221XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI22XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI2BB1X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI2BB1XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI31XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OAI32XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OR2X2:v
		errors: 0, warnings: 0
	module tsmc18_neg.OR2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.OR3XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.XNOR2XL:v
		errors: 0, warnings: 0
	module tsmc18_neg.XOR2X1:v
		errors: 0, warnings: 0
	module tsmc18_neg.XOR2XL:v
		errors: 0, warnings: 0
	primitive tsmc18_neg.udp_edfft:v
		errors: 0, warnings: 0
	primitive tsmc18_neg.udp_dff:v
		errors: 0, warnings: 0
		Caching library 'tsmc18_neg' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		testfixture
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "./LASER_syn.sdf"
xmelab: *W,CUSFNF: The SDF file "LASER_SYN.sdf" not found..
    $sdf_annotate("LASER_SYN.sdf", u_LASER);
                |
xmelab: *W,CUSSTI (./tb.sv,57|16): This SDF System Task will be Ignored..
	Annotating SDF timing data:
		Compiled SDF file:     LASER_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_LASER
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: 
		 No. of Pathdelays = 5364    	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (5364/5364) 
		 No. of Tchecks    = 1674    	 No. of Disabled Tchecks    = 0        Annotated = 100.00% (1674/1674) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	          5364	             0	              5364	                100.00
		      $width	           836	             0	               836	                100.00
		  $setuphold	           838	             0	               838	                100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x51aab4eb>
			streams:  36, words: 57800
		tsmc18_neg.ADDHXL:v <0x09e07fae>
			streams:   0, words:     0
		tsmc18_neg.ADDFX1:v <0x163a403a>
			streams:   0, words:     0
		tsmc18_neg.XOR2X1:v <0x65e53c78>
			streams:   0, words:     0
		tsmc18_neg.XOR2XL:v <0x48bd7500>
			streams:   0, words:     0
		tsmc18_neg.XNOR2XL:v <0x05a11d0b>
			streams:   0, words:     0
		tsmc18_neg.DFFHQX4:v <0x6b6ca909>
			streams:   0, words:     0
		tsmc18_neg.DFFHQXL:v <0x6b3151d6>
			streams:   0, words:     0
		tsmc18_neg.DFFX1:v <0x23df905a>
			streams:   0, words:     0
		tsmc18_neg.DFFTRX4:v <0x0de3791b>
			streams:   0, words:     0
		tsmc18_neg.CMPR42X1:v <0x01c5684b>
			streams:   0, words:     0
		tsmc18_neg.DFFHQX1:v <0x03a5d085>
			streams:   0, words:     0
		tsmc18_neg.DFFSX1:v <0x4a0bac03>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/eda/2023-IC-Design-Contest/xcelium.d/worklib/testfixture/sv/debug_db/testfixture)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 1960      58
		UDPs:                     416       2
		Primitives:              4392       8
		Timing outputs:          1998      28
		Registers:                461      53
		Scalar wires:            2418       -
		Expanded wires:             8       2
		Vectored wires:             2       -
		Always blocks:              3       3
		Initial blocks:            13      13
		Cont. assignments:          2       2
		Pseudo assignments:         1       1
		Timing checks:           2512     423
		Interconnect:            5372       -
		Delayed tcheck signals:   837     419
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LASER_SYN.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:        371
---- Get Return: C1( x, x),C2( x, x)
---- cover =   0, optimum =  30

   3388000, ERROR, received DONE while send pattern, img2.pattern   7 pixel. Simlation terminated

Simulation complete via $finish(1) at time 3388 NS + 0
./tb.sv:213                 $finish;
xcelium> exit
TOOL:	xrun(64)	22.03-s003: Exiting on Jun 06, 2023 at 20:45:22 CST  (total: 00:00:02)
