
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2369.086182 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2369.086426 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.209308    1.005306    2.484285 2371.570801 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      1.008003    0.045247 2371.615967 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.199011    1.510736    1.462468 2373.078369 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      1.525534    0.121418 2373.199951 ^ io_east_out[13] (out)
                                           2373.199951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.199951   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.549805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2369.086182 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2369.086426 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.920410 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.920410 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014899    0.082372    1.928129 2372.848633 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.082372    0.000455 2372.849121 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.271089    0.347654 2373.196777 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.271095    0.001592 2373.198242 ^ io_west_out[13] (out)
                                           2373.198242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.198242   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.551758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2369.086182 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2369.086426 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.920410 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.920410 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006093    0.044930    1.818989 2372.739502 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.044930    0.000227 2372.739746 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273520    0.332193 2373.071777 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.273525    0.001592 2373.073486 ^ io_south_out[13] (out)
                                           2373.073486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.073486   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.676270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.561768 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.562744 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.729736 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.729736 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011622    0.068028    1.699164 2372.428711 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.068028    0.000227 2372.428955 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271760    0.341515 2372.770508 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.271767    0.001592 2372.772217 ^ io_west_out[4] (out)
                                           2372.772217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.772217   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.978027   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.518555 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.518555 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.429688 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.429688 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010964    0.067652    1.824219 2372.253906 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.067652    0.000227 2372.254150 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.270093    0.340151 2372.594238 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.270098    0.001592 2372.595947 ^ io_west_out[12] (out)
                                           2372.595947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.595947   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.153809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.561768 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.562744 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.729736 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.729736 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006213    0.040937    1.456328 2372.186035 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.040937    0.000227 2372.186279 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272983    0.329919 2372.516113 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.272988    0.001592 2372.517822 ^ io_south_out[4] (out)
                                           2372.517822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.517822   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.231934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.400391 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.401123 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.428955 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.428955 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009538    0.065895    1.738499 2372.167236 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.065895    0.000227 2372.167480 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271757    0.340378 2372.508057 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.271763    0.001592 2372.509521 ^ io_west_out[5] (out)
                                           2372.509521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.509521   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.240234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.518555 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.518555 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.429688 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.429688 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006540    0.044912    1.604349 2372.034180 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.044912    0.000227 2372.034424 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273520    0.332193 2372.366455 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.273525    0.001592 2372.368164 ^ io_south_out[12] (out)
                                           2372.368164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.368164   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.382324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.385498 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.385986 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.379639 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.379639 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009851    0.059540    1.606395 2371.986084 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.059540    0.000455 2371.986572 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.271205    0.337195 2372.323730 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.271211    0.001592 2372.325439 ^ io_west_out[6] (out)
                                           2372.325439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.325439   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.424805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.400391 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.401123 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.428955 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.428955 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006340    0.047963    1.492026 2371.920898 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.047963    0.000227 2371.921143 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273525    0.333557 2372.254639 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.273530    0.001592 2372.256348 ^ io_south_out[5] (out)
                                           2372.256348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.256348   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.494141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.385498 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.385986 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.379639 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.379639 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006993    0.046596    1.507260 2371.886963 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.046596    0.000227 2371.887207 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273523    0.332875 2372.219971 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.273528    0.001592 2372.221680 ^ io_south_out[6] (out)
                                           2372.221680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.221680   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.528809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.518555 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.518555 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.118308    0.574409    2.258503 2370.777100 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.583360    0.056389 2370.833496 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.158311    1.205872    1.147782 2371.981445 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      1.216168    0.090722 2372.072021 ^ io_east_out[12] (out)
                                           2372.072021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.072021   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.677734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.561768 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.562744 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.012774    0.069000    2.384695 2370.947510 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.069000    0.000682 2370.948242 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.041426    0.325770    0.378805 2371.326904 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.325839    0.003865 2371.330811 ^ io_east_out[4] (out)
                                           2371.330811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.330811   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.418945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2369.086182 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2369.086426 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005991    0.044548    1.678473 2370.764893 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.044548    0.000227 2370.765137 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273520    0.331966 2371.097168 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.273525    0.001592 2371.098633 ^ io_south_out[29] (out)
                                           2371.098633   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.098633   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.651367   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.149935    0.722706    2.672778 2369.685059 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.730936    0.059117 2369.744141 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.150279    1.144369    1.155740 2370.899902 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      1.153717    0.084356 2370.984375 ^ io_east_out[29] (out)
                                           2370.984375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.984375   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.765625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.385498 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.385986 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.013994    0.074495    2.109346 2370.495117 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.074495    0.000909 2370.496094 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.045546    0.356512    0.402451 2370.898682 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.356611    0.005002 2370.903564 ^ io_east_out[6] (out)
                                           2370.903564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.903564   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.846680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.400391 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.401123 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.016222    0.084560    2.043635 2370.444824 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.084560    0.000682 2370.445557 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.044784    0.350844    0.403361 2370.848877 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.350931    0.004547 2370.853271 ^ io_east_out[5] (out)
                                           2370.853271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.853271   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.896484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.561768 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.562744 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006383    0.041646    1.912440 2370.475342 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.041646    0.000227 2370.475342 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.273600    0.330829 2370.806396 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.273605    0.001592 2370.807861 ^ io_south_out[20] (out)
                                           2370.807861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.807861   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.941895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.385498 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.385986 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006891    0.046187    1.874014 2370.260010 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.046187    0.000227 2370.260010 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273522    0.332875 2370.593018 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.273527    0.001592 2370.594482 ^ io_south_out[22] (out)
                                           2370.594482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.594482   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.155762   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.400391 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.401123 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006424    0.048269    1.763283 2370.164307 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.048269    0.000227 2370.164551 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034446    0.273622    0.333785 2370.498535 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.273627    0.001592 2370.500000 ^ io_south_out[21] (out)
                                           2370.500000   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.500000   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.250488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.130884    0.632781    2.222350 2369.189697 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.639948    0.052523 2369.242188 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.159044    1.197219    1.216449 2370.458740 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      1.198162    0.027967 2370.486572 ^ io_east_out[28] (out)
                                           2370.486572   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.486572   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.263672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.596436 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.596436 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2368.111572 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2368.111572 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006729    0.042853    2.043180 2370.154785 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.042853    0.000227 2370.155029 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.272706    0.330601 2370.485596 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.272711    0.001592 2370.487305 ^ io_north_out[1] (out)
                                           2370.487305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.487305   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.263184   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.518555 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.518555 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006582    0.045077    1.622539 2370.141113 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.045077    0.000227 2370.141357 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273520    0.332193 2370.473633 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.273526    0.001592 2370.475342 ^ io_south_out[28] (out)
                                           2370.475342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.475342   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.274902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.119474    0.576633    2.261004 2369.207275 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.581005    0.037744 2369.245117 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.139259    1.062303    1.055923 2370.301025 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      1.069756    0.072760 2370.373779 ^ io_east_out[20] (out)
                                           2370.373779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.373779   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.376465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.171931    0.818933    2.251454 2369.093018 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.819382    0.017735 2369.110840 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.140670    1.071540    1.130957 2370.241699 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      1.078606    0.071168 2370.312988 ^ io_east_out[21] (out)
                                           2370.312988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.312988   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.437012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.168276    0.805116    2.544539 2369.045166 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.805324    0.012506 2369.057861 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130563    0.995693    1.082071 2370.139893 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      1.001874    0.064119 2370.203857 ^ io_east_out[22] (out)
                                           2370.203857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.203857   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.545898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.596436 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.596436 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2368.111572 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2368.111572 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010551    0.060216    1.551143 2369.662842 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.060216    0.000227 2369.663086 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271748    0.337877 2370.000977 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.271755    0.001592 2370.002441 ^ io_west_out[17] (out)
                                           2370.002441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.002441   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.748047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.596436 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.596436 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.174968    0.839015    2.274646 2368.871094 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.839880    0.024329 2368.895508 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.102326    0.783248    0.954969 2369.850342 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.787188    0.045475 2369.895996 ^ io_east_out[17] (out)
                                           2369.895996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.895996   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.854004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2367.012207 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2367.012207 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008411    0.050255    2.014531 2369.026855 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.050255    0.000227 2369.027100 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.039018    0.307590    0.358114 2369.385254 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.307712    0.002728 2369.387939 ^ io_north_out[29] (out)
                                           2369.387939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.387939   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.362305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.967285 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.967285 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011898    0.065307    2.050229 2369.017578 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065307    0.000455 2369.018066 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037588    0.297120    0.357659 2369.375732 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.297232    0.002501 2369.378174 ^ io_north_out[28] (out)
                                           2369.378174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.378174   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.371582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.500732 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.500732 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008843    0.051962    2.501111 2369.001953 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.051962    0.000227 2369.001953 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272962    0.334921 2369.336914 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.272968    0.001592 2369.338623 ^ io_north_out[22] (out)
                                           2369.338623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.338623   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.411621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.841553 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.841553 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.009021    0.052762    2.026582 2368.868164 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.052762    0.000227 2368.868408 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272668    0.335149 2369.203613 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.272673    0.001592 2369.205078 ^ io_north_out[21] (out)
                                           2369.205078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.205078   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.544922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.946289 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.946289 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008500    0.050456    1.873787 2368.820068 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.050456    0.000227 2368.820312 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272960    0.334239 2369.154541 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.272966    0.001592 2369.156250 ^ io_north_out[20] (out)
                                           2369.156250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.156250   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.593750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.596436 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.596436 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006988    0.043945    1.993158 2368.589600 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.043945    0.000227 2368.589844 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.273502    0.331738 2368.921631 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.273507    0.001592 2368.923096 ^ io_north_out[17] (out)
                                           2368.923096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.923096   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.827148   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009374    0.054368    2.106162 2367.147217 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.054368    0.000227 2367.147461 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034732    0.275758    0.338105 2367.485596 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.275764    0.001592 2367.487061 ^ io_north_out[12] (out)
                                           2367.487061   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.487061   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.263184   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008996    0.052652    2.047955 2367.139893 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.052652    0.000227 2367.140137 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272668    0.335149 2367.475342 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.272673    0.001592 2367.476807 ^ io_north_out[5] (out)
                                           2367.476807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.476807   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.273438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008854    0.052029    2.201887 2366.987549 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052029    0.000227 2366.987793 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.273223    0.335149 2367.322998 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.273228    0.001592 2367.324463 ^ io_north_out[6] (out)
                                           2367.324463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.324463   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.425293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012902    0.073658    1.921535 2366.939697 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.073658    0.000227 2366.939941 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272995    0.344926 2367.284912 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.273001    0.001592 2367.286621 ^ io_west_out[29] (out)
                                           2367.286621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.286621   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.463379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008443    0.050208    1.873787 2366.909668 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.050208    0.000227 2366.909668 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272959    0.334239 2367.243896 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.272965    0.001592 2367.245605 ^ io_north_out[4] (out)
                                           2367.245605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.245605   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.504395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2363.116699 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2363.117188 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2365.041016 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2365.041016 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.010214    0.064617    1.821491 2366.862549 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.064617    0.000227 2366.862793 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271755    0.339924 2367.202637 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.271762    0.001592 2367.204346 ^ io_west_out[28] (out)
                                           2367.204346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.204346   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.545898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2365.092041 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2365.092041 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009123    0.064339    1.736908 2366.828857 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.064339    0.000227 2366.829102 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271754    0.339696 2367.168701 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.271761    0.001592 2367.170410 ^ io_west_out[21] (out)
                                           2367.170410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.170410   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.580078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2365.018311 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2365.018311 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008402    0.050209    1.770786 2366.789062 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.050209    0.000227 2366.789307 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034372    0.273076    0.334239 2367.123535 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.273082    0.001592 2367.125000 ^ io_north_out[13] (out)
                                           2367.125000   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.125000   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.625000   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2365.035645 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2365.035645 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011125    0.065962    1.697345 2366.733154 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.065962    0.000227 2366.733398 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.272943    0.341288 2367.074707 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.272950    0.001819 2367.076416 ^ io_west_out[20] (out)
                                           2367.076416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.076416   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.673828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.167137    0.802966    6.553819 2365.760010 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.805778    0.040927 2365.800781 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.155206    1.168841    1.238732 2367.039551 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      1.169656    0.025693 2367.065186 ^ io_east_out[24] (out)
                                           2367.065186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.065186   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.684570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.205902    0.985623    6.529035 2365.735107 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.985977    0.017508 2365.752686 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.151954    1.156344    1.227818 2366.980469 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      1.164667    0.080263 2367.060791 ^ io_east_out[25] (out)
                                           2367.060791   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.060791   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.688965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.159766    0.770391    6.516075 2365.722168 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.773326    0.041382 2365.763672 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.138231    1.053017    1.107537 2366.871094 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      1.060700    0.073442 2366.944580 ^ io_east_out[27] (out)
                                           2366.944580   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.944580   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.805664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.120060    0.580416    6.491518 2365.697754 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.586682    0.046612 2365.744141 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.150358    1.132994    1.153467 2366.897705 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      1.133749    0.024329 2366.922119 ^ io_east_out[26] (out)
                                           2366.922119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.922119   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.828125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013667    0.073019    1.617536 2366.356201 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.073019    0.000455 2366.356689 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040765    0.320668    0.377668 2366.734131 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.320806    0.003183 2366.737549 ^ io_east_out[1] (out)
                                           2366.737549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.737549   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.012695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.234619 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.234619 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.785645 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.785645 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008764    0.055050    1.602302 2366.387939 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.055050    0.000227 2366.388184 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.271883    0.335604 2366.723877 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.271890    0.001592 2366.725342 ^ io_west_out[22] (out)
                                           2366.725342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.725342   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.024902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.189076    0.898982    6.447636 2365.653809 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.899334    0.017053 2365.670898 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.099947    0.766012    0.957925 2366.628662 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.770048    0.045475 2366.674316 ^ io_east_out[18] (out)
                                           2366.674316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.674316   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.075684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.738525 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.738525 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006591    0.042543    1.284207 2366.022705 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.042543    0.000227 2366.022949 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272985    0.330829 2366.353760 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.272990    0.001592 2366.355469 ^ io_south_out[17] (out)
                                           2366.355469   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.355469   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.395020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.165575    0.795933    5.745051 2364.951172 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.800387    0.047521 2364.998779 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104469    0.798905    0.959517 2365.958252 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.802109    0.041609 2365.999756 ^ io_east_out[16] (out)
                                           2365.999756   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.999756   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.750488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.203012    0.971006    5.480161 2364.686279 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.971241    0.014552 2364.700928 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.119985    0.916634    1.072067 2365.772949 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.921969    0.057298 2365.830322 ^ io_east_out[19] (out)
                                           2365.830322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.830322   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.919434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     3    0.109027    0.524667    5.363973 2364.570068 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.527281    0.039336 2364.609375 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.142422    1.086232    1.051831 2365.661377 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      1.093690    0.073669 2365.734863 ^ io_east_out[23] (out)
                                           2365.734863   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.734863   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.015137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.010221    0.058207    6.092478 2365.298584 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.058207    0.000227 2365.298828 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.273523    0.338332 2365.637207 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.273529    0.001592 2365.638672 ^ io_north_out[26] (out)
                                           2365.638672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.638672   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.111328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009788    0.057142    6.082701 2365.288818 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.057142    0.000227 2365.289062 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272970    0.337423 2365.626465 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.272975    0.001592 2365.628174 ^ io_north_out[24] (out)
                                           2365.628174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.628174   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.122070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015200    0.079836    6.047685 2365.253906 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.079836    0.000227 2365.254150 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.273005    0.347882 2365.601807 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.273011    0.001592 2365.603516 ^ io_north_out[27] (out)
                                           2365.603516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.603516   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.146484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.012248    0.066739    6.038136 2365.244385 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.066739    0.000227 2365.244385 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034481    0.273915    0.342425 2365.586914 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.273920    0.001592 2365.588623 ^ io_north_out[25] (out)
                                           2365.588623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.588623   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.161621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.102770    7.366907 2356.431641 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.102770    0.000455 2356.432129 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.101117    2.392653 2358.824707 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.101117    0.000227 2358.824951 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.010171    0.038955    6.286655 2365.111816 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.038955    0.000227 2365.111816 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.166704    0.329919 2365.441895 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.166718    0.001592 2365.443359 v io_north_out[18] (out)
                                           2365.443359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.443359   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.306641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.010260    0.058953    1.550234 2364.483154 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.058953    0.000227 2364.483398 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271746    0.337195 2364.820557 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.271753    0.001592 2364.822266 ^ io_west_out[1] (out)
                                           2364.822266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.822266   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.927734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.933105 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.933105 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006778    0.043330    1.476337 2364.409424 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.043330    0.000227 2364.409668 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272986    0.331056 2364.740723 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.272992    0.001592 2364.742188 ^ io_south_out[1] (out)
                                           2364.742188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.742188   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.007812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     3    0.021899    0.110859    6.790060 2363.381104 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.110859    0.001364 2363.382568 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.047937    0.373188    0.430646 2363.813232 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.373407    0.007503 2363.820801 ^ io_east_out[10] (out)
                                           2363.820801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.820801   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.929688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     3    0.027029    0.134159    6.702294 2363.293457 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.136535    0.000909 2363.294189 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050768    0.395271    0.459750 2363.754150 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.395436    0.004093 2363.758057 ^ io_east_out[11] (out)
                                           2363.758057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.758057   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.991699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013566    0.073004    6.662276 2363.253418 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.073004    0.000909 2363.254395 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.047690    0.372545    0.412683 2363.666992 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.372669    0.005684 2363.672607 ^ io_east_out[8] (out)
                                           2363.672607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.672607   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.077637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019743    0.100969    6.518804 2363.109863 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.100969    0.000682 2363.110596 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.046143    0.361165    0.417458 2363.528076 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.361293    0.005684 2363.533691 ^ io_east_out[9] (out)
                                           2363.533691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.533691   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.216309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010845    0.062501    6.470828 2363.062012 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.062501    0.000455 2363.062500 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.041193    0.323870    0.374712 2363.437012 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.324016    0.003411 2363.440430 ^ io_east_out[2] (out)
                                           2363.440430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.440430   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.309570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006791    0.046544    6.234586 2362.825684 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.046544    0.000227 2362.825928 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272991    0.332648 2363.158447 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.272997    0.001592 2363.160156 ^ io_south_out[24] (out)
                                           2363.160156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.160156   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.589844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006283    0.042471    6.217079 2362.808105 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042471    0.000227 2362.808350 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.273601    0.331056 2363.139404 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.273606    0.001592 2363.141113 ^ io_south_out[27] (out)
                                           2363.141113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.141113   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.608887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006342    0.041879    6.176379 2362.767578 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.041879    0.000227 2362.767822 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273515    0.330829 2363.098633 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.273521    0.001592 2363.100098 ^ io_south_out[26] (out)
                                           2363.100098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.100098   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.649902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005926    0.040203    6.063829 2362.655029 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.040203    0.000227 2362.655273 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273513    0.330147 2362.985352 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.273518    0.001592 2362.986816 ^ io_south_out[25] (out)
                                           2362.986816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.986816   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.763184   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006826    0.043224    6.037226 2362.628418 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.043224    0.000227 2362.628662 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273517    0.331511 2362.959961 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.273523    0.001592 2362.961670 ^ io_south_out[18] (out)
                                           2362.961670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.961670   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.788086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007810    0.049619    5.855100 2362.446289 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.049619    0.000227 2362.446533 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.040562    0.319022    0.366299 2362.812744 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.319140    0.002501 2362.815186 ^ io_east_out[0] (out)
                                           2362.815186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.815186   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.934570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019670    0.100153    5.682750 2362.273926 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.100153    0.000909 2362.274658 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.046223    0.361693    0.417685 2362.692383 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.361806    0.005230 2362.697754 ^ io_east_out[7] (out)
                                           2362.697754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.697754   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.052246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016561    0.086123    5.468110 2362.059326 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.086123    0.000455 2362.059570 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.042138    0.330979    0.390401 2362.449951 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.331138    0.003865 2362.453857 ^ io_east_out[3] (out)
                                           2362.453857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.453857   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.296387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.205811 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.206055 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008782    0.035782    1.996114 2361.202148 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035782    0.000227 2361.202393 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166691    0.328555 2361.531006 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.166705    0.001592 2361.532715 v io_north_out[23] (out)
                                           2361.532715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.532715   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.217285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.590576 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.591064 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006165    0.030297    1.858098 2358.449219 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.030297    0.000227 2358.449463 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167016    0.326281 2358.775635 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.167030    0.001592 2358.777344 v io_south_out[23] (out)
                                           2358.777344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.777344   data arrival time
---------------------------------------------------------------------------------------------
                                           5640.972656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009893    0.038302    4.325557 2353.390381 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.038302    0.000227 2353.390625 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034475    0.167153    0.330147 2353.720703 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.167167    0.001592 2353.722412 v io_north_out[19] (out)
                                           2353.722412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.722412   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.027832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2349.064697 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2349.064697 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011582    0.042259    4.197318 2353.262207 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.042259    0.000227 2353.262451 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.167120    0.331738 2353.593994 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.167134    0.001592 2353.595703 v io_north_out[16] (out)
                                           2353.595703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.595703   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.154297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.936523 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.936523 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.294434 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.294922 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.007014    0.031983    4.791900 2346.086914 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031983    0.000227 2346.087158 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167009    0.326963 2346.414062 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.167022    0.001592 2346.415771 v io_south_out[19] (out)
                                           2346.415771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.415771   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.334473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.010196    0.058096    6.368737 2341.168457 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.058096    0.000227 2341.168457 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.273831    0.338332 2341.506836 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.273837    0.001592 2341.508545 ^ io_north_out[10] (out)
                                           2341.508545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.508545   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.241211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.009522    0.056019    6.358278 2341.157959 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.056019    0.000227 2341.158203 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272673    0.336740 2341.494873 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.272678    0.001592 2341.496338 ^ io_north_out[8] (out)
                                           2341.496338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.496338   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.253418   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.015143    0.079576    6.323717 2341.123291 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.079576    0.000227 2341.123535 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.273556    0.348109 2341.471680 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.273562    0.001592 2341.473145 ^ io_north_out[11] (out)
                                           2341.473145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.473145   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.276855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.012052    0.065968    6.313940 2341.113525 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.065968    0.000227 2341.113770 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.274944    0.342880 2341.456543 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.274950    0.001592 2341.458252 ^ io_north_out[9] (out)
                                           2341.458252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.458252   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.291992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.010350    0.058555    6.132041 2340.931641 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.058555    0.000227 2340.931885 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272972    0.338105 2341.270020 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.272978    0.001592 2341.271484 ^ io_north_out[2] (out)
                                           2341.271484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.271484   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.478516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.007214    0.053482    6.128175 2340.927734 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.053482    0.000227 2340.927979 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.271881    0.334921 2341.262939 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.271887    0.001592 2341.264648 ^ io_west_out[24] (out)
                                           2341.264648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.264648   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.485352   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.009017    0.057902    6.028358 2340.827881 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.057902    0.000227 2340.828125 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271745    0.336740 2341.165039 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.271751    0.001592 2341.166504 ^ io_west_out[18] (out)
                                           2341.166504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.166504   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.583496   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.009175    0.059902    6.024721 2340.824219 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.059902    0.000227 2340.824463 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034212    0.271920    0.337877 2341.162354 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.271926    0.001592 2341.164062 ^ io_west_out[25] (out)
                                           2341.164062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.164062   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.585938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.016276    0.086276    5.999482 2340.799072 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.086276    0.000227 2340.799316 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.271933    0.349928 2341.149170 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.271939    0.001592 2341.150879 ^ io_west_out[26] (out)
                                           2341.150879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.150879   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.599121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.014100    0.076625    6.002892 2340.802490 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.076625    0.000227 2340.802734 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.271317    0.345153 2341.147949 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.271324    0.001592 2341.149414 ^ io_west_out[27] (out)
                                           2341.149414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.149414   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.600586   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.008741    0.035690    2.272372 2337.072021 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035690    0.000227 2337.072266 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.166697    0.328555 2337.400879 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.166711    0.001592 2337.402344 v io_north_out[7] (out)
                                           2337.402344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.402344   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.347656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.659424 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.659424 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.799561 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.799561 v cell2/CBeast_in[7] (fpgacell)
     1    0.011312    0.042523    1.705757 2336.505371 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.042523    0.000227 2336.505615 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.166064    0.331056 2336.836670 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.166080    0.001592 2336.838135 v io_west_out[23] (out)
                                           2336.838135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.838135   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.911621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009868    0.038243    8.566076 2315.374268 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.038243    0.000227 2315.374512 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.166679    0.329692 2315.704102 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.166693    0.001592 2315.705566 v io_north_out[3] (out)
                                           2315.705566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.705566   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.044434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011666    0.064397    8.502184 2315.310303 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.064397    0.000227 2315.310547 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034627    0.275001    0.342197 2315.652588 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.275007    0.001592 2315.654297 ^ io_north_out[0] (out)
                                           2315.654297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.654297   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.095703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008060    0.035368    5.735956 2312.543945 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.035368    0.000227 2312.544189 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.166051    0.327645 2312.871826 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.166067    0.001592 2312.873535 v io_west_out[19] (out)
                                           2312.873535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.873535   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.876953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.475830 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.475830 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.493408 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.493896 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.390381 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.390381 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.256348 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.256348 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.845215 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.845703 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.361816 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.361816 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.808105 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.808105 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006765    0.044174    1.463150 2308.271240 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044174    0.000227 2308.271484 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034346    0.272898    0.331283 2308.602783 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.272905    0.001819 2308.604492 ^ io_west_out[16] (out)
                                           2308.604492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.604492   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.145508   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015474    0.082748    1.544322 2290.154053 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.082748    0.000455 2290.154541 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.271177    0.347882 2290.502441 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.271183    0.001592 2290.504150 ^ io_west_out[11] (out)
                                           2290.504150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.504150   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.245605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.716553 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.716553 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.842041 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.842285 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.703613 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.703613 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.652832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.652832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.276123 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.276611 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.609863 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.609863 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006113    0.041766    1.434046 2290.043945 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041766    0.000227 2290.043945 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272984    0.330374 2290.374512 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.272989    0.001592 2290.375977 ^ io_south_out[11] (out)
                                           2290.375977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.375977   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.374023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016873    0.088951    1.527042 2265.294434 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.088951    0.000227 2265.294678 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033990    0.270303    0.350155 2265.644775 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.270308    0.001592 2265.646484 ^ io_west_out[10] (out)
                                           2265.646484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.646484   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.103516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.395996 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.395996 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.336182 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.336670 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.162109 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.162109 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.902588 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.902588 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.297852 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.298340 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.767334 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.767334 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006472    0.042420    1.383114 2265.150391 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.042420    0.000227 2265.150635 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273516    0.331056 2265.481689 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.273522    0.001592 2265.483398 ^ io_south_out[10] (out)
                                           2265.483398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.483398   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.267090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009601    0.061602    1.597073 2241.252686 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061602    0.000227 2241.252930 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.271893    0.338559 2241.591309 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.271900    0.001592 2241.593018 ^ io_west_out[9] (out)
                                           2241.593018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.593018   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.157227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.350586 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.350586 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.505615 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.506104 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.469727 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.469727 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.405273 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.405273 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2224.110596 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2224.110840 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.655518 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.655518 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006013    0.040560    1.315584 2240.971191 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.040560    0.000227 2240.971436 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273514    0.330147 2241.301514 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.273519    0.001592 2241.302979 ^ io_south_out[9] (out)
                                           2241.302979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.302979   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.446777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008187    0.057154    1.741000 2216.155762 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.057154    0.000455 2216.156250 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271744    0.336513 2216.492676 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.271750    0.001592 2216.494385 ^ io_west_out[8] (out)
                                           2216.494385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.494385   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.255859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.236572 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.236572 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.414795 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.414795 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006893    0.046947    1.524995 2215.939697 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.046947    0.000227 2215.939941 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272992    0.332875 2216.272949 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.272997    0.001592 2216.274414 ^ io_south_out[8] (out)
                                           2216.274414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.274414   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.475586   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.009672    0.060555    6.030632 2203.130371 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.060555    0.000227 2203.130615 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.271293    0.337650 2203.468262 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.271299    0.001592 2203.469971 ^ io_west_out[2] (out)
                                           2203.469971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.469971   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.279785   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.006913    0.043595    5.718448 2202.818359 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.043595    0.000227 2202.818604 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273518    0.331511 2203.149902 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.273523    0.001592 2203.151611 ^ io_south_out[2] (out)
                                           2203.151611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.151611   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.598145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.012046    0.043288    1.707576 2198.807373 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043288    0.000227 2198.807617 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.166062    0.331511 2199.139160 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.166078    0.001592 2199.140625 v io_west_out[7] (out)
                                           2199.140625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2199.140625   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.608887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.310059 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.310059 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.312256 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.312500 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.656738 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.656738 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.545654 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.545654 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.807617 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.808105 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2197.099854 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2197.099854 v cell0/CBeast_in[7] (fpgacell)
     1    0.006323    0.030602    1.539320 2198.639160 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030602    0.000227 2198.639404 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167015    0.326281 2198.965576 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.167029    0.001592 2198.967285 v io_south_out[7] (out)
                                           2198.967285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.967285   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.782715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008621    0.036574    5.737320 2169.041992 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.036574    0.000227 2169.042236 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.166092    0.328328 2169.370361 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.166108    0.001592 2169.372070 v io_west_out[3] (out)
                                           2169.372070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.372070   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.377930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007144    0.032250    5.596121 2168.900635 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.032250    0.000227 2168.900879 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.167007    0.327191 2169.228027 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.167021    0.001592 2169.229736 v io_south_out[3] (out)
                                           2169.229736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.229736   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.520508   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006995    0.045156    1.464059 2164.768555 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045156    0.000227 2164.768799 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034200    0.271809    0.331056 2165.099854 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.271815    0.001592 2165.101562 ^ io_west_out[0] (out)
                                           2165.101562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2165.101562   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.648926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.304688 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.304688 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006059    0.040111    1.377202 2164.681885 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040111    0.000227 2164.682129 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273513    0.329919 2165.011963 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.273518    0.001592 2165.013428 ^ io_south_out[0] (out)
                                           2165.013428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2165.013428   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.736328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004053    0.040684    0.022510 2000.022583 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040684    0.000000 2000.022583 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.240019    0.258524 2000.281128 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.240022    0.000682 2000.281738 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.711060 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.711792 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.475708 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.475708 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.936768 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.937500 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.986450 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.986694 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.741089 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.741089 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.123291 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.123901 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.741455 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.741455 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.525391 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.525635 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.758545 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.759033 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.573486 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.573730 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.869385 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.870117 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.671875 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.672119 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.965088 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.965576 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.691650 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.692139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.455811 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.456055 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.286133 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.286621 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.852783 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.853027 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.697754 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.697998 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.432861 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.433105 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2145.092285 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2145.092773 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.886963 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.887207 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.747803 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.747803 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005893    0.039401    1.465423 2163.213135 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039401    0.000227 2163.213379 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273511    0.329692 2163.543213 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.273517    0.001592 2163.544678 ^ io_south_out[16] (out)
                                           2163.544678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.544678   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.205566   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023727    0.176154    0.121464    0.121464 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000    0.121464 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320569    0.442033 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.002112    0.444144 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.347699    0.791843 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.192837    0.008352    0.800196 ^ cell3/clk (fpgacell)
     3    0.089746    0.431203    2.042315    2.842511 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.431643    0.012378    2.854889 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120782    0.920944    0.926807    3.781696 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.923205    0.037746    3.819442 ^ config_data_out (out)
                                              3.819442   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.819442   data arrival time
---------------------------------------------------------------------------------------------
                                           7995.930176   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012308    0.096971    0.064119 2000.064209 ^ config_en (in)
                                                         config_en (net)
                      0.096975    0.000000 2000.064209 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129971    0.242415    0.311502 2000.375732 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.243025    0.010232 2000.385864 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203943    0.371410    0.423597 2000.809448 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.398187    0.076852 2000.886353 ^ cell0/config_en (fpgacell)
                                           2000.886353   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.257780    0.021828 10000.849609 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                 -2.286230 9998.312500   library setup time
                                           9998.312500   data required time
---------------------------------------------------------------------------------------------
                                           9998.312500   data required time
                                           -2000.886353   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.426270   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012308    0.096971    0.064119 2000.064209 ^ config_en (in)
                                                         config_en (net)
                      0.096975    0.000000 2000.064209 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129971    0.242415    0.311502 2000.375732 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.243025    0.010232 2000.385864 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203943    0.371410    0.423597 2000.809448 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.389606    0.064119 2000.873657 ^ cell1/config_en (fpgacell)
                                           2000.873657   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.266541    0.042746 10000.870117 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.620117   clock uncertainty
                                  0.000000 10000.620117   clock reconvergence pessimism
                                 -2.286230 9998.333984   library setup time
                                           9998.333984   data required time
---------------------------------------------------------------------------------------------
                                           9998.333984   data required time
                                           -2000.873657   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.459961   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012308    0.096971    0.064119 2000.064209 ^ config_en (in)
                                                         config_en (net)
                      0.096975    0.000000 2000.064209 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129971    0.242415    0.311502 2000.375732 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.247312    0.027512 2000.403198 ^ cell2/config_en (fpgacell)
                                           2000.403198   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.193165    0.010004 10000.801758 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.551758   clock uncertainty
                                  0.000000 10000.551758   clock reconvergence pessimism
                                 -2.286230 9998.265625   library setup time
                                           9998.265625   data required time
---------------------------------------------------------------------------------------------
                                           9998.265625   data required time
                                           -2000.403198   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.861816   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012308    0.096971    0.064119 2000.064209 ^ config_en (in)
                                                         config_en (net)
                      0.096975    0.000000 2000.064209 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129971    0.242415    0.311502 2000.375732 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.243329    0.012278 2000.387939 ^ cell3/config_en (fpgacell)
                                           2000.387939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.192837    0.008185 10000.800781 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.549805   clock uncertainty
                                  0.000000 10000.549805   clock reconvergence pessimism
                                 -2.286230 9998.263672   library setup time
                                           9998.263672   data required time
---------------------------------------------------------------------------------------------
                                           9998.263672   data required time
                                           -2000.387939   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.875488   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011449    0.091079    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091083    0.000000 2000.059814 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122604    0.230043    0.300361 2000.360229 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.230943    0.011823 2000.372070 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.194169    0.354399    0.410410 2000.782471 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.380555    0.074124 2000.856567 ^ cell0/nrst (fpgacell)
                                           2000.856567   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.257780    0.021828 10000.849609 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                 -1.362410 9999.237305   library setup time
                                           9999.237305   data required time
---------------------------------------------------------------------------------------------
                                           9999.237305   data required time
                                           -2000.856567   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.380371   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011449    0.091079    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091083    0.000000 2000.059814 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122604    0.230043    0.300361 2000.360229 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.230943    0.011823 2000.372070 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.194169    0.354399    0.410410 2000.782471 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.373792    0.064347 2000.846802 ^ cell1/nrst (fpgacell)
                                           2000.846802   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.266541    0.042746 10000.870117 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.620117   clock uncertainty
                                  0.000000 10000.620117   clock reconvergence pessimism
                                 -1.362410 9999.257812   library setup time
                                           9999.257812   data required time
---------------------------------------------------------------------------------------------
                                           9999.257812   data required time
                                           -2000.846802   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.411133   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011449    0.091079    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091083    0.000000 2000.059814 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122604    0.230043    0.300361 2000.360229 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.234812    0.026375 2000.386597 ^ cell2/nrst (fpgacell)
                                           2000.386597   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.193165    0.010004 10000.801758 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.551758   clock uncertainty
                                  0.000000 10000.551758   clock reconvergence pessimism
                                 -1.362410 9999.189453   library setup time
                                           9999.189453   data required time
---------------------------------------------------------------------------------------------
                                           9999.189453   data required time
                                           -2000.386597   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.803223   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011449    0.091079    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091083    0.000000 2000.059814 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122604    0.230043    0.300361 2000.360229 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.230985    0.012278 2000.372437 ^ cell3/nrst (fpgacell)
                                           2000.372437   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.192837    0.008185 10000.800781 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.549805   clock uncertainty
                                  0.000000 10000.549805   clock reconvergence pessimism
                                 -1.362410 9999.187500   library setup time
                                           9999.187500   data required time
---------------------------------------------------------------------------------------------
                                           9999.187500   data required time
                                           -2000.372437   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.814941   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003876    0.022651    0.012733 2000.012817 v config_data_in (in)
                                                         config_data_in (net)
                      0.022651    0.000000 2000.012817 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042494    0.165459    0.320597 2000.333374 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.165805    0.005457 2000.338867 v cell0/config_data_in (fpgacell)
                                           2000.338867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.257780    0.021828 10000.849609 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                  0.146400 10000.746094   library setup time
                                           10000.746094   data required time
---------------------------------------------------------------------------------------------
                                           10000.746094   data required time
                                           -2000.338867   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.406738   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023727    0.176154    0.121464    0.121464 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000    0.121464 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320569    0.442033 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012561    0.454594 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.373302    0.827896 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.266541    0.042307    0.870203 ^ cell1/clk (fpgacell)
     3    0.152759    0.736085    2.205312    3.075515 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.749234    0.077424    3.152939 ^ cell2/config_data_in (fpgacell)
                                              3.152939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.193165    0.010004 10000.801758 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.551758   clock uncertainty
                                  0.000000 10000.551758   clock reconvergence pessimism
                                  0.295790 10000.847656   library setup time
                                           10000.847656   data required time
---------------------------------------------------------------------------------------------
                                           10000.847656   data required time
                                             -3.152939   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.694336   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023727    0.176154    0.121464    0.121464 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000    0.121464 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320569    0.442033 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012561    0.454594 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.373302    0.827896 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.257780    0.021554    0.849450 ^ cell0/clk (fpgacell)
     3    0.123408    0.594083    2.132628    2.982078 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.599281    0.046941    3.029018 ^ cell1/config_data_in (fpgacell)
                                              3.029018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.127027    0.012733 10000.455078 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151869    0.255078    0.372893 10000.828125 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.266541    0.042746 10000.870117 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.620117   clock uncertainty
                                  0.000000 10000.620117   clock reconvergence pessimism
                                  0.295790 10000.916016   library setup time
                                           10000.916016   data required time
---------------------------------------------------------------------------------------------
                                           10000.916016   data required time
                                             -3.029018   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.887695   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023727    0.176154    0.121464    0.121464 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000    0.121464 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320569    0.442033 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.002112    0.444144 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.347699    0.791843 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.193165    0.010466    0.802309 ^ cell2/clk (fpgacell)
     3    0.094455    0.454800    2.045304    2.847613 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.458643    0.035595    2.883209 ^ cell3/config_data_in (fpgacell)
                                              2.883209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023727    0.176154    0.121872 10000.122070 ^ clk (in)
                                                         clk (net)
                      0.176199    0.000000 10000.122070 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.063164    0.124952    0.320142 10000.442383 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.125007    0.001819 10000.444336 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110710    0.192283    0.348336 10000.791992 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.192837    0.008185 10000.800781 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.549805   clock uncertainty
                                  0.000000 10000.549805   clock reconvergence pessimism
                                  0.295790 10000.845703   library setup time
                                           10000.845703   data required time
---------------------------------------------------------------------------------------------
                                           10000.845703   data required time
                                             -2.883209   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.962891   slack (MET)



