

================================================================
== Vitis HLS Report for 'load'
================================================================
* Date:           Wed May 22 14:57:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_partialKnn_wrapper_2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.709 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54  |load_Pipeline_VITIS_LOOP_94_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      375|      228|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      385|      281|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54  |load_Pipeline_VITIS_LOOP_94_1  |        0|   0|  375|  228|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   0|  375|  228|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |add2_fu_73_p2                    |        or|   0|  0|  19|          19|           5|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  21|          20|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |searchSpace_0_read_addr_write   |   9|          2|    1|          2|
    |searchSpace_0_read_data_s_read  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  32|          7|    3|          7|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |add2_reg_84                                           |  7|   0|   19|         12|
    |ap_CS_fsm                                             |  2|   0|    2|          0|
    |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   22|         12|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                       load|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                       load|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                       load|  return value|
|flag                               |   in|    1|     ap_none|                       flag|        scalar|
|tile_idx                           |   in|    7|     ap_none|                   tile_idx|        scalar|
|local_SP_address0                  |  out|   12|   ap_memory|                   local_SP|         array|
|local_SP_ce0                       |  out|    1|   ap_memory|                   local_SP|         array|
|local_SP_we0                       |  out|    1|   ap_memory|                   local_SP|         array|
|local_SP_d0                        |  out|  256|   ap_memory|                   local_SP|         array|
|searchSpace_0_read_addr_din        |  out|   65|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_full_n     |   in|    1|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_write      |  out|    1|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_data_s_dout     |   in|  257|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_empty_n  |   in|    1|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_read     |  out|    1|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tile_idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tile_idx"   --->   Operation 3 'read' 'tile_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %flag"   --->   Operation 4 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_SP, i64 666, i64 164, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %searchSpace_0_read_data_s, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %searchSpace_0_read_addr, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %flag_read, void %if.end10, void %VITIS_LOOP_94_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_2.cpp:93]   --->   Operation 8 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i7.i12, i7 %tile_idx_read, i12 0"   --->   Operation 9 'bitconcatenate' 'mul' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add2 = or i19 %mul, i19 16"   --->   Operation 10 'or' 'add2' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_Pipeline_VITIS_LOOP_94_1, i257 %searchSpace_0_read_data_s, i19 %add2, i65 %searchSpace_0_read_addr, i256 %local_SP"   --->   Operation 12 'call' 'call_ln0' <Predicate = (flag_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_Pipeline_VITIS_LOOP_94_1, i257 %searchSpace_0_read_data_s, i19 %add2, i65 %searchSpace_0_read_addr, i256 %local_SP"   --->   Operation 13 'call' 'call_ln0' <Predicate = (flag_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end10"   --->   Operation 14 'br' 'br_ln0' <Predicate = (flag_read)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_partialKnn_wrapper_2.cpp:106]   --->   Operation 15 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_SP]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ searchSpace_0_read_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ searchSpace_0_read_data_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile_idx_read     (read          ) [ 000]
flag_read         (read          ) [ 011]
specmemcore_ln0   (specmemcore   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
br_ln93           (br            ) [ 000]
mul               (bitconcatenate) [ 000]
add2              (or            ) [ 001]
empty             (wait          ) [ 000]
call_ln0          (call          ) [ 000]
br_ln0            (br            ) [ 000]
ret_ln106         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tile_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_SP">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_SP"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="searchSpace_0_read_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="searchSpace_0_read_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="searchSpace_0_read_data_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="searchSpace_0_read_data_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i7.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_Pipeline_VITIS_LOOP_94_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tile_idx_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="7" slack="0"/>
<pin id="44" dir="0" index="1" bw="7" slack="0"/>
<pin id="45" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tile_idx_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="flag_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_load_Pipeline_VITIS_LOOP_94_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="257" slack="0"/>
<pin id="57" dir="0" index="2" bw="19" slack="0"/>
<pin id="58" dir="0" index="3" bw="65" slack="0"/>
<pin id="59" dir="0" index="4" bw="256" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="mul_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="19" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="add2_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="19" slack="0"/>
<pin id="75" dir="0" index="1" bw="19" slack="0"/>
<pin id="76" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add2/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="flag_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_read "/>
</bind>
</comp>

<comp id="84" class="1005" name="add2_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="19" slack="1"/>
<pin id="86" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="42" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="73" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="83"><net_src comp="48" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="73" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="54" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_SP | {1 2 }
	Port: searchSpace_0_read_addr | {1 2 }
	Port: searchSpace_0_read_data_s | {}
 - Input state : 
	Port: load : flag | {1 }
	Port: load : tile_idx | {1 }
	Port: load : searchSpace_0_read_addr | {}
	Port: load : searchSpace_0_read_data_s | {1 2 }
  - Chain level:
	State 1
		add2 : 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   call   | grp_load_Pipeline_VITIS_LOOP_94_1_fu_54 |   385   |   177   |
|----------|-----------------------------------------|---------|---------|
|   read   |         tile_idx_read_read_fu_42        |    0    |    0    |
|          |           flag_read_read_fu_48          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|                mul_fu_65                |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|    or    |                add2_fu_73               |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   385   |   177   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   add2_reg_84  |   19   |
|flag_read_reg_80|    1   |
+----------------+--------+
|      Total     |   20   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_load_Pipeline_VITIS_LOOP_94_1_fu_54 |  p2  |   2  |  19  |   38   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   38   ||  0.387  ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   385  |   177  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   405  |   186  |
+-----------+--------+--------+--------+
