#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  4 13:22:50 2020
# Process ID: 66852
# Current directory: C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter STATE0_state bound to: 2'b00 
	Parameter STATEA_state bound to: 2'b01 
	Parameter STATEB_state bound to: 2'b10 
	Parameter STATEOUT_state bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_5' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_5' (1#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_6' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_6' (2#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_7' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/boolean_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_7' (3#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/boolean_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_8' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_8' (4#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:84]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (5#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (6#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (7#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
WARNING: [Synth 8-151] case item 5'b10000 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:65]
WARNING: [Synth 8-151] case item 5'b10001 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:68]
WARNING: [Synth 8-151] case item 5'b10010 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:71]
WARNING: [Synth 8-151] case item 5'b10011 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:74]
WARNING: [Synth 8-151] case item 5'b10100 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:77]
WARNING: [Synth 8-151] case item 5'b10101 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:80]
WARNING: [Synth 8-151] case item 5'b10110 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:83]
WARNING: [Synth 8-151] case item 5'b10111 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:86]
WARNING: [Synth 8-151] case item 5'b11000 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:89]
WARNING: [Synth 8-151] case item 5'b11001 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:92]
WARNING: [Synth 8-151] case item 5'b11010 is unreachable [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:95]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (8#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (9#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (10#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 21'b011111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (11#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (12#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1025.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1025.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/constraint/ALU.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/constraint/ALU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/constraint/ALU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/custom.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_0' already exists, overwriting the previous clock with the same name. [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/custom.xdc:2]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1037.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'au_top_0'
WARNING: [Synth 8-327] inferring latch for variable 'io_led_reg' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:86]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            STATE0_state |                               00 |                               00
            STATEA_state |                               01 |                               01
            STATEB_state |                               10 |                               10
          STATEOUT_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   4 Input   15 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1037.840 ; gain = 12.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1056.645 ; gain = 31.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1066.172 ; gain = 41.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    30|
|5     |LUT3   |    39|
|6     |LUT4   |    22|
|7     |LUT5   |    39|
|8     |LUT6   |   134|
|9     |FDRE   |    73|
|10    |FDSE   |     4|
|11    |LD     |    18|
|12    |IBUF   |    27|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1070.977 ; gain = 33.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1070.977 ; gain = 45.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1083.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 1083.039 ; gain = 57.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU Draft 2 03-11/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 13:24:14 2020...
