
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gperf_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401168 <.init>:
  401168:	stp	x29, x30, [sp, #-16]!
  40116c:	mov	x29, sp
  401170:	bl	401490 <printf@plt+0x60>
  401174:	ldp	x29, x30, [sp], #16
  401178:	ret

Disassembly of section .plt:

0000000000401180 <_Znam@plt-0x20>:
  401180:	stp	x16, x30, [sp, #-16]!
  401184:	adrp	x16, 42c000 <printf@plt+0x2abd0>
  401188:	ldr	x17, [x16, #4088]
  40118c:	add	x16, x16, #0xff8
  401190:	br	x17
  401194:	nop
  401198:	nop
  40119c:	nop

00000000004011a0 <_Znam@plt>:
  4011a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16]
  4011a8:	add	x16, x16, #0x0
  4011ac:	br	x17

00000000004011b0 <memcpy@plt>:
  4011b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #8]
  4011b8:	add	x16, x16, #0x8
  4011bc:	br	x17

00000000004011c0 <puts@plt>:
  4011c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #16]
  4011c8:	add	x16, x16, #0x10
  4011cc:	br	x17

00000000004011d0 <strlen@plt>:
  4011d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #24]
  4011d8:	add	x16, x16, #0x18
  4011dc:	br	x17

00000000004011e0 <fprintf@plt>:
  4011e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #32]
  4011e8:	add	x16, x16, #0x20
  4011ec:	br	x17

00000000004011f0 <putc@plt>:
  4011f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #40]
  4011f8:	add	x16, x16, #0x28
  4011fc:	br	x17

0000000000401200 <memcmp@plt>:
  401200:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #48]
  401208:	add	x16, x16, #0x30
  40120c:	br	x17

0000000000401210 <__assert_fail@plt>:
  401210:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #56]
  401218:	add	x16, x16, #0x38
  40121c:	br	x17

0000000000401220 <rand@plt>:
  401220:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #64]
  401228:	add	x16, x16, #0x40
  40122c:	br	x17

0000000000401230 <memset@plt>:
  401230:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #72]
  401238:	add	x16, x16, #0x48
  40123c:	br	x17

0000000000401240 <strchr@plt>:
  401240:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #80]
  401248:	add	x16, x16, #0x50
  40124c:	br	x17

0000000000401250 <srand@plt>:
  401250:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #88]
  401258:	add	x16, x16, #0x58
  40125c:	br	x17

0000000000401260 <freopen@plt>:
  401260:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #96]
  401268:	add	x16, x16, #0x60
  40126c:	br	x17

0000000000401270 <strcpy@plt>:
  401270:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #104]
  401278:	add	x16, x16, #0x68
  40127c:	br	x17

0000000000401280 <strpbrk@plt>:
  401280:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #112]
  401288:	add	x16, x16, #0x70
  40128c:	br	x17

0000000000401290 <getopt_long@plt>:
  401290:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #120]
  401298:	add	x16, x16, #0x78
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #128]
  4012a8:	add	x16, x16, #0x80
  4012ac:	br	x17

00000000004012b0 <atoi@plt>:
  4012b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #136]
  4012b8:	add	x16, x16, #0x88
  4012bc:	br	x17

00000000004012c0 <__libc_start_main@plt>:
  4012c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #144]
  4012c8:	add	x16, x16, #0x90
  4012cc:	br	x17

00000000004012d0 <memchr@plt>:
  4012d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #152]
  4012d8:	add	x16, x16, #0x98
  4012dc:	br	x17

00000000004012e0 <getc@plt>:
  4012e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #160]
  4012e8:	add	x16, x16, #0xa0
  4012ec:	br	x17

00000000004012f0 <_Znwm@plt>:
  4012f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #168]
  4012f8:	add	x16, x16, #0xa8
  4012fc:	br	x17

0000000000401300 <isprint@plt>:
  401300:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #176]
  401308:	add	x16, x16, #0xb0
  40130c:	br	x17

0000000000401310 <_ZdlPvm@plt>:
  401310:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #184]
  401318:	add	x16, x16, #0xb8
  40131c:	br	x17

0000000000401320 <fputc@plt>:
  401320:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #192]
  401328:	add	x16, x16, #0xc0
  40132c:	br	x17

0000000000401330 <__cxa_atexit@plt>:
  401330:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #200]
  401338:	add	x16, x16, #0xc8
  40133c:	br	x17

0000000000401340 <fflush@plt>:
  401340:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #208]
  401348:	add	x16, x16, #0xd0
  40134c:	br	x17

0000000000401350 <time@plt>:
  401350:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #216]
  401358:	add	x16, x16, #0xd8
  40135c:	br	x17

0000000000401360 <_ZdaPv@plt>:
  401360:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #224]
  401368:	add	x16, x16, #0xe0
  40136c:	br	x17

0000000000401370 <__cxa_throw_bad_array_new_length@plt>:
  401370:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #232]
  401378:	add	x16, x16, #0xe8
  40137c:	br	x17

0000000000401380 <strcmp@plt>:
  401380:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #240]
  401388:	add	x16, x16, #0xf0
  40138c:	br	x17

0000000000401390 <abort@plt>:
  401390:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #248]
  401398:	add	x16, x16, #0xf8
  40139c:	br	x17

00000000004013a0 <__gxx_personality_v0@plt>:
  4013a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #256]
  4013a8:	add	x16, x16, #0x100
  4013ac:	br	x17

00000000004013b0 <exit@plt>:
  4013b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #264]
  4013b8:	add	x16, x16, #0x108
  4013bc:	br	x17

00000000004013c0 <strtod@plt>:
  4013c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #272]
  4013c8:	add	x16, x16, #0x110
  4013cc:	br	x17

00000000004013d0 <fwrite@plt>:
  4013d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #280]
  4013d8:	add	x16, x16, #0x118
  4013dc:	br	x17

00000000004013e0 <_Unwind_Resume@plt>:
  4013e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #288]
  4013e8:	add	x16, x16, #0x120
  4013ec:	br	x17

00000000004013f0 <exp@plt>:
  4013f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #296]
  4013f8:	add	x16, x16, #0x128
  4013fc:	br	x17

0000000000401400 <ferror@plt>:
  401400:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #304]
  401408:	add	x16, x16, #0x130
  40140c:	br	x17

0000000000401410 <__gmon_start__@plt>:
  401410:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #312]
  401418:	add	x16, x16, #0x138
  40141c:	br	x17

0000000000401420 <__cxa_pure_virtual@plt>:
  401420:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #320]
  401428:	add	x16, x16, #0x140
  40142c:	br	x17

0000000000401430 <printf@plt>:
  401430:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #328]
  401438:	add	x16, x16, #0x148
  40143c:	br	x17

Disassembly of section .text:

0000000000401440 <.text>:
  401440:	mov	x29, #0x0                   	// #0
  401444:	mov	x30, #0x0                   	// #0
  401448:	mov	x5, x0
  40144c:	ldr	x1, [sp]
  401450:	add	x2, sp, #0x8
  401454:	mov	x6, sp
  401458:	movz	x0, #0x0, lsl #48
  40145c:	movk	x0, #0x0, lsl #32
  401460:	movk	x0, #0x41, lsl #16
  401464:	movk	x0, #0x2978
  401468:	movz	x3, #0x0, lsl #48
  40146c:	movk	x3, #0x0, lsl #32
  401470:	movk	x3, #0x41, lsl #16
  401474:	movk	x3, #0x3280
  401478:	movz	x4, #0x0, lsl #48
  40147c:	movk	x4, #0x0, lsl #32
  401480:	movk	x4, #0x41, lsl #16
  401484:	movk	x4, #0x3300
  401488:	bl	4012c0 <__libc_start_main@plt>
  40148c:	bl	401390 <abort@plt>
  401490:	adrp	x0, 42c000 <printf@plt+0x2abd0>
  401494:	ldr	x0, [x0, #4064]
  401498:	cbz	x0, 4014a0 <printf@plt+0x70>
  40149c:	b	401410 <__gmon_start__@plt>
  4014a0:	ret
  4014a4:	stp	x29, x30, [sp, #-32]!
  4014a8:	mov	x29, sp
  4014ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4014b0:	add	x0, x0, #0x170
  4014b4:	str	x0, [sp, #24]
  4014b8:	ldr	x0, [sp, #24]
  4014bc:	str	x0, [sp, #24]
  4014c0:	ldr	x1, [sp, #24]
  4014c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4014c8:	add	x0, x0, #0x170
  4014cc:	cmp	x1, x0
  4014d0:	b.eq	40150c <printf@plt+0xdc>  // b.none
  4014d4:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4014d8:	add	x0, x0, #0x320
  4014dc:	ldr	x0, [x0]
  4014e0:	str	x0, [sp, #16]
  4014e4:	ldr	x0, [sp, #16]
  4014e8:	str	x0, [sp, #16]
  4014ec:	ldr	x0, [sp, #16]
  4014f0:	cmp	x0, #0x0
  4014f4:	b.eq	401510 <printf@plt+0xe0>  // b.none
  4014f8:	ldr	x1, [sp, #16]
  4014fc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  401500:	add	x0, x0, #0x170
  401504:	blr	x1
  401508:	b	401510 <printf@plt+0xe0>
  40150c:	nop
  401510:	ldp	x29, x30, [sp], #32
  401514:	ret
  401518:	stp	x29, x30, [sp, #-48]!
  40151c:	mov	x29, sp
  401520:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  401524:	add	x0, x0, #0x170
  401528:	str	x0, [sp, #40]
  40152c:	ldr	x0, [sp, #40]
  401530:	str	x0, [sp, #40]
  401534:	ldr	x1, [sp, #40]
  401538:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40153c:	add	x0, x0, #0x170
  401540:	sub	x0, x1, x0
  401544:	asr	x0, x0, #3
  401548:	lsr	x1, x0, #63
  40154c:	add	x0, x1, x0
  401550:	asr	x0, x0, #1
  401554:	str	x0, [sp, #32]
  401558:	ldr	x0, [sp, #32]
  40155c:	cmp	x0, #0x0
  401560:	b.eq	4015a0 <printf@plt+0x170>  // b.none
  401564:	adrp	x0, 413000 <printf@plt+0x11bd0>
  401568:	add	x0, x0, #0x328
  40156c:	ldr	x0, [x0]
  401570:	str	x0, [sp, #24]
  401574:	ldr	x0, [sp, #24]
  401578:	str	x0, [sp, #24]
  40157c:	ldr	x0, [sp, #24]
  401580:	cmp	x0, #0x0
  401584:	b.eq	4015a4 <printf@plt+0x174>  // b.none
  401588:	ldr	x2, [sp, #24]
  40158c:	ldr	x1, [sp, #32]
  401590:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  401594:	add	x0, x0, #0x170
  401598:	blr	x2
  40159c:	b	4015a4 <printf@plt+0x174>
  4015a0:	nop
  4015a4:	ldp	x29, x30, [sp], #48
  4015a8:	ret
  4015ac:	stp	x29, x30, [sp, #-16]!
  4015b0:	mov	x29, sp
  4015b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4015b8:	add	x0, x0, #0x198
  4015bc:	ldrb	w0, [x0]
  4015c0:	and	x0, x0, #0xff
  4015c4:	cmp	x0, #0x0
  4015c8:	b.ne	4015e4 <printf@plt+0x1b4>  // b.any
  4015cc:	bl	4014a4 <printf@plt+0x74>
  4015d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4015d4:	add	x0, x0, #0x198
  4015d8:	mov	w1, #0x1                   	// #1
  4015dc:	strb	w1, [x0]
  4015e0:	b	4015e8 <printf@plt+0x1b8>
  4015e4:	nop
  4015e8:	ldp	x29, x30, [sp], #16
  4015ec:	ret
  4015f0:	stp	x29, x30, [sp, #-16]!
  4015f4:	mov	x29, sp
  4015f8:	bl	401518 <printf@plt+0xe8>
  4015fc:	nop
  401600:	ldp	x29, x30, [sp], #16
  401604:	ret
  401608:	sub	sp, sp, #0x20
  40160c:	str	x0, [sp, #8]
  401610:	str	w1, [sp, #4]
  401614:	ldr	x0, [sp, #8]
  401618:	ldr	w0, [x0, #4]
  40161c:	str	w0, [sp, #28]
  401620:	ldr	x0, [sp, #8]
  401624:	add	x1, x0, #0x8
  401628:	ldr	x0, [sp, #8]
  40162c:	ldr	w0, [x0, #4]
  401630:	mov	w0, w0
  401634:	lsl	x0, x0, #2
  401638:	sub	x0, x0, #0x4
  40163c:	add	x0, x1, x0
  401640:	str	x0, [sp, #16]
  401644:	ldr	w0, [sp, #28]
  401648:	cmp	w0, #0x0
  40164c:	b.eq	4016a0 <printf@plt+0x270>  // b.none
  401650:	ldr	x0, [sp, #16]
  401654:	ldr	w0, [x0]
  401658:	ldr	w1, [sp, #4]
  40165c:	cmp	w1, w0
  401660:	b.ne	40166c <printf@plt+0x23c>  // b.any
  401664:	mov	w0, #0x1                   	// #1
  401668:	b	4016a4 <printf@plt+0x274>
  40166c:	ldr	x0, [sp, #16]
  401670:	ldr	w0, [x0]
  401674:	ldr	w1, [sp, #4]
  401678:	cmp	w1, w0
  40167c:	b.lt	40169c <printf@plt+0x26c>  // b.tstop
  401680:	ldr	x0, [sp, #16]
  401684:	sub	x0, x0, #0x4
  401688:	str	x0, [sp, #16]
  40168c:	ldr	w0, [sp, #28]
  401690:	sub	w0, w0, #0x1
  401694:	str	w0, [sp, #28]
  401698:	b	401644 <printf@plt+0x214>
  40169c:	nop
  4016a0:	mov	w0, #0x0                   	// #0
  4016a4:	add	sp, sp, #0x20
  4016a8:	ret
  4016ac:	stp	x29, x30, [sp, #-48]!
  4016b0:	mov	x29, sp
  4016b4:	str	x0, [sp, #24]
  4016b8:	str	w1, [sp, #20]
  4016bc:	mov	w1, #0x0                   	// #0
  4016c0:	ldr	x0, [sp, #24]
  4016c4:	bl	401cf0 <printf@plt+0x8c0>
  4016c8:	ldr	x0, [sp, #24]
  4016cc:	ldr	w0, [x0, #4]
  4016d0:	str	w0, [sp, #44]
  4016d4:	ldr	w0, [sp, #44]
  4016d8:	cmp	w0, #0x100
  4016dc:	b.ne	40170c <printf@plt+0x2dc>  // b.any
  4016e0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4016e4:	add	x0, x0, #0x190
  4016e8:	ldr	x0, [x0]
  4016ec:	mov	x3, x0
  4016f0:	mov	x2, #0x28                  	// #40
  4016f4:	mov	x1, #0x1                   	// #1
  4016f8:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4016fc:	add	x0, x0, #0x338
  401700:	bl	4013d0 <fwrite@plt>
  401704:	mov	w0, #0x1                   	// #1
  401708:	bl	4013b0 <exit@plt>
  40170c:	ldr	x0, [sp, #24]
  401710:	add	x1, x0, #0x8
  401714:	ldr	x0, [sp, #24]
  401718:	ldr	w0, [x0, #4]
  40171c:	mov	w0, w0
  401720:	lsl	x0, x0, #2
  401724:	sub	x0, x0, #0x4
  401728:	add	x0, x1, x0
  40172c:	str	x0, [sp, #32]
  401730:	ldr	w0, [sp, #44]
  401734:	cmp	w0, #0x0
  401738:	b.eq	4017c4 <printf@plt+0x394>  // b.none
  40173c:	ldr	x0, [sp, #32]
  401740:	ldr	w0, [x0]
  401744:	ldr	w1, [sp, #20]
  401748:	cmp	w1, w0
  40174c:	b.ne	40177c <printf@plt+0x34c>  // b.any
  401750:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  401754:	add	x0, x0, #0x190
  401758:	ldr	x0, [x0]
  40175c:	mov	x3, x0
  401760:	mov	x2, #0x29                  	// #41
  401764:	mov	x1, #0x1                   	// #1
  401768:	adrp	x0, 413000 <printf@plt+0x11bd0>
  40176c:	add	x0, x0, #0x368
  401770:	bl	4013d0 <fwrite@plt>
  401774:	mov	w0, #0x1                   	// #1
  401778:	bl	4013b0 <exit@plt>
  40177c:	ldr	x0, [sp, #32]
  401780:	ldr	w0, [x0]
  401784:	ldr	w1, [sp, #20]
  401788:	cmp	w1, w0
  40178c:	b.lt	4017c0 <printf@plt+0x390>  // b.tstop
  401790:	ldr	x0, [sp, #32]
  401794:	add	x0, x0, #0x4
  401798:	ldr	x1, [sp, #32]
  40179c:	ldr	w1, [x1]
  4017a0:	str	w1, [x0]
  4017a4:	ldr	x0, [sp, #32]
  4017a8:	sub	x0, x0, #0x4
  4017ac:	str	x0, [sp, #32]
  4017b0:	ldr	w0, [sp, #44]
  4017b4:	sub	w0, w0, #0x1
  4017b8:	str	w0, [sp, #44]
  4017bc:	b	401730 <printf@plt+0x300>
  4017c0:	nop
  4017c4:	ldr	x0, [sp, #32]
  4017c8:	add	x0, x0, #0x4
  4017cc:	ldr	w1, [sp, #20]
  4017d0:	str	w1, [x0]
  4017d4:	ldr	x0, [sp, #24]
  4017d8:	ldr	w0, [x0, #4]
  4017dc:	add	w1, w0, #0x1
  4017e0:	ldr	x0, [sp, #24]
  4017e4:	str	w1, [x0, #4]
  4017e8:	nop
  4017ec:	ldp	x29, x30, [sp], #48
  4017f0:	ret
  4017f4:	stp	x29, x30, [sp, #-64]!
  4017f8:	mov	x29, sp
  4017fc:	str	x0, [sp, #24]
  401800:	str	w1, [sp, #20]
  401804:	mov	w1, #0x0                   	// #0
  401808:	ldr	x0, [sp, #24]
  40180c:	bl	401cf0 <printf@plt+0x8c0>
  401810:	ldr	x0, [sp, #24]
  401814:	ldr	w0, [x0, #4]
  401818:	str	w0, [sp, #60]
  40181c:	ldr	w0, [sp, #60]
  401820:	cmp	w0, #0x0
  401824:	b.eq	401938 <printf@plt+0x508>  // b.none
  401828:	ldr	x0, [sp, #24]
  40182c:	add	x1, x0, #0x8
  401830:	ldr	x0, [sp, #24]
  401834:	ldr	w0, [x0, #4]
  401838:	mov	w0, w0
  40183c:	lsl	x0, x0, #2
  401840:	sub	x0, x0, #0x4
  401844:	add	x0, x1, x0
  401848:	str	x0, [sp, #48]
  40184c:	ldr	x0, [sp, #48]
  401850:	ldr	w0, [x0]
  401854:	ldr	w1, [sp, #20]
  401858:	cmp	w1, w0
  40185c:	b.ne	401878 <printf@plt+0x448>  // b.any
  401860:	ldr	x0, [sp, #24]
  401864:	ldr	w0, [x0, #4]
  401868:	sub	w1, w0, #0x1
  40186c:	ldr	x0, [sp, #24]
  401870:	str	w1, [x0, #4]
  401874:	b	401964 <printf@plt+0x534>
  401878:	ldr	x0, [sp, #48]
  40187c:	ldr	w0, [x0]
  401880:	ldr	w1, [sp, #20]
  401884:	cmp	w1, w0
  401888:	b.le	401938 <printf@plt+0x508>
  40188c:	ldr	x0, [sp, #48]
  401890:	ldr	w0, [x0]
  401894:	str	w0, [sp, #44]
  401898:	ldr	x0, [sp, #48]
  40189c:	sub	x0, x0, #0x4
  4018a0:	str	x0, [sp, #48]
  4018a4:	ldr	w0, [sp, #60]
  4018a8:	sub	w0, w0, #0x1
  4018ac:	str	w0, [sp, #60]
  4018b0:	ldr	w0, [sp, #60]
  4018b4:	cmp	w0, #0x0
  4018b8:	b.eq	40192c <printf@plt+0x4fc>  // b.none
  4018bc:	ldr	x0, [sp, #48]
  4018c0:	ldr	w0, [x0]
  4018c4:	ldr	w1, [sp, #20]
  4018c8:	cmp	w1, w0
  4018cc:	b.ne	4018f4 <printf@plt+0x4c4>  // b.any
  4018d0:	ldr	x0, [sp, #48]
  4018d4:	ldr	w1, [sp, #44]
  4018d8:	str	w1, [x0]
  4018dc:	ldr	x0, [sp, #24]
  4018e0:	ldr	w0, [x0, #4]
  4018e4:	sub	w1, w0, #0x1
  4018e8:	ldr	x0, [sp, #24]
  4018ec:	str	w1, [x0, #4]
  4018f0:	b	401964 <printf@plt+0x534>
  4018f4:	ldr	x0, [sp, #48]
  4018f8:	ldr	w0, [x0]
  4018fc:	ldr	w1, [sp, #20]
  401900:	cmp	w1, w0
  401904:	b.lt	401934 <printf@plt+0x504>  // b.tstop
  401908:	ldr	x0, [sp, #48]
  40190c:	ldr	w0, [x0]
  401910:	str	w0, [sp, #40]
  401914:	ldr	x0, [sp, #48]
  401918:	ldr	w1, [sp, #44]
  40191c:	str	w1, [x0]
  401920:	ldr	w0, [sp, #40]
  401924:	str	w0, [sp, #44]
  401928:	b	401898 <printf@plt+0x468>
  40192c:	nop
  401930:	b	401938 <printf@plt+0x508>
  401934:	nop
  401938:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40193c:	add	x0, x0, #0x190
  401940:	ldr	x0, [x0]
  401944:	mov	x3, x0
  401948:	mov	x2, #0x2c                  	// #44
  40194c:	mov	x1, #0x1                   	// #1
  401950:	adrp	x0, 413000 <printf@plt+0x11bd0>
  401954:	add	x0, x0, #0x398
  401958:	bl	4013d0 <fwrite@plt>
  40195c:	mov	w0, #0x1                   	// #1
  401960:	bl	4013b0 <exit@plt>
  401964:	ldp	x29, x30, [sp], #64
  401968:	ret
  40196c:	stp	x29, x30, [sp, #-48]!
  401970:	mov	x29, sp
  401974:	str	x0, [sp, #24]
  401978:	ldr	x0, [sp, #24]
  40197c:	ldrb	w0, [x0]
  401980:	cmp	w0, #0x0
  401984:	b.eq	401994 <printf@plt+0x564>  // b.none
  401988:	mov	w0, #0x2a                  	// #42
  40198c:	bl	4012a0 <putchar@plt>
  401990:	b	401b18 <printf@plt+0x6e8>
  401994:	mov	w0, #0x1                   	// #1
  401998:	strb	w0, [sp, #47]
  40199c:	strb	wzr, [sp, #46]
  4019a0:	ldr	x0, [sp, #24]
  4019a4:	ldr	w0, [x0, #4]
  4019a8:	str	w0, [sp, #40]
  4019ac:	ldr	x0, [sp, #24]
  4019b0:	add	x1, x0, #0x8
  4019b4:	ldr	x0, [sp, #24]
  4019b8:	ldr	w0, [x0, #4]
  4019bc:	mov	w0, w0
  4019c0:	lsl	x0, x0, #2
  4019c4:	sub	x0, x0, #0x4
  4019c8:	add	x0, x1, x0
  4019cc:	str	x0, [sp, #32]
  4019d0:	ldr	w0, [sp, #40]
  4019d4:	cmp	w0, #0x0
  4019d8:	b.eq	401ae8 <printf@plt+0x6b8>  // b.none
  4019dc:	ldr	w0, [sp, #40]
  4019e0:	sub	w0, w0, #0x1
  4019e4:	str	w0, [sp, #40]
  4019e8:	ldr	x0, [sp, #32]
  4019ec:	ldr	w0, [x0]
  4019f0:	cmn	w0, #0x1
  4019f4:	b.ne	401a04 <printf@plt+0x5d4>  // b.any
  4019f8:	mov	w0, #0x1                   	// #1
  4019fc:	strb	w0, [sp, #46]
  401a00:	b	401ad8 <printf@plt+0x6a8>
  401a04:	ldrb	w0, [sp, #47]
  401a08:	eor	w0, w0, #0x1
  401a0c:	and	w0, w0, #0xff
  401a10:	cmp	w0, #0x0
  401a14:	b.eq	401a20 <printf@plt+0x5f0>  // b.none
  401a18:	mov	w0, #0x2c                  	// #44
  401a1c:	bl	4012a0 <putchar@plt>
  401a20:	ldr	x0, [sp, #32]
  401a24:	ldr	w0, [x0]
  401a28:	add	w0, w0, #0x1
  401a2c:	mov	w1, w0
  401a30:	adrp	x0, 413000 <printf@plt+0x11bd0>
  401a34:	add	x0, x0, #0x3c8
  401a38:	bl	401430 <printf@plt>
  401a3c:	ldr	w0, [sp, #40]
  401a40:	cmp	w0, #0x0
  401a44:	b.eq	401ad4 <printf@plt+0x6a4>  // b.none
  401a48:	ldr	x0, [sp, #32]
  401a4c:	sub	x0, x0, #0x4
  401a50:	ldr	w1, [x0]
  401a54:	ldr	x0, [sp, #32]
  401a58:	ldr	w0, [x0]
  401a5c:	add	w0, w0, #0x1
  401a60:	cmp	w1, w0
  401a64:	b.ne	401ad4 <printf@plt+0x6a4>  // b.any
  401a68:	mov	w0, #0x2d                  	// #45
  401a6c:	bl	4012a0 <putchar@plt>
  401a70:	ldr	x0, [sp, #32]
  401a74:	sub	x0, x0, #0x4
  401a78:	str	x0, [sp, #32]
  401a7c:	ldr	w0, [sp, #40]
  401a80:	sub	w0, w0, #0x1
  401a84:	str	w0, [sp, #40]
  401a88:	ldr	w0, [sp, #40]
  401a8c:	cmp	w0, #0x0
  401a90:	b.eq	401ab8 <printf@plt+0x688>  // b.none
  401a94:	ldr	x0, [sp, #32]
  401a98:	sub	x0, x0, #0x4
  401a9c:	ldr	w1, [x0]
  401aa0:	ldr	x0, [sp, #32]
  401aa4:	ldr	w0, [x0]
  401aa8:	add	w0, w0, #0x1
  401aac:	cmp	w1, w0
  401ab0:	b.ne	401ab8 <printf@plt+0x688>  // b.any
  401ab4:	b	401a70 <printf@plt+0x640>
  401ab8:	ldr	x0, [sp, #32]
  401abc:	ldr	w0, [x0]
  401ac0:	add	w0, w0, #0x1
  401ac4:	mov	w1, w0
  401ac8:	adrp	x0, 413000 <printf@plt+0x11bd0>
  401acc:	add	x0, x0, #0x3c8
  401ad0:	bl	401430 <printf@plt>
  401ad4:	strb	wzr, [sp, #47]
  401ad8:	ldr	x0, [sp, #32]
  401adc:	sub	x0, x0, #0x4
  401ae0:	str	x0, [sp, #32]
  401ae4:	b	4019d0 <printf@plt+0x5a0>
  401ae8:	ldrb	w0, [sp, #46]
  401aec:	cmp	w0, #0x0
  401af0:	b.eq	401b18 <printf@plt+0x6e8>  // b.none
  401af4:	ldrb	w0, [sp, #47]
  401af8:	eor	w0, w0, #0x1
  401afc:	and	w0, w0, #0xff
  401b00:	cmp	w0, #0x0
  401b04:	b.eq	401b10 <printf@plt+0x6e0>  // b.none
  401b08:	mov	w0, #0x2c                  	// #44
  401b0c:	bl	4012a0 <putchar@plt>
  401b10:	mov	w0, #0x24                  	// #36
  401b14:	bl	4012a0 <putchar@plt>
  401b18:	nop
  401b1c:	ldp	x29, x30, [sp], #48
  401b20:	ret
  401b24:	sub	sp, sp, #0x10
  401b28:	str	x0, [sp, #8]
  401b2c:	ldr	x0, [sp, #8]
  401b30:	strb	wzr, [x0]
  401b34:	ldr	x0, [sp, #8]
  401b38:	str	wzr, [x0, #4]
  401b3c:	nop
  401b40:	add	sp, sp, #0x10
  401b44:	ret
  401b48:	sub	sp, sp, #0x10
  401b4c:	str	x0, [sp, #8]
  401b50:	str	w1, [sp, #4]
  401b54:	ldr	x0, [sp, #8]
  401b58:	strb	wzr, [x0]
  401b5c:	ldr	x0, [sp, #8]
  401b60:	mov	w1, #0x1                   	// #1
  401b64:	str	w1, [x0, #4]
  401b68:	ldr	x0, [sp, #8]
  401b6c:	ldr	w1, [sp, #4]
  401b70:	str	w1, [x0, #8]
  401b74:	nop
  401b78:	add	sp, sp, #0x10
  401b7c:	ret
  401b80:	sub	sp, sp, #0x10
  401b84:	str	x0, [sp, #8]
  401b88:	str	w1, [sp, #4]
  401b8c:	str	w2, [sp]
  401b90:	ldr	x0, [sp, #8]
  401b94:	strb	wzr, [x0]
  401b98:	ldr	x0, [sp, #8]
  401b9c:	mov	w1, #0x2                   	// #2
  401ba0:	str	w1, [x0, #4]
  401ba4:	ldr	x0, [sp, #8]
  401ba8:	ldr	w1, [sp, #4]
  401bac:	str	w1, [x0, #8]
  401bb0:	ldr	x0, [sp, #8]
  401bb4:	ldr	w1, [sp]
  401bb8:	str	w1, [x0, #12]
  401bbc:	nop
  401bc0:	add	sp, sp, #0x10
  401bc4:	ret
  401bc8:	stp	x29, x30, [sp, #-32]!
  401bcc:	mov	x29, sp
  401bd0:	str	x0, [sp, #24]
  401bd4:	str	x1, [sp, #16]
  401bd8:	ldr	x0, [sp, #16]
  401bdc:	ldrb	w1, [x0]
  401be0:	ldr	x0, [sp, #24]
  401be4:	strb	w1, [x0]
  401be8:	ldr	x0, [sp, #16]
  401bec:	ldr	w1, [x0, #4]
  401bf0:	ldr	x0, [sp, #24]
  401bf4:	str	w1, [x0, #4]
  401bf8:	ldr	x0, [sp, #24]
  401bfc:	add	x3, x0, #0x8
  401c00:	ldr	x0, [sp, #16]
  401c04:	add	x1, x0, #0x8
  401c08:	ldr	x0, [sp, #24]
  401c0c:	ldr	w0, [x0, #4]
  401c10:	mov	w0, w0
  401c14:	lsl	x0, x0, #2
  401c18:	mov	x2, x0
  401c1c:	mov	x0, x3
  401c20:	bl	4011b0 <memcpy@plt>
  401c24:	nop
  401c28:	ldp	x29, x30, [sp], #32
  401c2c:	ret
  401c30:	stp	x29, x30, [sp, #-32]!
  401c34:	mov	x29, sp
  401c38:	str	x0, [sp, #24]
  401c3c:	str	x1, [sp, #16]
  401c40:	ldr	x0, [sp, #16]
  401c44:	ldrb	w1, [x0]
  401c48:	ldr	x0, [sp, #24]
  401c4c:	strb	w1, [x0]
  401c50:	ldr	x0, [sp, #16]
  401c54:	ldr	w1, [x0, #4]
  401c58:	ldr	x0, [sp, #24]
  401c5c:	str	w1, [x0, #4]
  401c60:	ldr	x0, [sp, #24]
  401c64:	add	x3, x0, #0x8
  401c68:	ldr	x0, [sp, #16]
  401c6c:	add	x1, x0, #0x8
  401c70:	ldr	x0, [sp, #24]
  401c74:	ldr	w0, [x0, #4]
  401c78:	mov	w0, w0
  401c7c:	lsl	x0, x0, #2
  401c80:	mov	x2, x0
  401c84:	mov	x0, x3
  401c88:	bl	4011b0 <memcpy@plt>
  401c8c:	ldr	x0, [sp, #24]
  401c90:	ldp	x29, x30, [sp], #32
  401c94:	ret
  401c98:	sub	sp, sp, #0x10
  401c9c:	str	x0, [sp, #8]
  401ca0:	ldr	x0, [sp, #8]
  401ca4:	ldrb	w0, [x0]
  401ca8:	add	sp, sp, #0x10
  401cac:	ret
  401cb0:	sub	sp, sp, #0x10
  401cb4:	str	x0, [sp, #8]
  401cb8:	str	w1, [sp, #4]
  401cbc:	ldr	x1, [sp, #8]
  401cc0:	ldr	w0, [sp, #4]
  401cc4:	lsl	x0, x0, #2
  401cc8:	add	x0, x1, x0
  401ccc:	ldr	w0, [x0, #8]
  401cd0:	add	sp, sp, #0x10
  401cd4:	ret
  401cd8:	sub	sp, sp, #0x10
  401cdc:	str	x0, [sp, #8]
  401ce0:	ldr	x0, [sp, #8]
  401ce4:	ldr	w0, [x0, #4]
  401ce8:	add	sp, sp, #0x10
  401cec:	ret
  401cf0:	sub	sp, sp, #0x20
  401cf4:	str	x0, [sp, #8]
  401cf8:	strb	w1, [sp, #7]
  401cfc:	ldr	x0, [sp, #8]
  401d00:	ldrb	w1, [sp, #7]
  401d04:	strb	w1, [x0]
  401d08:	ldrb	w0, [sp, #7]
  401d0c:	cmp	w0, #0x0
  401d10:	b.eq	401d64 <printf@plt+0x934>  // b.none
  401d14:	ldr	x0, [sp, #8]
  401d18:	mov	w1, #0xff                  	// #255
  401d1c:	str	w1, [x0, #4]
  401d20:	ldr	x0, [sp, #8]
  401d24:	add	x0, x0, #0x8
  401d28:	str	x0, [sp, #24]
  401d2c:	mov	w0, #0xfe                  	// #254
  401d30:	str	w0, [sp, #20]
  401d34:	ldr	w0, [sp, #20]
  401d38:	cmp	w0, #0x0
  401d3c:	b.lt	401d64 <printf@plt+0x934>  // b.tstop
  401d40:	ldr	x0, [sp, #24]
  401d44:	add	x1, x0, #0x4
  401d48:	str	x1, [sp, #24]
  401d4c:	ldr	w1, [sp, #20]
  401d50:	str	w1, [x0]
  401d54:	ldr	w0, [sp, #20]
  401d58:	sub	w0, w0, #0x1
  401d5c:	str	w0, [sp, #20]
  401d60:	b	401d34 <printf@plt+0x904>
  401d64:	nop
  401d68:	add	sp, sp, #0x20
  401d6c:	ret
  401d70:	sub	sp, sp, #0x10
  401d74:	str	x0, [sp, #8]
  401d78:	ldr	x0, [sp, #8]
  401d7c:	add	x0, x0, #0x8
  401d80:	add	sp, sp, #0x10
  401d84:	ret
  401d88:	sub	sp, sp, #0x10
  401d8c:	str	x0, [sp, #8]
  401d90:	str	w1, [sp, #4]
  401d94:	ldr	x0, [sp, #8]
  401d98:	ldr	w1, [sp, #4]
  401d9c:	str	w1, [x0, #4]
  401da0:	nop
  401da4:	add	sp, sp, #0x10
  401da8:	ret
  401dac:	sub	sp, sp, #0x30
  401db0:	str	x0, [sp, #8]
  401db4:	ldr	x0, [sp, #8]
  401db8:	ldrb	w0, [x0]
  401dbc:	cmp	w0, #0x0
  401dc0:	b.eq	401dcc <printf@plt+0x99c>  // b.none
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	b	401ee4 <printf@plt+0xab4>
  401dcc:	mov	w0, #0x1                   	// #1
  401dd0:	strb	w0, [sp, #47]
  401dd4:	ldr	x0, [sp, #8]
  401dd8:	add	x0, x0, #0x8
  401ddc:	str	x0, [sp, #24]
  401de0:	ldr	x0, [sp, #8]
  401de4:	ldr	w0, [x0, #4]
  401de8:	str	w0, [sp, #20]
  401dec:	mov	w0, #0x1                   	// #1
  401df0:	str	w0, [sp, #40]
  401df4:	ldr	w1, [sp, #40]
  401df8:	ldr	w0, [sp, #20]
  401dfc:	cmp	w1, w0
  401e00:	b.cs	401ee0 <printf@plt+0xab0>  // b.hs, b.nlast
  401e04:	ldr	w0, [sp, #40]
  401e08:	str	w0, [sp, #36]
  401e0c:	ldr	w0, [sp, #36]
  401e10:	lsl	x0, x0, #2
  401e14:	ldr	x1, [sp, #24]
  401e18:	add	x0, x1, x0
  401e1c:	ldr	w0, [x0]
  401e20:	str	w0, [sp, #16]
  401e24:	ldr	w0, [sp, #36]
  401e28:	cmp	w0, #0x0
  401e2c:	b.eq	401eb8 <printf@plt+0xa88>  // b.none
  401e30:	ldr	w0, [sp, #36]
  401e34:	sub	w0, w0, #0x1
  401e38:	mov	w0, w0
  401e3c:	lsl	x0, x0, #2
  401e40:	ldr	x1, [sp, #24]
  401e44:	add	x0, x1, x0
  401e48:	ldr	w0, [x0]
  401e4c:	ldr	w1, [sp, #16]
  401e50:	cmp	w1, w0
  401e54:	b.lt	401eb8 <printf@plt+0xa88>  // b.tstop
  401e58:	ldr	w0, [sp, #36]
  401e5c:	sub	w0, w0, #0x1
  401e60:	mov	w0, w0
  401e64:	lsl	x0, x0, #2
  401e68:	ldr	x1, [sp, #24]
  401e6c:	add	x1, x1, x0
  401e70:	ldr	w0, [sp, #36]
  401e74:	lsl	x0, x0, #2
  401e78:	ldr	x2, [sp, #24]
  401e7c:	add	x0, x2, x0
  401e80:	ldr	w1, [x1]
  401e84:	str	w1, [x0]
  401e88:	ldr	w0, [x0]
  401e8c:	ldr	w1, [sp, #16]
  401e90:	cmp	w1, w0
  401e94:	cset	w0, eq  // eq = none
  401e98:	and	w0, w0, #0xff
  401e9c:	cmp	w0, #0x0
  401ea0:	b.eq	401ea8 <printf@plt+0xa78>  // b.none
  401ea4:	strb	wzr, [sp, #47]
  401ea8:	ldr	w0, [sp, #36]
  401eac:	sub	w0, w0, #0x1
  401eb0:	str	w0, [sp, #36]
  401eb4:	b	401e24 <printf@plt+0x9f4>
  401eb8:	ldr	w0, [sp, #36]
  401ebc:	lsl	x0, x0, #2
  401ec0:	ldr	x1, [sp, #24]
  401ec4:	add	x0, x1, x0
  401ec8:	ldr	w1, [sp, #16]
  401ecc:	str	w1, [x0]
  401ed0:	ldr	w0, [sp, #40]
  401ed4:	add	w0, w0, #0x1
  401ed8:	str	w0, [sp, #40]
  401edc:	b	401df4 <printf@plt+0x9c4>
  401ee0:	ldrb	w0, [sp, #47]
  401ee4:	add	sp, sp, #0x30
  401ee8:	ret
  401eec:	stp	x29, x30, [sp, #-48]!
  401ef0:	mov	x29, sp
  401ef4:	str	x19, [sp, #16]
  401ef8:	mov	x19, x8
  401efc:	str	x0, [sp, #40]
  401f00:	ldr	x1, [sp, #40]
  401f04:	mov	x0, x19
  401f08:	bl	401fbc <printf@plt+0xb8c>
  401f0c:	mov	x0, x19
  401f10:	ldr	x19, [sp, #16]
  401f14:	ldp	x29, x30, [sp], #48
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-48]!
  401f20:	mov	x29, sp
  401f24:	str	x19, [sp, #16]
  401f28:	mov	x19, x8
  401f2c:	str	x0, [sp, #40]
  401f30:	str	w1, [sp, #36]
  401f34:	ldr	w2, [sp, #36]
  401f38:	ldr	x1, [sp, #40]
  401f3c:	mov	x0, x19
  401f40:	bl	401fe8 <printf@plt+0xbb8>
  401f44:	mov	x0, x19
  401f48:	ldr	x19, [sp, #16]
  401f4c:	ldp	x29, x30, [sp], #48
  401f50:	ret
  401f54:	stp	x29, x30, [sp, #-48]!
  401f58:	mov	x29, sp
  401f5c:	str	x19, [sp, #16]
  401f60:	mov	x19, x8
  401f64:	str	x0, [sp, #40]
  401f68:	ldr	x1, [sp, #40]
  401f6c:	mov	x0, x19
  401f70:	bl	402164 <printf@plt+0xd34>
  401f74:	mov	x0, x19
  401f78:	ldr	x19, [sp, #16]
  401f7c:	ldp	x29, x30, [sp], #48
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-48]!
  401f88:	mov	x29, sp
  401f8c:	str	x19, [sp, #16]
  401f90:	mov	x19, x8
  401f94:	str	x0, [sp, #40]
  401f98:	str	w1, [sp, #36]
  401f9c:	ldr	w2, [sp, #36]
  401fa0:	ldr	x1, [sp, #40]
  401fa4:	mov	x0, x19
  401fa8:	bl	4021a4 <printf@plt+0xd74>
  401fac:	mov	x0, x19
  401fb0:	ldr	x19, [sp, #16]
  401fb4:	ldp	x29, x30, [sp], #48
  401fb8:	ret
  401fbc:	sub	sp, sp, #0x10
  401fc0:	str	x0, [sp, #8]
  401fc4:	str	x1, [sp]
  401fc8:	ldr	x0, [sp, #8]
  401fcc:	ldr	x1, [sp]
  401fd0:	str	x1, [x0]
  401fd4:	ldr	x0, [sp, #8]
  401fd8:	str	wzr, [x0, #8]
  401fdc:	nop
  401fe0:	add	sp, sp, #0x10
  401fe4:	ret
  401fe8:	sub	sp, sp, #0x30
  401fec:	str	x0, [sp, #24]
  401ff0:	str	x1, [sp, #16]
  401ff4:	str	w2, [sp, #12]
  401ff8:	ldr	x0, [sp, #24]
  401ffc:	ldr	x1, [sp, #16]
  402000:	str	x1, [x0]
  402004:	ldr	x0, [sp, #16]
  402008:	ldrb	w0, [x0]
  40200c:	cmp	w0, #0x0
  402010:	b.eq	402044 <printf@plt+0xc14>  // b.none
  402014:	ldr	w0, [sp, #12]
  402018:	cmp	w0, #0xff
  40201c:	b.gt	402034 <printf@plt+0xc04>
  402020:	mov	w1, #0xff                  	// #255
  402024:	ldr	w0, [sp, #12]
  402028:	sub	w0, w1, w0
  40202c:	mov	w1, w0
  402030:	b	402038 <printf@plt+0xc08>
  402034:	mov	w1, #0x0                   	// #0
  402038:	ldr	x0, [sp, #24]
  40203c:	str	w1, [x0, #8]
  402040:	b	402098 <printf@plt+0xc68>
  402044:	str	wzr, [sp, #44]
  402048:	ldr	x0, [sp, #16]
  40204c:	ldr	w0, [x0, #4]
  402050:	ldr	w1, [sp, #44]
  402054:	cmp	w1, w0
  402058:	b.cs	40208c <printf@plt+0xc5c>  // b.hs, b.nlast
  40205c:	ldr	x1, [sp, #16]
  402060:	ldr	w0, [sp, #44]
  402064:	lsl	x0, x0, #2
  402068:	add	x0, x1, x0
  40206c:	ldr	w0, [x0, #8]
  402070:	ldr	w1, [sp, #12]
  402074:	cmp	w1, w0
  402078:	b.gt	40208c <printf@plt+0xc5c>
  40207c:	ldr	w0, [sp, #44]
  402080:	add	w0, w0, #0x1
  402084:	str	w0, [sp, #44]
  402088:	b	402048 <printf@plt+0xc18>
  40208c:	ldr	x0, [sp, #24]
  402090:	ldr	w1, [sp, #44]
  402094:	str	w1, [x0, #8]
  402098:	nop
  40209c:	add	sp, sp, #0x30
  4020a0:	ret
  4020a4:	sub	sp, sp, #0x10
  4020a8:	str	x0, [sp, #8]
  4020ac:	ldr	x0, [sp, #8]
  4020b0:	ldr	w1, [x0, #8]
  4020b4:	ldr	x0, [sp, #8]
  4020b8:	ldr	x0, [x0]
  4020bc:	ldr	w0, [x0, #4]
  4020c0:	cmp	w1, w0
  4020c4:	b.cs	4020f8 <printf@plt+0xcc8>  // b.hs, b.nlast
  4020c8:	ldr	x0, [sp, #8]
  4020cc:	ldr	x1, [x0]
  4020d0:	ldr	x0, [sp, #8]
  4020d4:	ldr	w0, [x0, #8]
  4020d8:	add	w3, w0, #0x1
  4020dc:	ldr	x2, [sp, #8]
  4020e0:	str	w3, [x2, #8]
  4020e4:	mov	w0, w0
  4020e8:	lsl	x0, x0, #2
  4020ec:	add	x0, x1, x0
  4020f0:	ldr	w0, [x0, #8]
  4020f4:	b	4020fc <printf@plt+0xccc>
  4020f8:	mov	w0, #0xfffffffe            	// #-2
  4020fc:	add	sp, sp, #0x10
  402100:	ret
  402104:	sub	sp, sp, #0x10
  402108:	str	x0, [sp, #8]
  40210c:	ldr	x0, [sp, #8]
  402110:	ldr	x0, [x0]
  402114:	ldr	w1, [x0, #4]
  402118:	ldr	x0, [sp, #8]
  40211c:	ldr	w0, [x0, #8]
  402120:	sub	w0, w1, w0
  402124:	add	sp, sp, #0x10
  402128:	ret
  40212c:	sub	sp, sp, #0x10
  402130:	str	x0, [sp, #8]
  402134:	str	x1, [sp]
  402138:	ldr	x0, [sp]
  40213c:	ldr	x1, [x0]
  402140:	ldr	x0, [sp, #8]
  402144:	str	x1, [x0]
  402148:	ldr	x0, [sp]
  40214c:	ldr	w1, [x0, #8]
  402150:	ldr	x0, [sp, #8]
  402154:	str	w1, [x0, #8]
  402158:	nop
  40215c:	add	sp, sp, #0x10
  402160:	ret
  402164:	sub	sp, sp, #0x10
  402168:	str	x0, [sp, #8]
  40216c:	str	x1, [sp]
  402170:	ldr	x0, [sp, #8]
  402174:	ldr	x1, [sp]
  402178:	str	x1, [x0]
  40217c:	ldr	x0, [sp, #8]
  402180:	ldr	x0, [x0]
  402184:	ldr	w1, [x0, #4]
  402188:	ldr	x0, [sp, #8]
  40218c:	str	w1, [x0, #8]
  402190:	ldr	x0, [sp, #8]
  402194:	str	wzr, [x0, #12]
  402198:	nop
  40219c:	add	sp, sp, #0x10
  4021a0:	ret
  4021a4:	sub	sp, sp, #0x30
  4021a8:	str	x0, [sp, #24]
  4021ac:	str	x1, [sp, #16]
  4021b0:	str	w2, [sp, #12]
  4021b4:	ldr	x0, [sp, #24]
  4021b8:	ldr	x1, [sp, #16]
  4021bc:	str	x1, [x0]
  4021c0:	ldr	x0, [sp, #24]
  4021c4:	ldr	x0, [x0]
  4021c8:	ldr	w1, [x0, #4]
  4021cc:	ldr	x0, [sp, #24]
  4021d0:	str	w1, [x0, #8]
  4021d4:	ldr	x0, [sp, #16]
  4021d8:	ldrb	w0, [x0]
  4021dc:	cmp	w0, #0x0
  4021e0:	b.eq	402214 <printf@plt+0xde4>  // b.none
  4021e4:	ldr	w0, [sp, #12]
  4021e8:	cmp	w0, #0xff
  4021ec:	b.gt	402204 <printf@plt+0xdd4>
  4021f0:	mov	w1, #0xff                  	// #255
  4021f4:	ldr	w0, [sp, #12]
  4021f8:	sub	w0, w1, w0
  4021fc:	mov	w1, w0
  402200:	b	402208 <printf@plt+0xdd8>
  402204:	mov	w1, #0x0                   	// #0
  402208:	ldr	x0, [sp, #24]
  40220c:	str	w1, [x0, #12]
  402210:	b	402268 <printf@plt+0xe38>
  402214:	str	wzr, [sp, #44]
  402218:	ldr	x0, [sp, #16]
  40221c:	ldr	w0, [x0, #4]
  402220:	ldr	w1, [sp, #44]
  402224:	cmp	w1, w0
  402228:	b.cs	40225c <printf@plt+0xe2c>  // b.hs, b.nlast
  40222c:	ldr	x1, [sp, #16]
  402230:	ldr	w0, [sp, #44]
  402234:	lsl	x0, x0, #2
  402238:	add	x0, x1, x0
  40223c:	ldr	w0, [x0, #8]
  402240:	ldr	w1, [sp, #12]
  402244:	cmp	w1, w0
  402248:	b.gt	40225c <printf@plt+0xe2c>
  40224c:	ldr	w0, [sp, #44]
  402250:	add	w0, w0, #0x1
  402254:	str	w0, [sp, #44]
  402258:	b	402218 <printf@plt+0xde8>
  40225c:	ldr	x0, [sp, #24]
  402260:	ldr	w1, [sp, #44]
  402264:	str	w1, [x0, #12]
  402268:	nop
  40226c:	add	sp, sp, #0x30
  402270:	ret
  402274:	sub	sp, sp, #0x10
  402278:	str	x0, [sp, #8]
  40227c:	ldr	x0, [sp, #8]
  402280:	ldr	w1, [x0, #8]
  402284:	ldr	x0, [sp, #8]
  402288:	ldr	w0, [x0, #12]
  40228c:	cmp	w1, w0
  402290:	b.ls	4022cc <printf@plt+0xe9c>  // b.plast
  402294:	ldr	x0, [sp, #8]
  402298:	ldr	x1, [x0]
  40229c:	ldr	x0, [sp, #8]
  4022a0:	ldr	w0, [x0, #8]
  4022a4:	sub	w2, w0, #0x1
  4022a8:	ldr	x0, [sp, #8]
  4022ac:	str	w2, [x0, #8]
  4022b0:	ldr	x0, [sp, #8]
  4022b4:	ldr	w0, [x0, #8]
  4022b8:	mov	w0, w0
  4022bc:	lsl	x0, x0, #2
  4022c0:	add	x0, x1, x0
  4022c4:	ldr	w0, [x0, #8]
  4022c8:	b	4022d0 <printf@plt+0xea0>
  4022cc:	mov	w0, #0xfffffffe            	// #-2
  4022d0:	add	sp, sp, #0x10
  4022d4:	ret
  4022d8:	sub	sp, sp, #0x10
  4022dc:	str	x0, [sp, #8]
  4022e0:	ldr	x0, [sp, #8]
  4022e4:	ldr	w1, [x0, #8]
  4022e8:	ldr	x0, [sp, #8]
  4022ec:	ldr	w0, [x0, #12]
  4022f0:	sub	w0, w1, w0
  4022f4:	add	sp, sp, #0x10
  4022f8:	ret
  4022fc:	sub	sp, sp, #0x10
  402300:	str	x0, [sp, #8]
  402304:	str	x1, [sp]
  402308:	ldr	x0, [sp]
  40230c:	ldr	x1, [x0]
  402310:	ldr	x0, [sp, #8]
  402314:	str	x1, [x0]
  402318:	ldr	x0, [sp]
  40231c:	ldr	w1, [x0, #8]
  402320:	ldr	x0, [sp, #8]
  402324:	str	w1, [x0, #8]
  402328:	ldr	x0, [sp]
  40232c:	ldr	w1, [x0, #12]
  402330:	ldr	x0, [sp, #8]
  402334:	str	w1, [x0, #12]
  402338:	nop
  40233c:	add	sp, sp, #0x10
  402340:	ret
  402344:	stp	x29, x30, [sp, #-32]!
  402348:	mov	x29, sp
  40234c:	str	x0, [sp, #24]
  402350:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  402354:	add	x0, x0, #0x640
  402358:	ldr	x0, [x0]
  40235c:	mov	x2, x0
  402360:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402364:	add	x1, x0, #0x498
  402368:	ldr	x0, [sp, #24]
  40236c:	bl	4011e0 <fprintf@plt>
  402370:	nop
  402374:	ldp	x29, x30, [sp], #32
  402378:	ret
  40237c:	stp	x29, x30, [sp, #-32]!
  402380:	mov	x29, sp
  402384:	str	x0, [sp, #24]
  402388:	ldr	x3, [sp, #24]
  40238c:	mov	x2, #0x2e                  	// #46
  402390:	mov	x1, #0x1                   	// #1
  402394:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402398:	add	x0, x0, #0x4c0
  40239c:	bl	4013d0 <fwrite@plt>
  4023a0:	ldr	x1, [sp, #24]
  4023a4:	mov	w0, #0xa                   	// #10
  4023a8:	bl	401320 <fputc@plt>
  4023ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4023b0:	add	x0, x0, #0x640
  4023b4:	ldr	x0, [x0]
  4023b8:	mov	x2, x0
  4023bc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4023c0:	add	x1, x0, #0x4f0
  4023c4:	ldr	x0, [sp, #24]
  4023c8:	bl	4011e0 <fprintf@plt>
  4023cc:	ldr	x1, [sp, #24]
  4023d0:	mov	w0, #0xa                   	// #10
  4023d4:	bl	401320 <fputc@plt>
  4023d8:	ldr	x3, [sp, #24]
  4023dc:	mov	x2, #0x6c                  	// #108
  4023e0:	mov	x1, #0x1                   	// #1
  4023e4:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4023e8:	add	x0, x0, #0x518
  4023ec:	bl	4013d0 <fwrite@plt>
  4023f0:	ldr	x1, [sp, #24]
  4023f4:	mov	w0, #0xa                   	// #10
  4023f8:	bl	401320 <fputc@plt>
  4023fc:	ldr	x3, [sp, #24]
  402400:	mov	x2, #0x16                  	// #22
  402404:	mov	x1, #0x1                   	// #1
  402408:	adrp	x0, 413000 <printf@plt+0x11bd0>
  40240c:	add	x0, x0, #0x588
  402410:	bl	4013d0 <fwrite@plt>
  402414:	ldr	x3, [sp, #24]
  402418:	mov	x2, #0x39                  	// #57
  40241c:	mov	x1, #0x1                   	// #1
  402420:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402424:	add	x0, x0, #0x5a0
  402428:	bl	4013d0 <fwrite@plt>
  40242c:	ldr	x3, [sp, #24]
  402430:	mov	x2, #0x59                  	// #89
  402434:	mov	x1, #0x1                   	// #1
  402438:	adrp	x0, 413000 <printf@plt+0x11bd0>
  40243c:	add	x0, x0, #0x5e0
  402440:	bl	4013d0 <fwrite@plt>
  402444:	ldr	x1, [sp, #24]
  402448:	mov	w0, #0xa                   	// #10
  40244c:	bl	401320 <fputc@plt>
  402450:	ldr	x3, [sp, #24]
  402454:	mov	x2, #0x1b                  	// #27
  402458:	mov	x1, #0x1                   	// #1
  40245c:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402460:	add	x0, x0, #0x640
  402464:	bl	4013d0 <fwrite@plt>
  402468:	ldr	x3, [sp, #24]
  40246c:	mov	x2, #0xe3                  	// #227
  402470:	mov	x1, #0x1                   	// #1
  402474:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402478:	add	x0, x0, #0x660
  40247c:	bl	4013d0 <fwrite@plt>
  402480:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402484:	add	x1, x0, #0x748
  402488:	ldr	x0, [sp, #24]
  40248c:	bl	4011e0 <fprintf@plt>
  402490:	ldr	x3, [sp, #24]
  402494:	mov	x2, #0xbf                  	// #191
  402498:	mov	x1, #0x1                   	// #1
  40249c:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4024a0:	add	x0, x0, #0x8a8
  4024a4:	bl	4013d0 <fwrite@plt>
  4024a8:	ldr	x1, [sp, #24]
  4024ac:	mov	w0, #0xa                   	// #10
  4024b0:	bl	401320 <fputc@plt>
  4024b4:	ldr	x3, [sp, #24]
  4024b8:	mov	x2, #0x1e                  	// #30
  4024bc:	mov	x1, #0x1                   	// #1
  4024c0:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4024c4:	add	x0, x0, #0x968
  4024c8:	bl	4013d0 <fwrite@plt>
  4024cc:	ldr	x3, [sp, #24]
  4024d0:	mov	x2, #0xe5                  	// #229
  4024d4:	mov	x1, #0x1                   	// #1
  4024d8:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4024dc:	add	x0, x0, #0x988
  4024e0:	bl	4013d0 <fwrite@plt>
  4024e4:	ldr	x1, [sp, #24]
  4024e8:	mov	w0, #0xa                   	// #10
  4024ec:	bl	401320 <fputc@plt>
  4024f0:	ldr	x3, [sp, #24]
  4024f4:	mov	x2, #0x1c                  	// #28
  4024f8:	mov	x1, #0x1                   	// #1
  4024fc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402500:	add	x0, x0, #0xa70
  402504:	bl	4013d0 <fwrite@plt>
  402508:	ldr	x3, [sp, #24]
  40250c:	mov	x2, #0x71                  	// #113
  402510:	mov	x1, #0x1                   	// #1
  402514:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402518:	add	x0, x0, #0xa90
  40251c:	bl	4013d0 <fwrite@plt>
  402520:	ldr	x3, [sp, #24]
  402524:	mov	x2, #0x9b                  	// #155
  402528:	mov	x1, #0x1                   	// #1
  40252c:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402530:	add	x0, x0, #0xb08
  402534:	bl	4013d0 <fwrite@plt>
  402538:	ldr	x3, [sp, #24]
  40253c:	mov	x2, #0x8e                  	// #142
  402540:	mov	x1, #0x1                   	// #1
  402544:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402548:	add	x0, x0, #0xba8
  40254c:	bl	4013d0 <fwrite@plt>
  402550:	ldr	x3, [sp, #24]
  402554:	mov	x2, #0x9e                  	// #158
  402558:	mov	x1, #0x1                   	// #1
  40255c:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402560:	add	x0, x0, #0xc38
  402564:	bl	4013d0 <fwrite@plt>
  402568:	ldr	x3, [sp, #24]
  40256c:	mov	x2, #0x77                  	// #119
  402570:	mov	x1, #0x1                   	// #1
  402574:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402578:	add	x0, x0, #0xcd8
  40257c:	bl	4013d0 <fwrite@plt>
  402580:	ldr	x3, [sp, #24]
  402584:	mov	x2, #0x32                  	// #50
  402588:	mov	x1, #0x1                   	// #1
  40258c:	adrp	x0, 413000 <printf@plt+0x11bd0>
  402590:	add	x0, x0, #0xd50
  402594:	bl	4013d0 <fwrite@plt>
  402598:	ldr	x3, [sp, #24]
  40259c:	mov	x2, #0x123                 	// #291
  4025a0:	mov	x1, #0x1                   	// #1
  4025a4:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4025a8:	add	x0, x0, #0xd88
  4025ac:	bl	4013d0 <fwrite@plt>
  4025b0:	ldr	x3, [sp, #24]
  4025b4:	mov	x2, #0x6d                  	// #109
  4025b8:	mov	x1, #0x1                   	// #1
  4025bc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4025c0:	add	x0, x0, #0xeb0
  4025c4:	bl	4013d0 <fwrite@plt>
  4025c8:	ldr	x3, [sp, #24]
  4025cc:	mov	x2, #0x79                  	// #121
  4025d0:	mov	x1, #0x1                   	// #1
  4025d4:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4025d8:	add	x0, x0, #0xf20
  4025dc:	bl	4013d0 <fwrite@plt>
  4025e0:	ldr	x3, [sp, #24]
  4025e4:	mov	x2, #0x8e                  	// #142
  4025e8:	mov	x1, #0x1                   	// #1
  4025ec:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4025f0:	add	x0, x0, #0xfa0
  4025f4:	bl	4013d0 <fwrite@plt>
  4025f8:	ldr	x3, [sp, #24]
  4025fc:	mov	x2, #0x85                  	// #133
  402600:	mov	x1, #0x1                   	// #1
  402604:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402608:	add	x0, x0, #0x30
  40260c:	bl	4013d0 <fwrite@plt>
  402610:	ldr	x3, [sp, #24]
  402614:	mov	x2, #0xe3                  	// #227
  402618:	mov	x1, #0x1                   	// #1
  40261c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402620:	add	x0, x0, #0xb8
  402624:	bl	4013d0 <fwrite@plt>
  402628:	ldr	x3, [sp, #24]
  40262c:	mov	x2, #0xec                  	// #236
  402630:	mov	x1, #0x1                   	// #1
  402634:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402638:	add	x0, x0, #0x1a0
  40263c:	bl	4013d0 <fwrite@plt>
  402640:	ldr	x3, [sp, #24]
  402644:	mov	x2, #0xa5                  	// #165
  402648:	mov	x1, #0x1                   	// #1
  40264c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402650:	add	x0, x0, #0x290
  402654:	bl	4013d0 <fwrite@plt>
  402658:	ldr	x3, [sp, #24]
  40265c:	mov	x2, #0x7d                  	// #125
  402660:	mov	x1, #0x1                   	// #1
  402664:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402668:	add	x0, x0, #0x338
  40266c:	bl	4013d0 <fwrite@plt>
  402670:	ldr	x3, [sp, #24]
  402674:	mov	x2, #0x6f                  	// #111
  402678:	mov	x1, #0x1                   	// #1
  40267c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402680:	add	x0, x0, #0x3b8
  402684:	bl	4013d0 <fwrite@plt>
  402688:	ldr	x3, [sp, #24]
  40268c:	mov	x2, #0x8c                  	// #140
  402690:	mov	x1, #0x1                   	// #1
  402694:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402698:	add	x0, x0, #0x428
  40269c:	bl	4013d0 <fwrite@plt>
  4026a0:	ldr	x3, [sp, #24]
  4026a4:	mov	x2, #0x94                  	// #148
  4026a8:	mov	x1, #0x1                   	// #1
  4026ac:	adrp	x0, 414000 <printf@plt+0x12bd0>
  4026b0:	add	x0, x0, #0x4b8
  4026b4:	bl	4013d0 <fwrite@plt>
  4026b8:	ldr	x3, [sp, #24]
  4026bc:	mov	x2, #0x2ce                 	// #718
  4026c0:	mov	x1, #0x1                   	// #1
  4026c4:	adrp	x0, 414000 <printf@plt+0x12bd0>
  4026c8:	add	x0, x0, #0x550
  4026cc:	bl	4013d0 <fwrite@plt>
  4026d0:	ldr	x3, [sp, #24]
  4026d4:	mov	x2, #0xe0                  	// #224
  4026d8:	mov	x1, #0x1                   	// #1
  4026dc:	adrp	x0, 414000 <printf@plt+0x12bd0>
  4026e0:	add	x0, x0, #0x820
  4026e4:	bl	4013d0 <fwrite@plt>
  4026e8:	ldr	x1, [sp, #24]
  4026ec:	mov	w0, #0xa                   	// #10
  4026f0:	bl	401320 <fputc@plt>
  4026f4:	ldr	x3, [sp, #24]
  4026f8:	mov	x2, #0x1d                  	// #29
  4026fc:	mov	x1, #0x1                   	// #1
  402700:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402704:	add	x0, x0, #0x908
  402708:	bl	4013d0 <fwrite@plt>
  40270c:	mov	w2, #0xff                  	// #255
  402710:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402714:	add	x1, x0, #0x928
  402718:	ldr	x0, [sp, #24]
  40271c:	bl	4011e0 <fprintf@plt>
  402720:	ldr	x3, [sp, #24]
  402724:	mov	x2, #0x9b                  	// #155
  402728:	mov	x1, #0x1                   	// #1
  40272c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402730:	add	x0, x0, #0xb80
  402734:	bl	4013d0 <fwrite@plt>
  402738:	ldr	x3, [sp, #24]
  40273c:	mov	x2, #0x14d                 	// #333
  402740:	mov	x1, #0x1                   	// #1
  402744:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402748:	add	x0, x0, #0xc20
  40274c:	bl	4013d0 <fwrite@plt>
  402750:	ldr	x3, [sp, #24]
  402754:	mov	x2, #0xd7                  	// #215
  402758:	mov	x1, #0x1                   	// #1
  40275c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402760:	add	x0, x0, #0xd70
  402764:	bl	4013d0 <fwrite@plt>
  402768:	mov	w2, #0x5                   	// #5
  40276c:	adrp	x0, 414000 <printf@plt+0x12bd0>
  402770:	add	x1, x0, #0xe48
  402774:	ldr	x0, [sp, #24]
  402778:	bl	4011e0 <fprintf@plt>
  40277c:	ldr	x3, [sp, #24]
  402780:	mov	x2, #0x7d                  	// #125
  402784:	mov	x1, #0x1                   	// #1
  402788:	adrp	x0, 414000 <printf@plt+0x12bd0>
  40278c:	add	x0, x0, #0xf20
  402790:	bl	4013d0 <fwrite@plt>
  402794:	ldr	x3, [sp, #24]
  402798:	mov	x2, #0x71                  	// #113
  40279c:	mov	x1, #0x1                   	// #1
  4027a0:	adrp	x0, 414000 <printf@plt+0x12bd0>
  4027a4:	add	x0, x0, #0xfa0
  4027a8:	bl	4013d0 <fwrite@plt>
  4027ac:	ldr	x3, [sp, #24]
  4027b0:	mov	x2, #0x362                 	// #866
  4027b4:	mov	x1, #0x1                   	// #1
  4027b8:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4027bc:	add	x0, x0, #0x18
  4027c0:	bl	4013d0 <fwrite@plt>
  4027c4:	ldr	x1, [sp, #24]
  4027c8:	mov	w0, #0xa                   	// #10
  4027cc:	bl	401320 <fputc@plt>
  4027d0:	ldr	x3, [sp, #24]
  4027d4:	mov	x2, #0xfa                  	// #250
  4027d8:	mov	x1, #0x1                   	// #1
  4027dc:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4027e0:	add	x0, x0, #0x380
  4027e4:	bl	4013d0 <fwrite@plt>
  4027e8:	ldr	x1, [sp, #24]
  4027ec:	mov	w0, #0xa                   	// #10
  4027f0:	bl	401320 <fputc@plt>
  4027f4:	ldr	x3, [sp, #24]
  4027f8:	mov	x2, #0x24                  	// #36
  4027fc:	mov	x1, #0x1                   	// #1
  402800:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402804:	add	x0, x0, #0x480
  402808:	bl	4013d0 <fwrite@plt>
  40280c:	nop
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	stp	x29, x30, [sp, #-48]!
  40281c:	mov	x29, sp
  402820:	str	x0, [sp, #24]
  402824:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402828:	add	x0, x0, #0x4a8
  40282c:	bl	401430 <printf@plt>
  402830:	str	wzr, [sp, #44]
  402834:	ldr	x0, [sp, #24]
  402838:	ldr	w0, [x0]
  40283c:	ldr	w1, [sp, #44]
  402840:	cmp	w1, w0
  402844:	b.ge	402ac0 <printf@plt+0x1690>  // b.tcont
  402848:	ldr	x0, [sp, #24]
  40284c:	ldr	x1, [x0, #8]
  402850:	ldrsw	x0, [sp, #44]
  402854:	lsl	x0, x0, #3
  402858:	add	x0, x1, x0
  40285c:	ldr	x0, [x0]
  402860:	str	x0, [sp, #32]
  402864:	ldr	x0, [sp, #32]
  402868:	ldrb	w0, [x0]
  40286c:	cmp	w0, #0x2d
  402870:	b.ne	40298c <printf@plt+0x155c>  // b.any
  402874:	ldr	x0, [sp, #32]
  402878:	ldrb	w0, [x0]
  40287c:	bl	4012a0 <putchar@plt>
  402880:	ldr	x0, [sp, #32]
  402884:	add	x0, x0, #0x1
  402888:	str	x0, [sp, #32]
  40288c:	ldr	x0, [sp, #32]
  402890:	ldrb	w0, [x0]
  402894:	cmp	w0, #0x40
  402898:	b.ls	4028ac <printf@plt+0x147c>  // b.plast
  40289c:	ldr	x0, [sp, #32]
  4028a0:	ldrb	w0, [x0]
  4028a4:	cmp	w0, #0x5a
  4028a8:	b.ls	4028cc <printf@plt+0x149c>  // b.plast
  4028ac:	ldr	x0, [sp, #32]
  4028b0:	ldrb	w0, [x0]
  4028b4:	cmp	w0, #0x60
  4028b8:	b.ls	4028e8 <printf@plt+0x14b8>  // b.plast
  4028bc:	ldr	x0, [sp, #32]
  4028c0:	ldrb	w0, [x0]
  4028c4:	cmp	w0, #0x7a
  4028c8:	b.hi	4028e8 <printf@plt+0x14b8>  // b.pmore
  4028cc:	ldr	x0, [sp, #32]
  4028d0:	ldrb	w0, [x0]
  4028d4:	bl	4012a0 <putchar@plt>
  4028d8:	ldr	x0, [sp, #32]
  4028dc:	add	x0, x0, #0x1
  4028e0:	str	x0, [sp, #32]
  4028e4:	b	40298c <printf@plt+0x155c>
  4028e8:	ldr	x0, [sp, #32]
  4028ec:	ldrb	w0, [x0]
  4028f0:	cmp	w0, #0x2d
  4028f4:	b.ne	40298c <printf@plt+0x155c>  // b.any
  4028f8:	ldr	x0, [sp, #32]
  4028fc:	ldrb	w0, [x0]
  402900:	bl	4012a0 <putchar@plt>
  402904:	ldr	x0, [sp, #32]
  402908:	add	x0, x0, #0x1
  40290c:	str	x0, [sp, #32]
  402910:	ldr	x0, [sp, #32]
  402914:	ldrb	w0, [x0]
  402918:	cmp	w0, #0x40
  40291c:	b.ls	402930 <printf@plt+0x1500>  // b.plast
  402920:	ldr	x0, [sp, #32]
  402924:	ldrb	w0, [x0]
  402928:	cmp	w0, #0x5a
  40292c:	b.ls	4028f8 <printf@plt+0x14c8>  // b.plast
  402930:	ldr	x0, [sp, #32]
  402934:	ldrb	w0, [x0]
  402938:	cmp	w0, #0x60
  40293c:	b.ls	402950 <printf@plt+0x1520>  // b.plast
  402940:	ldr	x0, [sp, #32]
  402944:	ldrb	w0, [x0]
  402948:	cmp	w0, #0x7a
  40294c:	b.ls	4028f8 <printf@plt+0x14c8>  // b.plast
  402950:	ldr	x0, [sp, #32]
  402954:	ldrb	w0, [x0]
  402958:	cmp	w0, #0x2d
  40295c:	b.ne	402964 <printf@plt+0x1534>  // b.any
  402960:	b	4028f8 <printf@plt+0x14c8>
  402964:	ldr	x0, [sp, #32]
  402968:	ldrb	w0, [x0]
  40296c:	cmp	w0, #0x3d
  402970:	b.ne	40298c <printf@plt+0x155c>  // b.any
  402974:	ldr	x0, [sp, #32]
  402978:	ldrb	w0, [x0]
  40297c:	bl	4012a0 <putchar@plt>
  402980:	ldr	x0, [sp, #32]
  402984:	add	x0, x0, #0x1
  402988:	str	x0, [sp, #32]
  40298c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402990:	add	x1, x0, #0x4c0
  402994:	ldr	x0, [sp, #32]
  402998:	bl	401280 <strpbrk@plt>
  40299c:	cmp	x0, #0x0
  4029a0:	b.eq	402a98 <printf@plt+0x1668>  // b.none
  4029a4:	mov	w1, #0x27                  	// #39
  4029a8:	ldr	x0, [sp, #32]
  4029ac:	bl	401240 <strchr@plt>
  4029b0:	cmp	x0, #0x0
  4029b4:	b.eq	402a40 <printf@plt+0x1610>  // b.none
  4029b8:	mov	w0, #0x22                  	// #34
  4029bc:	bl	4012a0 <putchar@plt>
  4029c0:	ldr	x0, [sp, #32]
  4029c4:	ldrb	w0, [x0]
  4029c8:	cmp	w0, #0x0
  4029cc:	b.eq	402a34 <printf@plt+0x1604>  // b.none
  4029d0:	ldr	x0, [sp, #32]
  4029d4:	ldrb	w0, [x0]
  4029d8:	cmp	w0, #0x22
  4029dc:	b.eq	402a10 <printf@plt+0x15e0>  // b.none
  4029e0:	ldr	x0, [sp, #32]
  4029e4:	ldrb	w0, [x0]
  4029e8:	cmp	w0, #0x5c
  4029ec:	b.eq	402a10 <printf@plt+0x15e0>  // b.none
  4029f0:	ldr	x0, [sp, #32]
  4029f4:	ldrb	w0, [x0]
  4029f8:	cmp	w0, #0x24
  4029fc:	b.eq	402a10 <printf@plt+0x15e0>  // b.none
  402a00:	ldr	x0, [sp, #32]
  402a04:	ldrb	w0, [x0]
  402a08:	cmp	w0, #0x60
  402a0c:	b.ne	402a18 <printf@plt+0x15e8>  // b.any
  402a10:	mov	w0, #0x5c                  	// #92
  402a14:	bl	4012a0 <putchar@plt>
  402a18:	ldr	x0, [sp, #32]
  402a1c:	ldrb	w0, [x0]
  402a20:	bl	4012a0 <putchar@plt>
  402a24:	ldr	x0, [sp, #32]
  402a28:	add	x0, x0, #0x1
  402a2c:	str	x0, [sp, #32]
  402a30:	b	4029c0 <printf@plt+0x1590>
  402a34:	mov	w0, #0x22                  	// #34
  402a38:	bl	4012a0 <putchar@plt>
  402a3c:	b	402aa8 <printf@plt+0x1678>
  402a40:	mov	w0, #0x27                  	// #39
  402a44:	bl	4012a0 <putchar@plt>
  402a48:	ldr	x0, [sp, #32]
  402a4c:	ldrb	w0, [x0]
  402a50:	cmp	w0, #0x0
  402a54:	b.eq	402a8c <printf@plt+0x165c>  // b.none
  402a58:	ldr	x0, [sp, #32]
  402a5c:	ldrb	w0, [x0]
  402a60:	cmp	w0, #0x5c
  402a64:	b.ne	402a70 <printf@plt+0x1640>  // b.any
  402a68:	mov	w0, #0x5c                  	// #92
  402a6c:	bl	4012a0 <putchar@plt>
  402a70:	ldr	x0, [sp, #32]
  402a74:	ldrb	w0, [x0]
  402a78:	bl	4012a0 <putchar@plt>
  402a7c:	ldr	x0, [sp, #32]
  402a80:	add	x0, x0, #0x1
  402a84:	str	x0, [sp, #32]
  402a88:	b	402a48 <printf@plt+0x1618>
  402a8c:	mov	w0, #0x27                  	// #39
  402a90:	bl	4012a0 <putchar@plt>
  402a94:	b	402aa8 <printf@plt+0x1678>
  402a98:	ldr	x1, [sp, #32]
  402a9c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402aa0:	add	x0, x0, #0x4e0
  402aa4:	bl	401430 <printf@plt>
  402aa8:	mov	w0, #0x20                  	// #32
  402aac:	bl	4012a0 <putchar@plt>
  402ab0:	ldr	w0, [sp, #44]
  402ab4:	add	w0, w0, #0x1
  402ab8:	str	w0, [sp, #44]
  402abc:	b	402834 <printf@plt+0x1404>
  402ac0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402ac4:	add	x0, x0, #0x4e8
  402ac8:	bl	401430 <printf@plt>
  402acc:	nop
  402ad0:	ldp	x29, x30, [sp], #48
  402ad4:	ret
  402ad8:	sub	sp, sp, #0x30
  402adc:	str	x0, [sp, #40]
  402ae0:	str	x1, [sp, #32]
  402ae4:	str	w2, [sp, #28]
  402ae8:	str	w3, [sp, #24]
  402aec:	str	w4, [sp, #20]
  402af0:	str	w5, [sp, #16]
  402af4:	str	w6, [sp, #12]
  402af8:	ldr	x0, [sp, #40]
  402afc:	ldr	x1, [sp, #32]
  402b00:	str	x1, [x0]
  402b04:	ldr	x0, [sp, #40]
  402b08:	ldr	w1, [sp, #28]
  402b0c:	str	w1, [x0, #8]
  402b10:	ldr	x0, [sp, #40]
  402b14:	ldr	w1, [sp, #24]
  402b18:	str	w1, [x0, #12]
  402b1c:	ldr	x0, [sp, #40]
  402b20:	ldr	w1, [sp, #20]
  402b24:	str	w1, [x0, #16]
  402b28:	ldr	x0, [sp, #40]
  402b2c:	ldr	w1, [sp, #16]
  402b30:	str	w1, [x0, #20]
  402b34:	ldr	x0, [sp, #40]
  402b38:	ldr	w1, [sp, #12]
  402b3c:	str	w1, [x0, #24]
  402b40:	ldr	x0, [sp, #40]
  402b44:	strb	wzr, [x0, #28]
  402b48:	nop
  402b4c:	add	sp, sp, #0x30
  402b50:	ret
  402b54:	sub	sp, sp, #0x20
  402b58:	str	x0, [sp, #8]
  402b5c:	ldr	x0, [sp, #8]
  402b60:	ldrb	w0, [x0, #28]
  402b64:	cmp	w0, #0x0
  402b68:	b.eq	402bb8 <printf@plt+0x1788>  // b.none
  402b6c:	ldr	x0, [sp, #8]
  402b70:	ldr	w0, [x0, #36]
  402b74:	add	w1, w0, #0x1
  402b78:	ldr	x0, [sp, #8]
  402b7c:	str	w1, [x0, #36]
  402b80:	ldr	x0, [sp, #8]
  402b84:	ldr	w1, [x0, #36]
  402b88:	ldr	x0, [sp, #8]
  402b8c:	ldr	w0, [x0, #32]
  402b90:	cmp	w1, w0
  402b94:	cset	w0, ge  // ge = tcont
  402b98:	and	w0, w0, #0xff
  402b9c:	cmp	w0, #0x0
  402ba0:	b.eq	402bac <printf@plt+0x177c>  // b.none
  402ba4:	ldr	x0, [sp, #8]
  402ba8:	strb	wzr, [x0, #28]
  402bac:	ldr	x0, [sp, #8]
  402bb0:	ldr	w0, [x0, #36]
  402bb4:	b	402de8 <printf@plt+0x19b8>
  402bb8:	ldr	x0, [sp, #8]
  402bbc:	ldr	x0, [x0]
  402bc0:	ldrb	w0, [x0]
  402bc4:	cmp	w0, #0x0
  402bc8:	b.eq	402de0 <printf@plt+0x19b0>  // b.none
  402bcc:	ldr	x0, [sp, #8]
  402bd0:	ldr	x0, [x0]
  402bd4:	ldrb	w0, [x0]
  402bd8:	cmp	w0, #0x39
  402bdc:	b.gt	402dd0 <printf@plt+0x19a0>
  402be0:	cmp	w0, #0x30
  402be4:	b.ge	402c30 <printf@plt+0x1800>  // b.tcont
  402be8:	cmp	w0, #0x24
  402bec:	b.eq	402c10 <printf@plt+0x17e0>  // b.none
  402bf0:	cmp	w0, #0x2c
  402bf4:	b.ne	402dd0 <printf@plt+0x19a0>  // b.any
  402bf8:	ldr	x0, [sp, #8]
  402bfc:	ldr	x0, [x0]
  402c00:	add	x1, x0, #0x1
  402c04:	ldr	x0, [sp, #8]
  402c08:	str	x1, [x0]
  402c0c:	b	402ddc <printf@plt+0x19ac>
  402c10:	ldr	x0, [sp, #8]
  402c14:	ldr	x0, [x0]
  402c18:	add	x1, x0, #0x1
  402c1c:	ldr	x0, [sp, #8]
  402c20:	str	x1, [x0]
  402c24:	ldr	x0, [sp, #8]
  402c28:	ldr	w0, [x0, #16]
  402c2c:	b	402de8 <printf@plt+0x19b8>
  402c30:	str	wzr, [sp, #28]
  402c34:	ldr	x0, [sp, #8]
  402c38:	ldr	x0, [x0]
  402c3c:	ldrb	w0, [x0]
  402c40:	sub	w0, w0, #0x30
  402c44:	cmp	w0, #0x9
  402c48:	cset	w0, ls  // ls = plast
  402c4c:	and	w0, w0, #0xff
  402c50:	cmp	w0, #0x0
  402c54:	b.eq	402ca0 <printf@plt+0x1870>  // b.none
  402c58:	ldr	w1, [sp, #28]
  402c5c:	mov	w0, w1
  402c60:	lsl	w0, w0, #2
  402c64:	add	w0, w0, w1
  402c68:	lsl	w0, w0, #1
  402c6c:	mov	w1, w0
  402c70:	ldr	x0, [sp, #8]
  402c74:	ldr	x0, [x0]
  402c78:	ldrb	w0, [x0]
  402c7c:	sub	w0, w0, #0x30
  402c80:	add	w0, w1, w0
  402c84:	str	w0, [sp, #28]
  402c88:	ldr	x0, [sp, #8]
  402c8c:	ldr	x0, [x0]
  402c90:	add	x1, x0, #0x1
  402c94:	ldr	x0, [sp, #8]
  402c98:	str	x1, [x0]
  402c9c:	b	402c34 <printf@plt+0x1804>
  402ca0:	ldr	x0, [sp, #8]
  402ca4:	ldr	x0, [x0]
  402ca8:	ldrb	w0, [x0]
  402cac:	cmp	w0, #0x2d
  402cb0:	b.ne	402d94 <printf@plt+0x1964>  // b.any
  402cb4:	ldr	x0, [sp, #8]
  402cb8:	ldr	x0, [x0]
  402cbc:	add	x1, x0, #0x1
  402cc0:	ldr	x0, [sp, #8]
  402cc4:	str	x1, [x0]
  402cc8:	ldr	x0, [sp, #8]
  402ccc:	mov	w1, #0x1                   	// #1
  402cd0:	strb	w1, [x0, #28]
  402cd4:	ldr	x0, [sp, #8]
  402cd8:	str	wzr, [x0, #32]
  402cdc:	ldr	x0, [sp, #8]
  402ce0:	ldr	x0, [x0]
  402ce4:	ldrb	w0, [x0]
  402ce8:	sub	w0, w0, #0x30
  402cec:	cmp	w0, #0x9
  402cf0:	cset	w0, ls  // ls = plast
  402cf4:	and	w0, w0, #0xff
  402cf8:	cmp	w0, #0x0
  402cfc:	b.eq	402d50 <printf@plt+0x1920>  // b.none
  402d00:	ldr	x0, [sp, #8]
  402d04:	ldr	w1, [x0, #32]
  402d08:	mov	w0, w1
  402d0c:	lsl	w0, w0, #2
  402d10:	add	w0, w0, w1
  402d14:	lsl	w0, w0, #1
  402d18:	mov	w1, w0
  402d1c:	ldr	x0, [sp, #8]
  402d20:	ldr	x0, [x0]
  402d24:	ldrb	w0, [x0]
  402d28:	sub	w0, w0, #0x30
  402d2c:	add	w1, w1, w0
  402d30:	ldr	x0, [sp, #8]
  402d34:	str	w1, [x0, #32]
  402d38:	ldr	x0, [sp, #8]
  402d3c:	ldr	x0, [x0]
  402d40:	add	x1, x0, #0x1
  402d44:	ldr	x0, [sp, #8]
  402d48:	str	x1, [x0]
  402d4c:	b	402cdc <printf@plt+0x18ac>
  402d50:	ldr	x0, [sp, #8]
  402d54:	ldr	w0, [x0, #32]
  402d58:	ldr	w1, [sp, #28]
  402d5c:	cmp	w1, w0
  402d60:	b.ge	402d7c <printf@plt+0x194c>  // b.tcont
  402d64:	ldr	x0, [sp, #8]
  402d68:	ldr	w1, [x0, #32]
  402d6c:	ldr	x0, [sp, #8]
  402d70:	ldr	w0, [x0, #12]
  402d74:	cmp	w1, w0
  402d78:	b.le	402d88 <printf@plt+0x1958>
  402d7c:	ldr	x0, [sp, #8]
  402d80:	ldr	w0, [x0, #20]
  402d84:	b	402de8 <printf@plt+0x19b8>
  402d88:	ldr	x0, [sp, #8]
  402d8c:	ldr	w1, [sp, #28]
  402d90:	str	w1, [x0, #36]
  402d94:	ldr	x0, [sp, #8]
  402d98:	ldr	w0, [x0, #8]
  402d9c:	ldr	w1, [sp, #28]
  402da0:	cmp	w1, w0
  402da4:	b.lt	402dbc <printf@plt+0x198c>  // b.tstop
  402da8:	ldr	x0, [sp, #8]
  402dac:	ldr	w0, [x0, #12]
  402db0:	ldr	w1, [sp, #28]
  402db4:	cmp	w1, w0
  402db8:	b.le	402dc8 <printf@plt+0x1998>
  402dbc:	ldr	x0, [sp, #8]
  402dc0:	ldr	w0, [x0, #20]
  402dc4:	b	402de8 <printf@plt+0x19b8>
  402dc8:	ldr	w0, [sp, #28]
  402dcc:	b	402de8 <printf@plt+0x19b8>
  402dd0:	ldr	x0, [sp, #8]
  402dd4:	ldr	w0, [x0, #20]
  402dd8:	b	402de8 <printf@plt+0x19b8>
  402ddc:	b	402bb8 <printf@plt+0x1788>
  402de0:	ldr	x0, [sp, #8]
  402de4:	ldr	w0, [x0, #24]
  402de8:	add	sp, sp, #0x20
  402dec:	ret
  402df0:	stp	x29, x30, [sp, #-32]!
  402df4:	mov	x29, sp
  402df8:	str	x0, [sp, #24]
  402dfc:	ldr	x0, [sp, #24]
  402e00:	mov	w1, #0x10                  	// #16
  402e04:	str	w1, [x0, #16]
  402e08:	ldr	x0, [sp, #24]
  402e0c:	str	xzr, [x0, #24]
  402e10:	ldr	x0, [sp, #24]
  402e14:	str	xzr, [x0, #32]
  402e18:	ldr	x0, [sp, #24]
  402e1c:	str	xzr, [x0, #40]
  402e20:	ldr	x0, [sp, #24]
  402e24:	mov	w1, #0x5                   	// #5
  402e28:	str	w1, [x0, #48]
  402e2c:	ldr	x0, [sp, #24]
  402e30:	str	wzr, [x0, #52]
  402e34:	ldr	x0, [sp, #24]
  402e38:	str	wzr, [x0, #56]
  402e3c:	ldr	x0, [sp, #24]
  402e40:	mov	w1, #0x1                   	// #1
  402e44:	str	w1, [x0, #60]
  402e48:	ldr	x0, [sp, #24]
  402e4c:	fmov	s0, #1.000000000000000000e+00
  402e50:	str	s0, [x0, #64]
  402e54:	ldr	x0, [sp, #24]
  402e58:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402e5c:	add	x1, x1, #0x3d8
  402e60:	str	x1, [x0, #72]
  402e64:	ldr	x0, [sp, #24]
  402e68:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402e6c:	add	x1, x1, #0x3f0
  402e70:	str	x1, [x0, #80]
  402e74:	ldr	x0, [sp, #24]
  402e78:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402e7c:	add	x1, x1, #0x400
  402e80:	str	x1, [x0, #88]
  402e84:	ldr	x0, [sp, #24]
  402e88:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402e8c:	add	x1, x1, #0x410
  402e90:	str	x1, [x0, #96]
  402e94:	ldr	x0, [sp, #24]
  402e98:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402e9c:	add	x1, x1, #0x428
  402ea0:	str	x1, [x0, #104]
  402ea4:	ldr	x0, [sp, #24]
  402ea8:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402eac:	add	x1, x1, #0x438
  402eb0:	str	x1, [x0, #112]
  402eb4:	ldr	x0, [sp, #24]
  402eb8:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402ebc:	add	x1, x1, #0x450
  402ec0:	str	x1, [x0, #120]
  402ec4:	ldr	x0, [sp, #24]
  402ec8:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402ecc:	add	x1, x1, #0x468
  402ed0:	str	x1, [x0, #128]
  402ed4:	ldr	x0, [sp, #24]
  402ed8:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402edc:	add	x1, x1, #0x400
  402ee0:	str	x1, [x0, #136]
  402ee4:	ldr	x0, [sp, #24]
  402ee8:	adrp	x1, 413000 <printf@plt+0x11bd0>
  402eec:	add	x1, x1, #0x488
  402ef0:	str	x1, [x0, #144]
  402ef4:	ldr	x0, [sp, #24]
  402ef8:	add	x0, x0, #0x98
  402efc:	bl	401b24 <printf@plt+0x6f4>
  402f00:	nop
  402f04:	ldp	x29, x30, [sp], #32
  402f08:	ret
  402f0c:	sub	sp, sp, #0x190
  402f10:	stp	x29, x30, [sp, #224]
  402f14:	add	x29, sp, #0xe0
  402f18:	stp	x19, x20, [sp, #240]
  402f1c:	stp	x21, x22, [sp, #256]
  402f20:	stp	x23, x24, [sp, #272]
  402f24:	stp	x25, x26, [sp, #288]
  402f28:	stp	x27, x28, [sp, #304]
  402f2c:	str	x0, [sp, #360]
  402f30:	ldr	x0, [sp, #360]
  402f34:	ldr	w0, [x0, #16]
  402f38:	and	w0, w0, #0x200000
  402f3c:	cmp	w0, #0x0
  402f40:	b.eq	4034dc <printf@plt+0x20ac>  // b.none
  402f44:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  402f48:	add	x0, x0, #0x190
  402f4c:	ldr	x0, [x0]
  402f50:	str	x0, [sp, #328]
  402f54:	ldr	x0, [sp, #360]
  402f58:	ldr	w0, [x0, #16]
  402f5c:	and	w0, w0, #0x1
  402f60:	cmp	w0, #0x0
  402f64:	b.eq	402f74 <printf@plt+0x1b44>  // b.none
  402f68:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402f6c:	add	x18, x0, #0x4f0
  402f70:	b	402f7c <printf@plt+0x1b4c>
  402f74:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402f78:	add	x18, x0, #0x4f8
  402f7c:	ldr	x0, [sp, #360]
  402f80:	ldr	w0, [x0, #16]
  402f84:	and	w0, w0, #0x2
  402f88:	cmp	w0, #0x0
  402f8c:	b.eq	402f9c <printf@plt+0x1b6c>  // b.none
  402f90:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402f94:	add	x19, x0, #0x4f0
  402f98:	b	402fa4 <printf@plt+0x1b74>
  402f9c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402fa0:	add	x19, x0, #0x4f8
  402fa4:	ldr	x0, [sp, #360]
  402fa8:	ldr	w0, [x0, #16]
  402fac:	and	w0, w0, #0x4
  402fb0:	cmp	w0, #0x0
  402fb4:	b.eq	402fc4 <printf@plt+0x1b94>  // b.none
  402fb8:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402fbc:	add	x20, x0, #0x4f0
  402fc0:	b	402fcc <printf@plt+0x1b9c>
  402fc4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402fc8:	add	x20, x0, #0x4f8
  402fcc:	ldr	x0, [sp, #360]
  402fd0:	ldr	w0, [x0, #16]
  402fd4:	and	w0, w0, #0x8
  402fd8:	cmp	w0, #0x0
  402fdc:	b.eq	402fec <printf@plt+0x1bbc>  // b.none
  402fe0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402fe4:	add	x21, x0, #0x4f0
  402fe8:	b	402ff4 <printf@plt+0x1bc4>
  402fec:	adrp	x0, 415000 <printf@plt+0x13bd0>
  402ff0:	add	x21, x0, #0x4f8
  402ff4:	ldr	x0, [sp, #360]
  402ff8:	ldr	w0, [x0, #16]
  402ffc:	and	w0, w0, #0x10
  403000:	cmp	w0, #0x0
  403004:	b.eq	403014 <printf@plt+0x1be4>  // b.none
  403008:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40300c:	add	x22, x0, #0x4f0
  403010:	b	40301c <printf@plt+0x1bec>
  403014:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403018:	add	x22, x0, #0x4f8
  40301c:	ldr	x0, [sp, #360]
  403020:	ldr	w0, [x0, #16]
  403024:	and	w0, w0, #0x20
  403028:	cmp	w0, #0x0
  40302c:	b.eq	40303c <printf@plt+0x1c0c>  // b.none
  403030:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403034:	add	x23, x0, #0x4f0
  403038:	b	403044 <printf@plt+0x1c14>
  40303c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403040:	add	x23, x0, #0x4f8
  403044:	ldr	x0, [sp, #360]
  403048:	ldr	w0, [x0, #16]
  40304c:	and	w0, w0, #0x40
  403050:	cmp	w0, #0x0
  403054:	b.eq	403064 <printf@plt+0x1c34>  // b.none
  403058:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40305c:	add	x3, x0, #0x4f0
  403060:	b	40306c <printf@plt+0x1c3c>
  403064:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403068:	add	x3, x0, #0x4f8
  40306c:	ldr	x0, [sp, #360]
  403070:	ldr	w0, [x0, #16]
  403074:	and	w0, w0, #0x80
  403078:	cmp	w0, #0x0
  40307c:	b.eq	40308c <printf@plt+0x1c5c>  // b.none
  403080:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403084:	add	x4, x0, #0x4f0
  403088:	b	403094 <printf@plt+0x1c64>
  40308c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403090:	add	x4, x0, #0x4f8
  403094:	ldr	x0, [sp, #360]
  403098:	ldr	w0, [x0, #16]
  40309c:	and	w0, w0, #0x100
  4030a0:	cmp	w0, #0x0
  4030a4:	b.eq	4030b4 <printf@plt+0x1c84>  // b.none
  4030a8:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4030ac:	add	x5, x0, #0x4f0
  4030b0:	b	4030bc <printf@plt+0x1c8c>
  4030b4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4030b8:	add	x5, x0, #0x4f8
  4030bc:	ldr	x0, [sp, #360]
  4030c0:	ldr	w0, [x0, #16]
  4030c4:	and	w0, w0, #0x200
  4030c8:	cmp	w0, #0x0
  4030cc:	b.eq	4030dc <printf@plt+0x1cac>  // b.none
  4030d0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4030d4:	add	x6, x0, #0x4f0
  4030d8:	b	4030e4 <printf@plt+0x1cb4>
  4030dc:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4030e0:	add	x6, x0, #0x4f8
  4030e4:	ldr	x0, [sp, #360]
  4030e8:	ldr	w0, [x0, #16]
  4030ec:	and	w0, w0, #0x400
  4030f0:	cmp	w0, #0x0
  4030f4:	b.eq	403104 <printf@plt+0x1cd4>  // b.none
  4030f8:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4030fc:	add	x7, x0, #0x4f0
  403100:	b	40310c <printf@plt+0x1cdc>
  403104:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403108:	add	x7, x0, #0x4f8
  40310c:	ldr	x0, [sp, #360]
  403110:	ldr	w0, [x0, #16]
  403114:	and	w0, w0, #0x800
  403118:	cmp	w0, #0x0
  40311c:	b.eq	40312c <printf@plt+0x1cfc>  // b.none
  403120:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403124:	add	x8, x0, #0x4f0
  403128:	b	403134 <printf@plt+0x1d04>
  40312c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403130:	add	x8, x0, #0x4f8
  403134:	ldr	x0, [sp, #360]
  403138:	ldr	w0, [x0, #16]
  40313c:	and	w0, w0, #0x1000
  403140:	cmp	w0, #0x0
  403144:	b.eq	403154 <printf@plt+0x1d24>  // b.none
  403148:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40314c:	add	x9, x0, #0x4f0
  403150:	b	40315c <printf@plt+0x1d2c>
  403154:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403158:	add	x9, x0, #0x4f8
  40315c:	ldr	x0, [sp, #360]
  403160:	ldr	w0, [x0, #16]
  403164:	and	w0, w0, #0x2000
  403168:	cmp	w0, #0x0
  40316c:	b.eq	40317c <printf@plt+0x1d4c>  // b.none
  403170:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403174:	add	x10, x0, #0x4f0
  403178:	b	403184 <printf@plt+0x1d54>
  40317c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403180:	add	x10, x0, #0x4f8
  403184:	ldr	x0, [sp, #360]
  403188:	ldr	w0, [x0, #16]
  40318c:	and	w0, w0, #0x4000
  403190:	cmp	w0, #0x0
  403194:	b.eq	4031a4 <printf@plt+0x1d74>  // b.none
  403198:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40319c:	add	x11, x0, #0x4f0
  4031a0:	b	4031ac <printf@plt+0x1d7c>
  4031a4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4031a8:	add	x11, x0, #0x4f8
  4031ac:	ldr	x0, [sp, #360]
  4031b0:	ldr	w0, [x0, #16]
  4031b4:	and	w0, w0, #0x8000
  4031b8:	cmp	w0, #0x0
  4031bc:	b.eq	4031cc <printf@plt+0x1d9c>  // b.none
  4031c0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4031c4:	add	x12, x0, #0x4f0
  4031c8:	b	4031d4 <printf@plt+0x1da4>
  4031cc:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4031d0:	add	x12, x0, #0x4f8
  4031d4:	ldr	x0, [sp, #360]
  4031d8:	ldr	w0, [x0, #16]
  4031dc:	and	w0, w0, #0x10000
  4031e0:	cmp	w0, #0x0
  4031e4:	b.eq	4031f4 <printf@plt+0x1dc4>  // b.none
  4031e8:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4031ec:	add	x13, x0, #0x4f0
  4031f0:	b	4031fc <printf@plt+0x1dcc>
  4031f4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4031f8:	add	x13, x0, #0x4f8
  4031fc:	ldr	x0, [sp, #360]
  403200:	ldr	w0, [x0, #16]
  403204:	and	w0, w0, #0x40000
  403208:	cmp	w0, #0x0
  40320c:	b.eq	40321c <printf@plt+0x1dec>  // b.none
  403210:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403214:	add	x14, x0, #0x4f0
  403218:	b	403224 <printf@plt+0x1df4>
  40321c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403220:	add	x14, x0, #0x4f8
  403224:	ldr	x0, [sp, #360]
  403228:	ldr	w0, [x0, #16]
  40322c:	and	w0, w0, #0x80000
  403230:	cmp	w0, #0x0
  403234:	b.eq	403244 <printf@plt+0x1e14>  // b.none
  403238:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40323c:	add	x15, x0, #0x4f0
  403240:	b	40324c <printf@plt+0x1e1c>
  403244:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403248:	add	x15, x0, #0x4f8
  40324c:	ldr	x0, [sp, #360]
  403250:	ldr	w0, [x0, #16]
  403254:	and	w0, w0, #0x100000
  403258:	cmp	w0, #0x0
  40325c:	b.eq	40326c <printf@plt+0x1e3c>  // b.none
  403260:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403264:	add	x16, x0, #0x4f0
  403268:	b	403274 <printf@plt+0x1e44>
  40326c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403270:	add	x16, x0, #0x4f8
  403274:	ldr	x0, [sp, #360]
  403278:	ldr	w0, [x0, #16]
  40327c:	and	w0, w0, #0x200000
  403280:	cmp	w0, #0x0
  403284:	b.eq	403294 <printf@plt+0x1e64>  // b.none
  403288:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40328c:	add	x17, x0, #0x4f0
  403290:	b	40329c <printf@plt+0x1e6c>
  403294:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403298:	add	x17, x0, #0x4f8
  40329c:	ldr	x0, [sp, #360]
  4032a0:	ldr	x25, [x0, #72]
  4032a4:	ldr	x0, [sp, #360]
  4032a8:	ldr	x26, [x0, #104]
  4032ac:	ldr	x0, [sp, #360]
  4032b0:	ldr	x27, [x0, #112]
  4032b4:	ldr	x0, [sp, #360]
  4032b8:	ldr	x28, [x0, #120]
  4032bc:	ldr	x0, [sp, #360]
  4032c0:	ldr	x30, [x0, #128]
  4032c4:	ldr	x0, [sp, #360]
  4032c8:	ldr	x0, [x0, #80]
  4032cc:	str	x0, [sp, #336]
  4032d0:	ldr	x0, [sp, #360]
  4032d4:	ldr	x1, [x0, #88]
  4032d8:	str	x1, [sp, #344]
  4032dc:	ldr	x0, [sp, #360]
  4032e0:	ldr	w2, [x0, #56]
  4032e4:	str	w2, [sp, #356]
  4032e8:	ldr	x0, [sp, #360]
  4032ec:	ldr	w24, [x0, #48]
  4032f0:	ldr	x0, [sp, #360]
  4032f4:	ldr	s0, [x0, #64]
  4032f8:	fcvt	d0, s0
  4032fc:	ldr	x0, [sp, #360]
  403300:	ldr	w2, [x0, #52]
  403304:	ldr	x0, [sp, #360]
  403308:	ldr	x1, [x0, #144]
  40330c:	ldr	x0, [sp, #360]
  403310:	ldr	w0, [x0, #60]
  403314:	str	w0, [sp, #208]
  403318:	str	x1, [sp, #200]
  40331c:	str	w2, [sp, #192]
  403320:	str	w24, [sp, #184]
  403324:	ldr	w2, [sp, #356]
  403328:	str	w2, [sp, #176]
  40332c:	ldr	x1, [sp, #344]
  403330:	str	x1, [sp, #168]
  403334:	ldr	x0, [sp, #336]
  403338:	str	x0, [sp, #160]
  40333c:	str	x30, [sp, #152]
  403340:	str	x28, [sp, #144]
  403344:	str	x27, [sp, #136]
  403348:	str	x26, [sp, #128]
  40334c:	str	x25, [sp, #120]
  403350:	str	x17, [sp, #112]
  403354:	str	x16, [sp, #104]
  403358:	str	x15, [sp, #96]
  40335c:	str	x14, [sp, #88]
  403360:	str	x13, [sp, #80]
  403364:	str	x12, [sp, #72]
  403368:	str	x11, [sp, #64]
  40336c:	str	x10, [sp, #56]
  403370:	str	x9, [sp, #48]
  403374:	str	x8, [sp, #40]
  403378:	str	x7, [sp, #32]
  40337c:	str	x6, [sp, #24]
  403380:	str	x5, [sp, #16]
  403384:	str	x4, [sp, #8]
  403388:	str	x3, [sp]
  40338c:	mov	x7, x23
  403390:	mov	x6, x22
  403394:	mov	x5, x21
  403398:	mov	x4, x20
  40339c:	mov	x3, x19
  4033a0:	mov	x2, x18
  4033a4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4033a8:	add	x1, x0, #0x508
  4033ac:	ldr	x0, [sp, #328]
  4033b0:	bl	4011e0 <fprintf@plt>
  4033b4:	ldr	x0, [sp, #360]
  4033b8:	add	x0, x0, #0x98
  4033bc:	bl	401c98 <printf@plt+0x868>
  4033c0:	and	w0, w0, #0xff
  4033c4:	cmp	w0, #0x0
  4033c8:	b.eq	4033f4 <printf@plt+0x1fc4>  // b.none
  4033cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4033d0:	add	x0, x0, #0x190
  4033d4:	ldr	x0, [x0]
  4033d8:	mov	x3, x0
  4033dc:	mov	x2, #0x2d                  	// #45
  4033e0:	mov	x1, #0x1                   	// #1
  4033e4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4033e8:	add	x0, x0, #0x7f8
  4033ec:	bl	4013d0 <fwrite@plt>
  4033f0:	b	4034b8 <printf@plt+0x2088>
  4033f4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4033f8:	add	x0, x0, #0x190
  4033fc:	ldr	x19, [x0]
  403400:	ldr	x0, [sp, #360]
  403404:	add	x0, x0, #0x98
  403408:	bl	401cd8 <printf@plt+0x8a8>
  40340c:	mov	w2, w0
  403410:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403414:	add	x1, x0, #0x828
  403418:	mov	x0, x19
  40341c:	bl	4011e0 <fprintf@plt>
  403420:	ldr	x0, [sp, #360]
  403424:	add	x0, x0, #0x98
  403428:	add	x1, sp, #0x178
  40342c:	mov	x8, x1
  403430:	bl	401eec <printf@plt+0xabc>
  403434:	add	x0, sp, #0x178
  403438:	bl	4020a4 <printf@plt+0xc74>
  40343c:	str	w0, [sp, #396]
  403440:	ldr	w0, [sp, #396]
  403444:	cmn	w0, #0x2
  403448:	cset	w0, ne  // ne = any
  40344c:	and	w0, w0, #0xff
  403450:	cmp	w0, #0x0
  403454:	b.eq	4034b8 <printf@plt+0x2088>  // b.none
  403458:	ldr	w0, [sp, #396]
  40345c:	cmn	w0, #0x1
  403460:	b.ne	40348c <printf@plt+0x205c>  // b.any
  403464:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403468:	add	x0, x0, #0x190
  40346c:	ldr	x0, [x0]
  403470:	mov	x3, x0
  403474:	mov	x2, #0x2                   	// #2
  403478:	mov	x1, #0x1                   	// #1
  40347c:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403480:	add	x0, x0, #0x858
  403484:	bl	4013d0 <fwrite@plt>
  403488:	b	403434 <printf@plt+0x2004>
  40348c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403490:	add	x0, x0, #0x190
  403494:	ldr	x3, [x0]
  403498:	ldr	w0, [sp, #396]
  40349c:	add	w0, w0, #0x1
  4034a0:	mov	w2, w0
  4034a4:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4034a8:	add	x1, x0, #0x860
  4034ac:	mov	x0, x3
  4034b0:	bl	4011e0 <fprintf@plt>
  4034b4:	b	403434 <printf@plt+0x2004>
  4034b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4034bc:	add	x0, x0, #0x190
  4034c0:	ldr	x0, [x0]
  4034c4:	mov	x3, x0
  4034c8:	mov	x2, #0x19                  	// #25
  4034cc:	mov	x1, #0x1                   	// #1
  4034d0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4034d4:	add	x0, x0, #0x868
  4034d8:	bl	4013d0 <fwrite@plt>
  4034dc:	nop
  4034e0:	ldp	x19, x20, [sp, #240]
  4034e4:	ldp	x21, x22, [sp, #256]
  4034e8:	ldp	x23, x24, [sp, #272]
  4034ec:	ldp	x25, x26, [sp, #288]
  4034f0:	ldp	x27, x28, [sp, #304]
  4034f4:	ldp	x29, x30, [sp, #224]
  4034f8:	add	sp, sp, #0x190
  4034fc:	ret
  403500:	stp	x29, x30, [sp, #-32]!
  403504:	mov	x29, sp
  403508:	str	x0, [sp, #24]
  40350c:	str	x1, [sp, #16]
  403510:	ldr	x0, [sp, #24]
  403514:	ldr	x0, [x0, #40]
  403518:	cmp	x0, #0x0
  40351c:	b.ne	403634 <printf@plt+0x2204>  // b.any
  403520:	ldr	x0, [sp, #24]
  403524:	ldr	x1, [sp, #16]
  403528:	str	x1, [x0, #40]
  40352c:	ldr	x0, [sp, #24]
  403530:	ldr	w0, [x0, #16]
  403534:	and	w1, w0, #0xffffffc3
  403538:	ldr	x0, [sp, #24]
  40353c:	str	w1, [x0, #16]
  403540:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403544:	add	x1, x0, #0x888
  403548:	ldr	x0, [sp, #16]
  40354c:	bl	401380 <strcmp@plt>
  403550:	cmp	w0, #0x0
  403554:	b.ne	403570 <printf@plt+0x2140>  // b.any
  403558:	ldr	x0, [sp, #24]
  40355c:	ldr	w0, [x0, #16]
  403560:	orr	w1, w0, #0x4
  403564:	ldr	x0, [sp, #24]
  403568:	str	w1, [x0, #16]
  40356c:	b	403634 <printf@plt+0x2204>
  403570:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403574:	add	x1, x0, #0x890
  403578:	ldr	x0, [sp, #16]
  40357c:	bl	401380 <strcmp@plt>
  403580:	cmp	w0, #0x0
  403584:	b.ne	4035a0 <printf@plt+0x2170>  // b.any
  403588:	ldr	x0, [sp, #24]
  40358c:	ldr	w0, [x0, #16]
  403590:	orr	w1, w0, #0x8
  403594:	ldr	x0, [sp, #24]
  403598:	str	w1, [x0, #16]
  40359c:	b	403634 <printf@plt+0x2204>
  4035a0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4035a4:	add	x1, x0, #0x898
  4035a8:	ldr	x0, [sp, #16]
  4035ac:	bl	401380 <strcmp@plt>
  4035b0:	cmp	w0, #0x0
  4035b4:	b.ne	4035d0 <printf@plt+0x21a0>  // b.any
  4035b8:	ldr	x0, [sp, #24]
  4035bc:	ldr	w0, [x0, #16]
  4035c0:	orr	w1, w0, #0x10
  4035c4:	ldr	x0, [sp, #24]
  4035c8:	str	w1, [x0, #16]
  4035cc:	b	403634 <printf@plt+0x2204>
  4035d0:	adrp	x0, 415000 <printf@plt+0x13bd0>
  4035d4:	add	x1, x0, #0x8a0
  4035d8:	ldr	x0, [sp, #16]
  4035dc:	bl	401380 <strcmp@plt>
  4035e0:	cmp	w0, #0x0
  4035e4:	b.ne	403600 <printf@plt+0x21d0>  // b.any
  4035e8:	ldr	x0, [sp, #24]
  4035ec:	ldr	w0, [x0, #16]
  4035f0:	orr	w1, w0, #0x20
  4035f4:	ldr	x0, [sp, #24]
  4035f8:	str	w1, [x0, #16]
  4035fc:	b	403634 <printf@plt+0x2204>
  403600:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403604:	add	x0, x0, #0x190
  403608:	ldr	x3, [x0]
  40360c:	ldr	x2, [sp, #16]
  403610:	adrp	x0, 415000 <printf@plt+0x13bd0>
  403614:	add	x1, x0, #0x8a8
  403618:	mov	x0, x3
  40361c:	bl	4011e0 <fprintf@plt>
  403620:	ldr	x0, [sp, #24]
  403624:	ldr	w0, [x0, #16]
  403628:	orr	w1, w0, #0x10
  40362c:	ldr	x0, [sp, #24]
  403630:	str	w1, [x0, #16]
  403634:	nop
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	sub	sp, sp, #0x10
  403644:	str	x0, [sp, #8]
  403648:	str	w1, [sp, #4]
  40364c:	ldr	x0, [sp, #8]
  403650:	ldr	w0, [x0, #16]
  403654:	and	w0, w0, #0x8000
  403658:	cmp	w0, #0x0
  40365c:	b.ne	403680 <printf@plt+0x2250>  // b.any
  403660:	ldr	x0, [sp, #8]
  403664:	ldr	w0, [x0, #16]
  403668:	orr	w1, w0, #0x8000
  40366c:	ldr	x0, [sp, #8]
  403670:	str	w1, [x0, #16]
  403674:	ldr	x0, [sp, #8]
  403678:	ldr	w1, [sp, #4]
  40367c:	str	w1, [x0, #60]
  403680:	nop
  403684:	add	sp, sp, #0x10
  403688:	ret
  40368c:	sub	sp, sp, #0x10
  403690:	str	x0, [sp, #8]
  403694:	str	x1, [sp]
  403698:	ldr	x0, [sp, #8]
  40369c:	ldr	x1, [x0, #72]
  4036a0:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4036a4:	add	x0, x0, #0x3d8
  4036a8:	cmp	x1, x0
  4036ac:	b.ne	4036bc <printf@plt+0x228c>  // b.any
  4036b0:	ldr	x0, [sp, #8]
  4036b4:	ldr	x1, [sp]
  4036b8:	str	x1, [x0, #72]
  4036bc:	nop
  4036c0:	add	sp, sp, #0x10
  4036c4:	ret
  4036c8:	sub	sp, sp, #0x10
  4036cc:	str	x0, [sp, #8]
  4036d0:	str	x1, [sp]
  4036d4:	ldr	x0, [sp, #8]
  4036d8:	ldr	x1, [x0, #80]
  4036dc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4036e0:	add	x0, x0, #0x3f0
  4036e4:	cmp	x1, x0
  4036e8:	b.ne	4036f8 <printf@plt+0x22c8>  // b.any
  4036ec:	ldr	x0, [sp, #8]
  4036f0:	ldr	x1, [sp]
  4036f4:	str	x1, [x0, #80]
  4036f8:	nop
  4036fc:	add	sp, sp, #0x10
  403700:	ret
  403704:	sub	sp, sp, #0x10
  403708:	str	x0, [sp, #8]
  40370c:	str	x1, [sp]
  403710:	ldr	x0, [sp, #8]
  403714:	ldr	x1, [x0, #88]
  403718:	adrp	x0, 413000 <printf@plt+0x11bd0>
  40371c:	add	x0, x0, #0x400
  403720:	cmp	x1, x0
  403724:	b.ne	403734 <printf@plt+0x2304>  // b.any
  403728:	ldr	x0, [sp, #8]
  40372c:	ldr	x1, [sp]
  403730:	str	x1, [x0, #88]
  403734:	nop
  403738:	add	sp, sp, #0x10
  40373c:	ret
  403740:	sub	sp, sp, #0x10
  403744:	str	x0, [sp, #8]
  403748:	str	x1, [sp]
  40374c:	ldr	x0, [sp, #8]
  403750:	ldr	x1, [x0, #96]
  403754:	adrp	x0, 413000 <printf@plt+0x11bd0>
  403758:	add	x0, x0, #0x410
  40375c:	cmp	x1, x0
  403760:	b.ne	403770 <printf@plt+0x2340>  // b.any
  403764:	ldr	x0, [sp, #8]
  403768:	ldr	x1, [sp]
  40376c:	str	x1, [x0, #96]
  403770:	nop
  403774:	add	sp, sp, #0x10
  403778:	ret
  40377c:	sub	sp, sp, #0x10
  403780:	str	x0, [sp, #8]
  403784:	str	x1, [sp]
  403788:	ldr	x0, [sp, #8]
  40378c:	ldr	x1, [x0, #104]
  403790:	adrp	x0, 413000 <printf@plt+0x11bd0>
  403794:	add	x0, x0, #0x428
  403798:	cmp	x1, x0
  40379c:	b.ne	4037ac <printf@plt+0x237c>  // b.any
  4037a0:	ldr	x0, [sp, #8]
  4037a4:	ldr	x1, [sp]
  4037a8:	str	x1, [x0, #104]
  4037ac:	nop
  4037b0:	add	sp, sp, #0x10
  4037b4:	ret
  4037b8:	sub	sp, sp, #0x10
  4037bc:	str	x0, [sp, #8]
  4037c0:	str	x1, [sp]
  4037c4:	ldr	x0, [sp, #8]
  4037c8:	ldr	x1, [x0, #112]
  4037cc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4037d0:	add	x0, x0, #0x438
  4037d4:	cmp	x1, x0
  4037d8:	b.ne	4037e8 <printf@plt+0x23b8>  // b.any
  4037dc:	ldr	x0, [sp, #8]
  4037e0:	ldr	x1, [sp]
  4037e4:	str	x1, [x0, #112]
  4037e8:	nop
  4037ec:	add	sp, sp, #0x10
  4037f0:	ret
  4037f4:	sub	sp, sp, #0x10
  4037f8:	str	x0, [sp, #8]
  4037fc:	str	x1, [sp]
  403800:	ldr	x0, [sp, #8]
  403804:	ldr	x1, [x0, #120]
  403808:	adrp	x0, 413000 <printf@plt+0x11bd0>
  40380c:	add	x0, x0, #0x450
  403810:	cmp	x1, x0
  403814:	b.ne	403824 <printf@plt+0x23f4>  // b.any
  403818:	ldr	x0, [sp, #8]
  40381c:	ldr	x1, [sp]
  403820:	str	x1, [x0, #120]
  403824:	nop
  403828:	add	sp, sp, #0x10
  40382c:	ret
  403830:	sub	sp, sp, #0x10
  403834:	str	x0, [sp, #8]
  403838:	str	x1, [sp]
  40383c:	ldr	x0, [sp, #8]
  403840:	ldr	x1, [x0, #136]
  403844:	adrp	x0, 413000 <printf@plt+0x11bd0>
  403848:	add	x0, x0, #0x400
  40384c:	cmp	x1, x0
  403850:	b.ne	403860 <printf@plt+0x2430>  // b.any
  403854:	ldr	x0, [sp, #8]
  403858:	ldr	x1, [sp]
  40385c:	str	x1, [x0, #136]
  403860:	nop
  403864:	add	sp, sp, #0x10
  403868:	ret
  40386c:	sub	sp, sp, #0x10
  403870:	str	x0, [sp, #8]
  403874:	str	x1, [sp]
  403878:	ldr	x0, [sp, #8]
  40387c:	ldr	x1, [x0, #128]
  403880:	adrp	x0, 413000 <printf@plt+0x11bd0>
  403884:	add	x0, x0, #0x468
  403888:	cmp	x1, x0
  40388c:	b.ne	40389c <printf@plt+0x246c>  // b.any
  403890:	ldr	x0, [sp, #8]
  403894:	ldr	x1, [sp]
  403898:	str	x1, [x0, #128]
  40389c:	nop
  4038a0:	add	sp, sp, #0x10
  4038a4:	ret
  4038a8:	sub	sp, sp, #0x10
  4038ac:	str	x0, [sp, #8]
  4038b0:	str	x1, [sp]
  4038b4:	ldr	x0, [sp, #8]
  4038b8:	ldr	x1, [x0, #144]
  4038bc:	adrp	x0, 413000 <printf@plt+0x11bd0>
  4038c0:	add	x0, x0, #0x488
  4038c4:	cmp	x1, x0
  4038c8:	b.ne	4038d8 <printf@plt+0x24a8>  // b.any
  4038cc:	ldr	x0, [sp, #8]
  4038d0:	ldr	x1, [sp]
  4038d4:	str	x1, [x0, #144]
  4038d8:	nop
  4038dc:	add	sp, sp, #0x10
  4038e0:	ret
  4038e4:	stp	x29, x30, [sp, #-160]!
  4038e8:	mov	x29, sp
  4038ec:	str	x0, [sp, #40]
  4038f0:	str	w1, [sp, #36]
  4038f4:	str	x2, [sp, #24]
  4038f8:	ldr	x0, [sp, #24]
  4038fc:	ldr	x1, [x0]
  403900:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403904:	add	x0, x0, #0x640
  403908:	str	x1, [x0]
  40390c:	ldr	x0, [sp, #40]
  403910:	ldr	w1, [sp, #36]
  403914:	str	w1, [x0]
  403918:	ldr	x0, [sp, #40]
  40391c:	ldr	x1, [sp, #24]
  403920:	str	x1, [x0, #8]
  403924:	ldr	x0, [sp, #40]
  403928:	ldr	w5, [x0]
  40392c:	ldr	x0, [sp, #40]
  403930:	ldr	x1, [x0, #8]
  403934:	mov	x4, #0x0                   	// #0
  403938:	adrp	x0, 415000 <printf@plt+0x13bd0>
  40393c:	add	x3, x0, #0xb88
  403940:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403944:	add	x2, x0, #0xe8
  403948:	mov	w0, w5
  40394c:	bl	401290 <getopt_long@plt>
  403950:	str	w0, [sp, #132]
  403954:	ldr	w0, [sp, #132]
  403958:	cmn	w0, #0x1
  40395c:	cset	w0, ne  // ne = any
  403960:	and	w0, w0, #0xff
  403964:	cmp	w0, #0x0
  403968:	b.eq	40445c <printf@plt+0x302c>  // b.none
  40396c:	ldr	w0, [sp, #132]
  403970:	sub	w0, w0, #0x37
  403974:	cmp	w0, #0xcd
  403978:	b.hi	40440c <printf@plt+0x2fdc>  // b.pmore
  40397c:	adrp	x1, 416000 <printf@plt+0x14bd0>
  403980:	add	x1, x1, #0x5e4
  403984:	ldr	w0, [x1, w0, uxtw #2]
  403988:	adr	x1, 403994 <printf@plt+0x2564>
  40398c:	add	x0, x1, w0, sxtw #2
  403990:	br	x0
  403994:	ldr	x0, [sp, #40]
  403998:	ldr	w0, [x0, #16]
  40399c:	orr	w1, w0, #0x100
  4039a0:	ldr	x0, [sp, #40]
  4039a4:	str	w1, [x0, #16]
  4039a8:	b	404458 <printf@plt+0x3028>
  4039ac:	ldr	x0, [sp, #40]
  4039b0:	ldr	w0, [x0, #16]
  4039b4:	orr	w1, w0, #0x200
  4039b8:	ldr	x0, [sp, #40]
  4039bc:	str	w1, [x0, #16]
  4039c0:	b	404458 <printf@plt+0x3028>
  4039c4:	ldr	x0, [sp, #40]
  4039c8:	ldr	w0, [x0, #16]
  4039cc:	orr	w1, w0, #0x200000
  4039d0:	ldr	x0, [sp, #40]
  4039d4:	str	w1, [x0, #16]
  4039d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4039dc:	add	x0, x0, #0x190
  4039e0:	ldr	x4, [x0]
  4039e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4039e8:	add	x0, x0, #0x640
  4039ec:	ldr	x1, [x0]
  4039f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4039f4:	add	x0, x0, #0x160
  4039f8:	ldr	x0, [x0]
  4039fc:	mov	x3, x0
  403a00:	mov	x2, x1
  403a04:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403a08:	add	x1, x0, #0x120
  403a0c:	mov	x0, x4
  403a10:	bl	4011e0 <fprintf@plt>
  403a14:	b	404458 <printf@plt+0x3028>
  403a18:	ldr	x0, [sp, #40]
  403a1c:	ldr	w0, [x0, #16]
  403a20:	orr	w1, w0, #0x40000
  403a24:	ldr	x0, [sp, #40]
  403a28:	str	w1, [x0, #16]
  403a2c:	b	404458 <printf@plt+0x3028>
  403a30:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403a34:	add	x0, x0, #0x178
  403a38:	ldr	x1, [x0]
  403a3c:	ldr	x0, [sp, #40]
  403a40:	str	x1, [x0, #144]
  403a44:	b	404458 <printf@plt+0x3028>
  403a48:	ldr	x0, [sp, #40]
  403a4c:	ldr	w0, [x0, #16]
  403a50:	orr	w1, w0, #0x400
  403a54:	ldr	x0, [sp, #40]
  403a58:	str	w1, [x0, #16]
  403a5c:	b	404458 <printf@plt+0x3028>
  403a60:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403a64:	add	x0, x0, #0x178
  403a68:	ldr	x1, [x0]
  403a6c:	ldr	x0, [sp, #40]
  403a70:	str	x1, [x0, #88]
  403a74:	b	404458 <printf@plt+0x3028>
  403a78:	ldr	x0, [sp, #40]
  403a7c:	ldr	w0, [x0, #16]
  403a80:	orr	w1, w0, #0x1000
  403a84:	ldr	x0, [sp, #40]
  403a88:	str	w1, [x0, #16]
  403a8c:	b	404458 <printf@plt+0x3028>
  403a90:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403a94:	add	x0, x0, #0x188
  403a98:	ldr	x0, [x0]
  403a9c:	bl	40237c <printf@plt+0xf4c>
  403aa0:	mov	w0, #0x0                   	// #0
  403aa4:	bl	4013b0 <exit@plt>
  403aa8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403aac:	add	x0, x0, #0x178
  403ab0:	ldr	x1, [x0]
  403ab4:	ldr	x0, [sp, #40]
  403ab8:	str	x1, [x0, #104]
  403abc:	b	404458 <printf@plt+0x3028>
  403ac0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403ac4:	add	x0, x0, #0x178
  403ac8:	ldr	x0, [x0]
  403acc:	bl	4012b0 <atoi@plt>
  403ad0:	mov	w1, w0
  403ad4:	ldr	x0, [sp, #40]
  403ad8:	str	w1, [x0, #52]
  403adc:	ldr	x0, [sp, #40]
  403ae0:	ldr	w0, [x0, #52]
  403ae4:	lsr	w0, w0, #31
  403ae8:	and	w0, w0, #0xff
  403aec:	cmp	w0, #0x0
  403af0:	b.eq	403b1c <printf@plt+0x26ec>  // b.none
  403af4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403af8:	add	x0, x0, #0x190
  403afc:	ldr	x3, [x0]
  403b00:	ldr	x0, [sp, #40]
  403b04:	ldr	w0, [x0, #52]
  403b08:	mov	w2, w0
  403b0c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403b10:	add	x1, x0, #0x158
  403b14:	mov	x0, x3
  403b18:	bl	4011e0 <fprintf@plt>
  403b1c:	mov	w1, #0x100000              	// #1048576
  403b20:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403b24:	add	x0, x0, #0x1a0
  403b28:	bl	404514 <printf@plt+0x30e4>
  403b2c:	and	w0, w0, #0xff
  403b30:	cmp	w0, #0x0
  403b34:	b.eq	40442c <printf@plt+0x2ffc>  // b.none
  403b38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403b3c:	add	x0, x0, #0x190
  403b40:	ldr	x0, [x0]
  403b44:	mov	x3, x0
  403b48:	mov	x2, #0x44                  	// #68
  403b4c:	mov	x1, #0x1                   	// #1
  403b50:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403b54:	add	x0, x0, #0x198
  403b58:	bl	4013d0 <fwrite@plt>
  403b5c:	b	40442c <printf@plt+0x2ffc>
  403b60:	ldr	x0, [sp, #40]
  403b64:	ldr	w0, [x0, #16]
  403b68:	orr	w1, w0, #0x800
  403b6c:	ldr	x0, [sp, #40]
  403b70:	str	w1, [x0, #16]
  403b74:	b	404458 <printf@plt+0x3028>
  403b78:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403b7c:	add	x0, x0, #0x178
  403b80:	ldr	x0, [x0]
  403b84:	bl	4012b0 <atoi@plt>
  403b88:	mov	w1, w0
  403b8c:	ldr	x0, [sp, #40]
  403b90:	str	w1, [x0, #48]
  403b94:	ldr	x0, [sp, #40]
  403b98:	ldr	w0, [x0, #48]
  403b9c:	lsr	w0, w0, #31
  403ba0:	and	w0, w0, #0xff
  403ba4:	cmp	w0, #0x0
  403ba8:	b.eq	403bec <printf@plt+0x27bc>  // b.none
  403bac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403bb0:	add	x0, x0, #0x190
  403bb4:	ldr	x3, [x0]
  403bb8:	ldr	x0, [sp, #40]
  403bbc:	ldr	w0, [x0, #48]
  403bc0:	mov	w2, w0
  403bc4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403bc8:	add	x1, x0, #0x1e0
  403bcc:	mov	x0, x3
  403bd0:	bl	4011e0 <fprintf@plt>
  403bd4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403bd8:	add	x0, x0, #0x190
  403bdc:	ldr	x0, [x0]
  403be0:	bl	402344 <printf@plt+0xf14>
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	bl	4013b0 <exit@plt>
  403bec:	ldr	x0, [sp, #40]
  403bf0:	ldr	w0, [x0, #48]
  403bf4:	cmp	w0, #0x0
  403bf8:	b.eq	404434 <printf@plt+0x3004>  // b.none
  403bfc:	ldr	x0, [sp, #40]
  403c00:	ldr	w0, [x0, #48]
  403c04:	and	w0, w0, #0x1
  403c08:	cmp	w0, #0x0
  403c0c:	b.ne	404434 <printf@plt+0x3004>  // b.any
  403c10:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403c14:	add	x0, x0, #0x190
  403c18:	ldr	x3, [x0]
  403c1c:	ldr	x0, [sp, #40]
  403c20:	ldr	w0, [x0, #48]
  403c24:	add	w2, w0, #0x1
  403c28:	ldr	x1, [sp, #40]
  403c2c:	str	w2, [x1, #48]
  403c30:	mov	w2, w0
  403c34:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403c38:	add	x1, x0, #0x210
  403c3c:	mov	x0, x3
  403c40:	bl	4011e0 <fprintf@plt>
  403c44:	b	404434 <printf@plt+0x3004>
  403c48:	ldr	x0, [sp, #40]
  403c4c:	ldr	w0, [x0, #16]
  403c50:	orr	w1, w0, #0x20000
  403c54:	ldr	x0, [sp, #40]
  403c58:	str	w1, [x0, #16]
  403c5c:	mov	w0, #0xfffffffd            	// #-3
  403c60:	str	w0, [sp, #116]
  403c64:	mov	w0, #0xfffffffe            	// #-2
  403c68:	str	w0, [sp, #112]
  403c6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403c70:	add	x0, x0, #0x178
  403c74:	ldr	x1, [x0]
  403c78:	add	x0, sp, #0x30
  403c7c:	mov	w6, #0xfffffffe            	// #-2
  403c80:	mov	w5, #0xfffffffd            	// #-3
  403c84:	mov	w4, #0xffffffff            	// #-1
  403c88:	mov	w3, #0xff                  	// #255
  403c8c:	mov	w2, #0x1                   	// #1
  403c90:	bl	402ad8 <printf@plt+0x16a8>
  403c94:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403c98:	add	x0, x0, #0x178
  403c9c:	ldr	x0, [x0]
  403ca0:	ldrb	w0, [x0]
  403ca4:	cmp	w0, #0x2a
  403ca8:	b.ne	403cc0 <printf@plt+0x2890>  // b.any
  403cac:	ldr	x0, [sp, #40]
  403cb0:	add	x0, x0, #0x98
  403cb4:	mov	w1, #0x1                   	// #1
  403cb8:	bl	401cf0 <printf@plt+0x8c0>
  403cbc:	b	40443c <printf@plt+0x300c>
  403cc0:	ldr	x0, [sp, #40]
  403cc4:	add	x0, x0, #0x98
  403cc8:	mov	w1, #0x0                   	// #0
  403ccc:	bl	401cf0 <printf@plt+0x8c0>
  403cd0:	ldr	x0, [sp, #40]
  403cd4:	add	x0, x0, #0x98
  403cd8:	bl	401d70 <printf@plt+0x940>
  403cdc:	str	x0, [sp, #104]
  403ce0:	ldr	x0, [sp, #104]
  403ce4:	str	x0, [sp, #144]
  403ce8:	add	x0, sp, #0x30
  403cec:	bl	402b54 <printf@plt+0x1724>
  403cf0:	str	w0, [sp, #156]
  403cf4:	ldr	w0, [sp, #156]
  403cf8:	cmn	w0, #0x2
  403cfc:	cset	w0, ne  // ne = any
  403d00:	and	w0, w0, #0xff
  403d04:	cmp	w0, #0x0
  403d08:	b.eq	403dd4 <printf@plt+0x29a4>  // b.none
  403d0c:	ldr	w0, [sp, #156]
  403d10:	cmn	w0, #0x3
  403d14:	b.ne	403d50 <printf@plt+0x2920>  // b.any
  403d18:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403d1c:	add	x0, x0, #0x190
  403d20:	ldr	x3, [x0]
  403d24:	mov	w2, #0xff                  	// #255
  403d28:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403d2c:	add	x1, x0, #0x250
  403d30:	mov	x0, x3
  403d34:	bl	4011e0 <fprintf@plt>
  403d38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403d3c:	add	x0, x0, #0x190
  403d40:	ldr	x0, [x0]
  403d44:	bl	402344 <printf@plt+0xf14>
  403d48:	mov	w0, #0x1                   	// #1
  403d4c:	bl	4013b0 <exit@plt>
  403d50:	ldr	x1, [sp, #144]
  403d54:	ldr	x0, [sp, #104]
  403d58:	sub	x0, x1, x0
  403d5c:	cmp	x0, #0x400
  403d60:	b.ne	403da0 <printf@plt+0x2970>  // b.any
  403d64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403d68:	add	x0, x0, #0x190
  403d6c:	ldr	x0, [x0]
  403d70:	mov	x3, x0
  403d74:	mov	x2, #0x21                  	// #33
  403d78:	mov	x1, #0x1                   	// #1
  403d7c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403d80:	add	x0, x0, #0x290
  403d84:	bl	4013d0 <fwrite@plt>
  403d88:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403d8c:	add	x0, x0, #0x190
  403d90:	ldr	x0, [x0]
  403d94:	bl	402344 <printf@plt+0xf14>
  403d98:	mov	w0, #0x1                   	// #1
  403d9c:	bl	4013b0 <exit@plt>
  403da0:	ldr	w0, [sp, #156]
  403da4:	cmn	w0, #0x1
  403da8:	b.eq	403db8 <printf@plt+0x2988>  // b.none
  403dac:	ldr	w0, [sp, #156]
  403db0:	sub	w0, w0, #0x1
  403db4:	str	w0, [sp, #156]
  403db8:	ldr	x0, [sp, #144]
  403dbc:	ldr	w1, [sp, #156]
  403dc0:	str	w1, [x0]
  403dc4:	ldr	x0, [sp, #144]
  403dc8:	add	x0, x0, #0x4
  403dcc:	str	x0, [sp, #144]
  403dd0:	b	403ce8 <printf@plt+0x28b8>
  403dd4:	ldr	x1, [sp, #144]
  403dd8:	ldr	x0, [sp, #104]
  403ddc:	sub	x0, x1, x0
  403de0:	asr	x0, x0, #2
  403de4:	str	w0, [sp, #100]
  403de8:	ldr	w0, [sp, #100]
  403dec:	cmp	w0, #0x0
  403df0:	b.ne	403e30 <printf@plt+0x2a00>  // b.any
  403df4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403df8:	add	x0, x0, #0x190
  403dfc:	ldr	x0, [x0]
  403e00:	mov	x3, x0
  403e04:	mov	x2, #0x1b                  	// #27
  403e08:	mov	x1, #0x1                   	// #1
  403e0c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403e10:	add	x0, x0, #0x2b8
  403e14:	bl	4013d0 <fwrite@plt>
  403e18:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403e1c:	add	x0, x0, #0x190
  403e20:	ldr	x0, [x0]
  403e24:	bl	402344 <printf@plt+0xf14>
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	bl	4013b0 <exit@plt>
  403e30:	ldr	x0, [sp, #40]
  403e34:	add	x0, x0, #0x98
  403e38:	ldr	w1, [sp, #100]
  403e3c:	bl	401d88 <printf@plt+0x958>
  403e40:	ldr	x0, [sp, #40]
  403e44:	add	x0, x0, #0x98
  403e48:	bl	401dac <printf@plt+0x97c>
  403e4c:	and	w0, w0, #0xff
  403e50:	eor	w0, w0, #0x1
  403e54:	and	w0, w0, #0xff
  403e58:	cmp	w0, #0x0
  403e5c:	b.eq	40443c <printf@plt+0x300c>  // b.none
  403e60:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403e64:	add	x0, x0, #0x190
  403e68:	ldr	x0, [x0]
  403e6c:	mov	x3, x0
  403e70:	mov	x2, #0x21                  	// #33
  403e74:	mov	x1, #0x1                   	// #1
  403e78:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403e7c:	add	x0, x0, #0x290
  403e80:	bl	4013d0 <fwrite@plt>
  403e84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403e88:	add	x0, x0, #0x190
  403e8c:	ldr	x0, [x0]
  403e90:	bl	402344 <printf@plt+0xf14>
  403e94:	mov	w0, #0x1                   	// #1
  403e98:	bl	4013b0 <exit@plt>
  403e9c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403ea0:	add	x0, x0, #0x178
  403ea4:	ldr	x1, [x0]
  403ea8:	ldr	x0, [sp, #40]
  403eac:	str	x1, [x0, #80]
  403eb0:	b	404458 <printf@plt+0x3028>
  403eb4:	ldr	x0, [sp, #40]
  403eb8:	ldr	w0, [x0, #16]
  403ebc:	orr	w1, w0, #0x80
  403ec0:	ldr	x0, [sp, #40]
  403ec4:	str	w1, [x0, #16]
  403ec8:	b	404458 <printf@plt+0x3028>
  403ecc:	ldr	x0, [sp, #40]
  403ed0:	str	xzr, [x0, #40]
  403ed4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403ed8:	add	x0, x0, #0x178
  403edc:	ldr	x0, [x0]
  403ee0:	mov	x1, x0
  403ee4:	ldr	x0, [sp, #40]
  403ee8:	bl	403500 <printf@plt+0x20d0>
  403eec:	b	404458 <printf@plt+0x3028>
  403ef0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403ef4:	add	x0, x0, #0x178
  403ef8:	ldr	x0, [x0]
  403efc:	bl	4012b0 <atoi@plt>
  403f00:	mov	w1, w0
  403f04:	ldr	x0, [sp, #40]
  403f08:	str	w1, [x0, #56]
  403f0c:	ldr	x0, [sp, #40]
  403f10:	ldr	w0, [x0, #56]
  403f14:	lsr	w0, w0, #31
  403f18:	and	w0, w0, #0xff
  403f1c:	cmp	w0, #0x0
  403f20:	b.eq	404444 <printf@plt+0x3014>  // b.none
  403f24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403f28:	add	x0, x0, #0x190
  403f2c:	ldr	x0, [x0]
  403f30:	mov	x3, x0
  403f34:	mov	x2, #0x37                  	// #55
  403f38:	mov	x1, #0x1                   	// #1
  403f3c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403f40:	add	x0, x0, #0x2d8
  403f44:	bl	4013d0 <fwrite@plt>
  403f48:	ldr	x0, [sp, #40]
  403f4c:	str	wzr, [x0, #56]
  403f50:	b	404444 <printf@plt+0x3014>
  403f54:	ldr	x0, [sp, #40]
  403f58:	ldr	w0, [x0, #16]
  403f5c:	orr	w1, w0, #0x80000
  403f60:	ldr	x0, [sp, #40]
  403f64:	str	w1, [x0, #16]
  403f68:	b	404458 <printf@plt+0x3028>
  403f6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403f70:	add	x0, x0, #0x178
  403f74:	ldr	x1, [x0]
  403f78:	ldr	x0, [sp, #40]
  403f7c:	str	x1, [x0, #72]
  403f80:	b	404458 <printf@plt+0x3028>
  403f84:	ldr	x0, [sp, #40]
  403f88:	ldr	w0, [x0, #16]
  403f8c:	orr	w1, w0, #0x4000
  403f90:	ldr	x0, [sp, #40]
  403f94:	str	w1, [x0, #16]
  403f98:	b	404458 <printf@plt+0x3028>
  403f9c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403fa0:	add	x0, x0, #0x178
  403fa4:	ldr	x1, [x0]
  403fa8:	ldr	x0, [sp, #40]
  403fac:	str	x1, [x0, #128]
  403fb0:	b	404458 <printf@plt+0x3028>
  403fb4:	ldr	x0, [sp, #40]
  403fb8:	ldr	w0, [x0, #16]
  403fbc:	orr	w1, w0, #0x100000
  403fc0:	ldr	x0, [sp, #40]
  403fc4:	str	w1, [x0, #16]
  403fc8:	ldr	x0, [sp, #40]
  403fcc:	ldr	w0, [x0, #52]
  403fd0:	cmp	w0, #0x0
  403fd4:	b.eq	40444c <printf@plt+0x301c>  // b.none
  403fd8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403fdc:	add	x0, x0, #0x190
  403fe0:	ldr	x0, [x0]
  403fe4:	mov	x3, x0
  403fe8:	mov	x2, #0x45                  	// #69
  403fec:	mov	x1, #0x1                   	// #1
  403ff0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  403ff4:	add	x0, x0, #0x310
  403ff8:	bl	4013d0 <fwrite@plt>
  403ffc:	b	40444c <printf@plt+0x301c>
  404000:	fmov	s0, #1.000000000000000000e+00
  404004:	str	s0, [sp, #140]
  404008:	strb	wzr, [sp, #139]
  40400c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404010:	add	x0, x0, #0x178
  404014:	ldr	x0, [x0]
  404018:	add	x1, sp, #0x58
  40401c:	bl	4013c0 <strtod@plt>
  404020:	fcvt	s0, d0
  404024:	str	s0, [sp, #128]
  404028:	ldr	x1, [sp, #88]
  40402c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404030:	add	x0, x0, #0x178
  404034:	ldr	x0, [x0]
  404038:	cmp	x1, x0
  40403c:	b.ne	40404c <printf@plt+0x2c1c>  // b.any
  404040:	mov	w0, #0x1                   	// #1
  404044:	strb	w0, [sp, #139]
  404048:	b	4040c4 <printf@plt+0x2c94>
  40404c:	ldr	x0, [sp, #88]
  404050:	ldrb	w0, [x0]
  404054:	cmp	w0, #0x0
  404058:	b.eq	4040c4 <printf@plt+0x2c94>  // b.none
  40405c:	ldr	x0, [sp, #88]
  404060:	ldrb	w0, [x0]
  404064:	cmp	w0, #0x2f
  404068:	b.ne	4040bc <printf@plt+0x2c8c>  // b.any
  40406c:	ldr	x0, [sp, #88]
  404070:	add	x0, x0, #0x1
  404074:	str	x0, [sp, #120]
  404078:	add	x0, sp, #0x58
  40407c:	mov	x1, x0
  404080:	ldr	x0, [sp, #120]
  404084:	bl	4013c0 <strtod@plt>
  404088:	fcvt	s0, d0
  40408c:	str	s0, [sp, #140]
  404090:	ldr	x0, [sp, #88]
  404094:	ldr	x1, [sp, #120]
  404098:	cmp	x1, x0
  40409c:	b.eq	4040b0 <printf@plt+0x2c80>  // b.none
  4040a0:	ldr	x0, [sp, #88]
  4040a4:	ldrb	w0, [x0]
  4040a8:	cmp	w0, #0x0
  4040ac:	b.eq	4040c4 <printf@plt+0x2c94>  // b.none
  4040b0:	mov	w0, #0x1                   	// #1
  4040b4:	strb	w0, [sp, #139]
  4040b8:	b	4040c4 <printf@plt+0x2c94>
  4040bc:	mov	w0, #0x1                   	// #1
  4040c0:	strb	w0, [sp, #139]
  4040c4:	ldrb	w0, [sp, #139]
  4040c8:	cmp	w0, #0x0
  4040cc:	b.eq	40410c <printf@plt+0x2cdc>  // b.none
  4040d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4040d4:	add	x0, x0, #0x190
  4040d8:	ldr	x0, [x0]
  4040dc:	mov	x3, x0
  4040e0:	mov	x2, #0x1d                  	// #29
  4040e4:	mov	x1, #0x1                   	// #1
  4040e8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4040ec:	add	x0, x0, #0x358
  4040f0:	bl	4013d0 <fwrite@plt>
  4040f4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4040f8:	add	x0, x0, #0x190
  4040fc:	ldr	x0, [x0]
  404100:	bl	402344 <printf@plt+0xf14>
  404104:	mov	w0, #0x1                   	// #1
  404108:	bl	4013b0 <exit@plt>
  40410c:	ldr	s0, [sp, #140]
  404110:	ldr	s1, [sp, #128]
  404114:	fdiv	s0, s1, s0
  404118:	ldr	x0, [sp, #40]
  40411c:	str	s0, [x0, #64]
  404120:	ldr	x0, [sp, #40]
  404124:	ldr	s0, [x0, #64]
  404128:	fcmpe	s0, #0.0
  40412c:	b.pl	404148 <printf@plt+0x2d18>  // b.nfrst
  404130:	ldr	x0, [sp, #40]
  404134:	ldr	s0, [x0, #64]
  404138:	fmov	s1, #-1.000000000000000000e+00
  40413c:	fdiv	s0, s1, s0
  404140:	ldr	x0, [sp, #40]
  404144:	str	s0, [x0, #64]
  404148:	ldr	x0, [sp, #40]
  40414c:	ldr	s0, [x0, #64]
  404150:	fcmp	s0, #0.0
  404154:	b.ne	404164 <printf@plt+0x2d34>  // b.any
  404158:	ldr	x0, [sp, #40]
  40415c:	fmov	s0, #1.000000000000000000e+00
  404160:	str	s0, [x0, #64]
  404164:	ldr	x0, [sp, #40]
  404168:	ldr	s0, [x0, #64]
  40416c:	mov	w0, #0x42480000            	// #1112014848
  404170:	fmov	s1, w0
  404174:	fcmpe	s0, s1
  404178:	b.le	4041b8 <printf@plt+0x2d88>
  40417c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404180:	add	x0, x0, #0x190
  404184:	ldr	x3, [x0]
  404188:	ldr	x0, [sp, #40]
  40418c:	ldr	s0, [x0, #64]
  404190:	fcvt	d0, s0
  404194:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404198:	add	x0, x0, #0x640
  40419c:	ldr	x0, [x0]
  4041a0:	mov	x2, x0
  4041a4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4041a8:	add	x1, x0, #0x378
  4041ac:	mov	x0, x3
  4041b0:	bl	4011e0 <fprintf@plt>
  4041b4:	b	404458 <printf@plt+0x3028>
  4041b8:	ldr	x0, [sp, #40]
  4041bc:	ldr	s0, [x0, #64]
  4041c0:	mov	w0, #0xd70a                	// #55050
  4041c4:	movk	w0, #0x3c23, lsl #16
  4041c8:	fmov	s1, w0
  4041cc:	fcmpe	s0, s1
  4041d0:	b.mi	4041d8 <printf@plt+0x2da8>  // b.first
  4041d4:	b	404458 <printf@plt+0x3028>
  4041d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4041dc:	add	x0, x0, #0x190
  4041e0:	ldr	x3, [x0]
  4041e4:	ldr	x0, [sp, #40]
  4041e8:	ldr	s0, [x0, #64]
  4041ec:	fcvt	d0, s0
  4041f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4041f4:	add	x0, x0, #0x640
  4041f8:	ldr	x0, [x0]
  4041fc:	mov	x2, x0
  404200:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404204:	add	x1, x0, #0x3d0
  404208:	mov	x0, x3
  40420c:	bl	4011e0 <fprintf@plt>
  404210:	b	404458 <printf@plt+0x3028>
  404214:	ldr	x0, [sp, #40]
  404218:	ldr	w0, [x0, #16]
  40421c:	orr	w1, w0, #0x8000
  404220:	ldr	x0, [sp, #40]
  404224:	str	w1, [x0, #16]
  404228:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40422c:	add	x0, x0, #0x178
  404230:	ldr	x0, [x0]
  404234:	bl	4012b0 <atoi@plt>
  404238:	mov	w1, w0
  40423c:	ldr	x0, [sp, #40]
  404240:	str	w1, [x0, #60]
  404244:	ldr	x0, [sp, #40]
  404248:	ldr	w0, [x0, #60]
  40424c:	cmp	w0, #0x0
  404250:	b.gt	404454 <printf@plt+0x3024>
  404254:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404258:	add	x0, x0, #0x190
  40425c:	ldr	x3, [x0]
  404260:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404264:	add	x0, x0, #0x178
  404268:	ldr	x0, [x0]
  40426c:	mov	x2, x0
  404270:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404274:	add	x1, x0, #0x430
  404278:	mov	x0, x3
  40427c:	bl	4011e0 <fprintf@plt>
  404280:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404284:	add	x0, x0, #0x190
  404288:	ldr	x0, [x0]
  40428c:	bl	402344 <printf@plt+0xf14>
  404290:	mov	w0, #0x1                   	// #1
  404294:	bl	4013b0 <exit@plt>
  404298:	ldr	x0, [sp, #40]
  40429c:	ldr	w0, [x0, #16]
  4042a0:	orr	w1, w0, #0x1
  4042a4:	ldr	x0, [sp, #40]
  4042a8:	str	w1, [x0, #16]
  4042ac:	b	404458 <printf@plt+0x3028>
  4042b0:	ldr	x0, [sp, #40]
  4042b4:	ldr	w0, [x0, #16]
  4042b8:	orr	w1, w0, #0x10000
  4042bc:	ldr	x0, [sp, #40]
  4042c0:	str	w1, [x0, #16]
  4042c4:	b	404458 <printf@plt+0x3028>
  4042c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4042cc:	add	x0, x0, #0x188
  4042d0:	ldr	x3, [x0]
  4042d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4042d8:	add	x0, x0, #0x160
  4042dc:	ldr	x0, [x0]
  4042e0:	mov	x2, x0
  4042e4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4042e8:	add	x1, x0, #0x468
  4042ec:	mov	x0, x3
  4042f0:	bl	4011e0 <fprintf@plt>
  4042f4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4042f8:	add	x0, x0, #0x188
  4042fc:	ldr	x3, [x0]
  404300:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404304:	add	x2, x0, #0x478
  404308:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40430c:	add	x1, x0, #0x488
  404310:	mov	x0, x3
  404314:	bl	4011e0 <fprintf@plt>
  404318:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40431c:	add	x0, x0, #0x188
  404320:	ldr	x4, [x0]
  404324:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404328:	add	x3, x0, #0x580
  40432c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404330:	add	x2, x0, #0x590
  404334:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404338:	add	x1, x0, #0x5a8
  40433c:	mov	x0, x4
  404340:	bl	4011e0 <fprintf@plt>
  404344:	mov	w0, #0x0                   	// #0
  404348:	bl	4013b0 <exit@plt>
  40434c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404350:	add	x0, x0, #0x178
  404354:	ldr	x1, [x0]
  404358:	ldr	x0, [sp, #40]
  40435c:	str	x1, [x0, #112]
  404360:	b	404458 <printf@plt+0x3028>
  404364:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404368:	add	x0, x0, #0x178
  40436c:	ldr	x1, [x0]
  404370:	ldr	x0, [sp, #40]
  404374:	str	x1, [x0, #96]
  404378:	b	404458 <printf@plt+0x3028>
  40437c:	ldr	x0, [sp, #40]
  404380:	ldr	w0, [x0, #16]
  404384:	orr	w1, w0, #0x40
  404388:	ldr	x0, [sp, #40]
  40438c:	str	w1, [x0, #16]
  404390:	b	404458 <printf@plt+0x3028>
  404394:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404398:	add	x0, x0, #0x178
  40439c:	ldr	x1, [x0]
  4043a0:	ldr	x0, [sp, #40]
  4043a4:	str	x1, [x0, #32]
  4043a8:	b	404458 <printf@plt+0x3028>
  4043ac:	ldr	x0, [sp, #40]
  4043b0:	ldr	w0, [x0, #16]
  4043b4:	orr	w1, w0, #0x2
  4043b8:	ldr	x0, [sp, #40]
  4043bc:	str	w1, [x0, #16]
  4043c0:	b	404458 <printf@plt+0x3028>
  4043c4:	ldr	x0, [sp, #40]
  4043c8:	ldr	w0, [x0, #16]
  4043cc:	orr	w1, w0, #0x2000
  4043d0:	ldr	x0, [sp, #40]
  4043d4:	str	w1, [x0, #16]
  4043d8:	b	404458 <printf@plt+0x3028>
  4043dc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4043e0:	add	x0, x0, #0x178
  4043e4:	ldr	x1, [x0]
  4043e8:	ldr	x0, [sp, #40]
  4043ec:	str	x1, [x0, #120]
  4043f0:	b	404458 <printf@plt+0x3028>
  4043f4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4043f8:	add	x0, x0, #0x178
  4043fc:	ldr	x1, [x0]
  404400:	ldr	x0, [sp, #40]
  404404:	str	x1, [x0, #136]
  404408:	b	404458 <printf@plt+0x3028>
  40440c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404410:	add	x0, x0, #0x190
  404414:	ldr	x0, [x0]
  404418:	bl	402344 <printf@plt+0xf14>
  40441c:	mov	w0, #0x1                   	// #1
  404420:	bl	4013b0 <exit@plt>
  404424:	nop
  404428:	b	403924 <printf@plt+0x24f4>
  40442c:	nop
  404430:	b	403924 <printf@plt+0x24f4>
  404434:	nop
  404438:	b	403924 <printf@plt+0x24f4>
  40443c:	nop
  404440:	b	403924 <printf@plt+0x24f4>
  404444:	nop
  404448:	b	403924 <printf@plt+0x24f4>
  40444c:	nop
  404450:	b	403924 <printf@plt+0x24f4>
  404454:	nop
  404458:	b	403924 <printf@plt+0x24f4>
  40445c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404460:	add	x0, x0, #0x180
  404464:	ldr	w0, [x0]
  404468:	ldr	w1, [sp, #36]
  40446c:	cmp	w1, w0
  404470:	b.le	4044ac <printf@plt+0x307c>
  404474:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404478:	add	x0, x0, #0x180
  40447c:	ldr	w0, [x0]
  404480:	add	w2, w0, #0x1
  404484:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  404488:	add	x1, x1, #0x180
  40448c:	str	w2, [x1]
  404490:	sxtw	x0, w0
  404494:	lsl	x0, x0, #3
  404498:	ldr	x1, [sp, #24]
  40449c:	add	x0, x1, x0
  4044a0:	ldr	x1, [x0]
  4044a4:	ldr	x0, [sp, #40]
  4044a8:	str	x1, [x0, #24]
  4044ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4044b0:	add	x0, x0, #0x180
  4044b4:	ldr	w0, [x0]
  4044b8:	ldr	w1, [sp, #36]
  4044bc:	cmp	w1, w0
  4044c0:	b.le	404508 <printf@plt+0x30d8>
  4044c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4044c8:	add	x0, x0, #0x190
  4044cc:	ldr	x3, [x0]
  4044d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4044d4:	add	x0, x0, #0x640
  4044d8:	ldr	x0, [x0]
  4044dc:	mov	x2, x0
  4044e0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4044e4:	add	x1, x0, #0x5c0
  4044e8:	mov	x0, x3
  4044ec:	bl	4011e0 <fprintf@plt>
  4044f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4044f4:	add	x0, x0, #0x190
  4044f8:	ldr	x0, [x0]
  4044fc:	bl	402344 <printf@plt+0xf14>
  404500:	mov	w0, #0x1                   	// #1
  404504:	bl	4013b0 <exit@plt>
  404508:	nop
  40450c:	ldp	x29, x30, [sp], #160
  404510:	ret
  404514:	sub	sp, sp, #0x10
  404518:	str	x0, [sp, #8]
  40451c:	str	w1, [sp, #4]
  404520:	ldr	x0, [sp, #8]
  404524:	ldr	w1, [x0, #16]
  404528:	ldr	w0, [sp, #4]
  40452c:	and	w0, w1, w0
  404530:	cmp	w0, #0x0
  404534:	cset	w0, ne  // ne = any
  404538:	and	w0, w0, #0xff
  40453c:	add	sp, sp, #0x10
  404540:	ret
  404544:	sub	sp, sp, #0x10
  404548:	str	x0, [sp, #8]
  40454c:	str	w1, [sp, #4]
  404550:	ldr	x0, [sp, #8]
  404554:	ldr	w1, [x0, #16]
  404558:	ldr	w0, [sp, #4]
  40455c:	orr	w1, w1, w0
  404560:	ldr	x0, [sp, #8]
  404564:	str	w1, [x0, #16]
  404568:	nop
  40456c:	add	sp, sp, #0x10
  404570:	ret
  404574:	sub	sp, sp, #0x10
  404578:	str	x0, [sp, #8]
  40457c:	ldr	x0, [sp, #8]
  404580:	ldr	x0, [x0, #24]
  404584:	add	sp, sp, #0x10
  404588:	ret
  40458c:	sub	sp, sp, #0x10
  404590:	str	x0, [sp, #8]
  404594:	ldr	x0, [sp, #8]
  404598:	ldr	x0, [x0, #32]
  40459c:	add	sp, sp, #0x10
  4045a0:	ret
  4045a4:	sub	sp, sp, #0x10
  4045a8:	str	x0, [sp, #8]
  4045ac:	ldr	x0, [sp, #8]
  4045b0:	ldr	w0, [x0, #48]
  4045b4:	add	sp, sp, #0x10
  4045b8:	ret
  4045bc:	sub	sp, sp, #0x10
  4045c0:	str	x0, [sp, #8]
  4045c4:	ldr	x0, [sp, #8]
  4045c8:	ldr	w0, [x0, #52]
  4045cc:	add	sp, sp, #0x10
  4045d0:	ret
  4045d4:	sub	sp, sp, #0x10
  4045d8:	str	x0, [sp, #8]
  4045dc:	ldr	x0, [sp, #8]
  4045e0:	ldr	w0, [x0, #56]
  4045e4:	add	sp, sp, #0x10
  4045e8:	ret
  4045ec:	sub	sp, sp, #0x10
  4045f0:	str	x0, [sp, #8]
  4045f4:	ldr	x0, [sp, #8]
  4045f8:	ldr	w0, [x0, #60]
  4045fc:	add	sp, sp, #0x10
  404600:	ret
  404604:	sub	sp, sp, #0x10
  404608:	str	x0, [sp, #8]
  40460c:	ldr	x0, [sp, #8]
  404610:	ldr	s0, [x0, #64]
  404614:	add	sp, sp, #0x10
  404618:	ret
  40461c:	sub	sp, sp, #0x10
  404620:	str	x0, [sp, #8]
  404624:	ldr	x0, [sp, #8]
  404628:	ldr	x0, [x0, #72]
  40462c:	add	sp, sp, #0x10
  404630:	ret
  404634:	sub	sp, sp, #0x10
  404638:	str	x0, [sp, #8]
  40463c:	ldr	x0, [sp, #8]
  404640:	ldr	x0, [x0, #80]
  404644:	add	sp, sp, #0x10
  404648:	ret
  40464c:	sub	sp, sp, #0x10
  404650:	str	x0, [sp, #8]
  404654:	ldr	x0, [sp, #8]
  404658:	ldr	x0, [x0, #88]
  40465c:	add	sp, sp, #0x10
  404660:	ret
  404664:	sub	sp, sp, #0x10
  404668:	str	x0, [sp, #8]
  40466c:	ldr	x0, [sp, #8]
  404670:	ldr	x0, [x0, #96]
  404674:	add	sp, sp, #0x10
  404678:	ret
  40467c:	sub	sp, sp, #0x10
  404680:	str	x0, [sp, #8]
  404684:	ldr	x0, [sp, #8]
  404688:	ldr	x0, [x0, #104]
  40468c:	add	sp, sp, #0x10
  404690:	ret
  404694:	sub	sp, sp, #0x10
  404698:	str	x0, [sp, #8]
  40469c:	ldr	x0, [sp, #8]
  4046a0:	ldr	x0, [x0, #112]
  4046a4:	add	sp, sp, #0x10
  4046a8:	ret
  4046ac:	sub	sp, sp, #0x10
  4046b0:	str	x0, [sp, #8]
  4046b4:	ldr	x0, [sp, #8]
  4046b8:	ldr	x0, [x0, #120]
  4046bc:	add	sp, sp, #0x10
  4046c0:	ret
  4046c4:	sub	sp, sp, #0x10
  4046c8:	str	x0, [sp, #8]
  4046cc:	ldr	x0, [sp, #8]
  4046d0:	ldr	x0, [x0, #128]
  4046d4:	add	sp, sp, #0x10
  4046d8:	ret
  4046dc:	sub	sp, sp, #0x10
  4046e0:	str	x0, [sp, #8]
  4046e4:	ldr	x0, [sp, #8]
  4046e8:	ldr	x0, [x0, #136]
  4046ec:	add	sp, sp, #0x10
  4046f0:	ret
  4046f4:	sub	sp, sp, #0x10
  4046f8:	str	x0, [sp, #8]
  4046fc:	ldr	x0, [sp, #8]
  404700:	ldr	x0, [x0, #144]
  404704:	add	sp, sp, #0x10
  404708:	ret
  40470c:	sub	sp, sp, #0x10
  404710:	str	x0, [sp, #8]
  404714:	ldr	x0, [sp, #8]
  404718:	add	x0, x0, #0x98
  40471c:	add	sp, sp, #0x10
  404720:	ret
  404724:	stp	x29, x30, [sp, #-32]!
  404728:	mov	x29, sp
  40472c:	str	w0, [sp, #28]
  404730:	str	w1, [sp, #24]
  404734:	ldr	w0, [sp, #28]
  404738:	cmp	w0, #0x1
  40473c:	b.ne	404778 <printf@plt+0x3348>  // b.any
  404740:	ldr	w1, [sp, #24]
  404744:	mov	w0, #0xffff                	// #65535
  404748:	cmp	w1, w0
  40474c:	b.ne	404778 <printf@plt+0x3348>  // b.any
  404750:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404754:	add	x0, x0, #0x1a0
  404758:	bl	402df0 <printf@plt+0x19c0>
  40475c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404760:	add	x2, x0, #0x158
  404764:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404768:	add	x1, x0, #0x1a0
  40476c:	adrp	x0, 402000 <printf@plt+0xbd0>
  404770:	add	x0, x0, #0xf0c
  404774:	bl	401330 <__cxa_atexit@plt>
  404778:	nop
  40477c:	ldp	x29, x30, [sp], #32
  404780:	ret
  404784:	stp	x29, x30, [sp, #-16]!
  404788:	mov	x29, sp
  40478c:	mov	w1, #0xffff                	// #65535
  404790:	mov	w0, #0x1                   	// #1
  404794:	bl	404724 <printf@plt+0x32f4>
  404798:	ldp	x29, x30, [sp], #16
  40479c:	ret
  4047a0:	sub	sp, sp, #0x20
  4047a4:	str	x0, [sp, #8]
  4047a8:	str	w1, [sp, #4]
  4047ac:	mov	w0, #0x1                   	// #1
  4047b0:	str	w0, [sp, #28]
  4047b4:	ldr	w1, [sp, #28]
  4047b8:	ldr	w0, [sp, #4]
  4047bc:	cmp	w1, w0
  4047c0:	b.ge	404878 <printf@plt+0x3448>  // b.tcont
  4047c4:	ldr	w0, [sp, #28]
  4047c8:	str	w0, [sp, #24]
  4047cc:	ldrsw	x0, [sp, #24]
  4047d0:	lsl	x0, x0, #2
  4047d4:	ldr	x1, [sp, #8]
  4047d8:	add	x0, x1, x0
  4047dc:	ldr	w0, [x0]
  4047e0:	str	w0, [sp, #20]
  4047e4:	ldr	w0, [sp, #24]
  4047e8:	cmp	w0, #0x0
  4047ec:	b.le	404850 <printf@plt+0x3420>
  4047f0:	ldrsw	x0, [sp, #24]
  4047f4:	lsl	x0, x0, #2
  4047f8:	sub	x0, x0, #0x4
  4047fc:	ldr	x1, [sp, #8]
  404800:	add	x0, x1, x0
  404804:	ldr	w0, [x0]
  404808:	ldr	w1, [sp, #20]
  40480c:	cmp	w1, w0
  404810:	b.cs	404850 <printf@plt+0x3420>  // b.hs, b.nlast
  404814:	ldrsw	x0, [sp, #24]
  404818:	lsl	x0, x0, #2
  40481c:	sub	x0, x0, #0x4
  404820:	ldr	x1, [sp, #8]
  404824:	add	x1, x1, x0
  404828:	ldrsw	x0, [sp, #24]
  40482c:	lsl	x0, x0, #2
  404830:	ldr	x2, [sp, #8]
  404834:	add	x0, x2, x0
  404838:	ldr	w1, [x1]
  40483c:	str	w1, [x0]
  404840:	ldr	w0, [sp, #24]
  404844:	sub	w0, w0, #0x1
  404848:	str	w0, [sp, #24]
  40484c:	b	4047e4 <printf@plt+0x33b4>
  404850:	ldrsw	x0, [sp, #24]
  404854:	lsl	x0, x0, #2
  404858:	ldr	x1, [sp, #8]
  40485c:	add	x0, x1, x0
  404860:	ldr	w1, [sp, #20]
  404864:	str	w1, [x0]
  404868:	ldr	w0, [sp, #28]
  40486c:	add	w0, w0, #0x1
  404870:	str	w0, [sp, #28]
  404874:	b	4047b4 <printf@plt+0x3384>
  404878:	nop
  40487c:	add	sp, sp, #0x20
  404880:	ret
  404884:	stp	x29, x30, [sp, #-96]!
  404888:	mov	x29, sp
  40488c:	str	x0, [sp, #40]
  404890:	str	x1, [sp, #32]
  404894:	str	x2, [sp, #24]
  404898:	str	x3, [sp, #16]
  40489c:	ldr	x0, [sp, #40]
  4048a0:	ldr	w0, [x0, #8]
  4048a4:	add	x1, sp, #0x30
  4048a8:	mov	x8, x1
  4048ac:	mov	w1, w0
  4048b0:	ldr	x0, [sp, #32]
  4048b4:	bl	401f1c <printf@plt+0xaec>
  4048b8:	add	x0, sp, #0x30
  4048bc:	bl	402104 <printf@plt+0xcd4>
  4048c0:	mov	w0, w0
  4048c4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4048c8:	cmp	x0, x1
  4048cc:	b.hi	4048e8 <printf@plt+0x34b8>  // b.pmore
  4048d0:	lsl	x0, x0, #2
  4048d4:	bl	4011a0 <_Znam@plt>
  4048d8:	str	x0, [sp, #72]
  4048dc:	ldr	x0, [sp, #72]
  4048e0:	str	x0, [sp, #88]
  4048e4:	b	4048ec <printf@plt+0x34bc>
  4048e8:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  4048ec:	add	x0, sp, #0x30
  4048f0:	bl	4020a4 <printf@plt+0xc74>
  4048f4:	str	w0, [sp, #68]
  4048f8:	ldr	w0, [sp, #68]
  4048fc:	cmn	w0, #0x2
  404900:	cset	w0, ne  // ne = any
  404904:	and	w0, w0, #0xff
  404908:	cmp	w0, #0x0
  40490c:	b.eq	4049e4 <printf@plt+0x35b4>  // b.none
  404910:	ldr	w0, [sp, #68]
  404914:	cmn	w0, #0x1
  404918:	b.ne	404944 <printf@plt+0x3514>  // b.any
  40491c:	ldr	x0, [sp, #40]
  404920:	ldr	x1, [x0]
  404924:	ldr	x0, [sp, #40]
  404928:	ldr	w0, [x0, #8]
  40492c:	sxtw	x0, w0
  404930:	sub	x0, x0, #0x1
  404934:	add	x0, x1, x0
  404938:	ldrb	w0, [x0]
  40493c:	str	w0, [sp, #84]
  404940:	b	4049a4 <printf@plt+0x3574>
  404944:	ldr	x0, [sp, #40]
  404948:	ldr	w0, [x0, #8]
  40494c:	ldr	w1, [sp, #68]
  404950:	cmp	w1, w0
  404954:	b.ge	4049a0 <printf@plt+0x3570>  // b.tcont
  404958:	ldr	x0, [sp, #40]
  40495c:	ldr	x1, [x0]
  404960:	ldrsw	x0, [sp, #68]
  404964:	add	x0, x1, x0
  404968:	ldrb	w0, [x0]
  40496c:	str	w0, [sp, #84]
  404970:	ldr	x0, [sp, #16]
  404974:	cmp	x0, #0x0
  404978:	b.eq	4049a4 <printf@plt+0x3574>  // b.none
  40497c:	ldrsw	x0, [sp, #68]
  404980:	lsl	x0, x0, #2
  404984:	ldr	x1, [sp, #16]
  404988:	add	x0, x1, x0
  40498c:	ldr	w0, [x0]
  404990:	ldr	w1, [sp, #84]
  404994:	add	w0, w1, w0
  404998:	str	w0, [sp, #84]
  40499c:	b	4049a4 <printf@plt+0x3574>
  4049a0:	bl	401390 <abort@plt>
  4049a4:	ldr	x0, [sp, #24]
  4049a8:	cmp	x0, #0x0
  4049ac:	b.eq	4049c8 <printf@plt+0x3598>  // b.none
  4049b0:	ldr	w0, [sp, #84]
  4049b4:	lsl	x0, x0, #2
  4049b8:	ldr	x1, [sp, #24]
  4049bc:	add	x0, x1, x0
  4049c0:	ldr	w0, [x0]
  4049c4:	str	w0, [sp, #84]
  4049c8:	ldr	x0, [sp, #88]
  4049cc:	ldr	w1, [sp, #84]
  4049d0:	str	w1, [x0]
  4049d4:	ldr	x0, [sp, #88]
  4049d8:	add	x0, x0, #0x4
  4049dc:	str	x0, [sp, #88]
  4049e0:	b	4048ec <printf@plt+0x34bc>
  4049e4:	ldr	x0, [sp, #40]
  4049e8:	ldr	x1, [sp, #72]
  4049ec:	str	x1, [x0, #32]
  4049f0:	ldr	x1, [sp, #88]
  4049f4:	ldr	x0, [sp, #72]
  4049f8:	sub	x0, x1, x0
  4049fc:	asr	x0, x0, #2
  404a00:	mov	w1, w0
  404a04:	ldr	x0, [sp, #40]
  404a08:	str	w1, [x0, #40]
  404a0c:	ldr	x0, [sp, #72]
  404a10:	ldp	x29, x30, [sp], #96
  404a14:	ret
  404a18:	stp	x29, x30, [sp, #-48]!
  404a1c:	mov	x29, sp
  404a20:	str	x0, [sp, #40]
  404a24:	str	x1, [sp, #32]
  404a28:	str	x2, [sp, #24]
  404a2c:	mov	x3, #0x0                   	// #0
  404a30:	ldr	x2, [sp, #24]
  404a34:	ldr	x1, [sp, #32]
  404a38:	ldr	x0, [sp, #40]
  404a3c:	bl	404884 <printf@plt+0x3454>
  404a40:	nop
  404a44:	ldp	x29, x30, [sp], #48
  404a48:	ret
  404a4c:	stp	x29, x30, [sp, #-64]!
  404a50:	mov	x29, sp
  404a54:	str	x0, [sp, #40]
  404a58:	str	x1, [sp, #32]
  404a5c:	str	x2, [sp, #24]
  404a60:	str	x3, [sp, #16]
  404a64:	ldr	x3, [sp, #16]
  404a68:	ldr	x2, [sp, #24]
  404a6c:	ldr	x1, [sp, #32]
  404a70:	ldr	x0, [sp, #40]
  404a74:	bl	404884 <printf@plt+0x3454>
  404a78:	str	x0, [sp, #56]
  404a7c:	ldr	x0, [sp, #40]
  404a80:	ldr	w0, [x0, #40]
  404a84:	mov	w1, w0
  404a88:	ldr	x0, [sp, #56]
  404a8c:	bl	4047a0 <printf@plt+0x3370>
  404a90:	nop
  404a94:	ldp	x29, x30, [sp], #64
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-32]!
  404aa0:	mov	x29, sp
  404aa4:	str	x0, [sp, #24]
  404aa8:	ldr	x0, [sp, #24]
  404aac:	ldr	x0, [x0, #32]
  404ab0:	cmp	x0, #0x0
  404ab4:	b.eq	404ac4 <printf@plt+0x3694>  // b.none
  404ab8:	ldr	x0, [sp, #24]
  404abc:	ldr	x0, [x0, #32]
  404ac0:	bl	401360 <_ZdaPv@plt>
  404ac4:	nop
  404ac8:	ldp	x29, x30, [sp], #32
  404acc:	ret
  404ad0:	sub	sp, sp, #0x10
  404ad4:	str	x0, [sp, #8]
  404ad8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404adc:	add	x1, x0, #0x930
  404ae0:	ldr	x0, [sp, #8]
  404ae4:	str	x1, [x0]
  404ae8:	nop
  404aec:	add	sp, sp, #0x10
  404af0:	ret
  404af4:	sub	sp, sp, #0x10
  404af8:	str	x0, [sp, #8]
  404afc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  404b00:	add	x1, x0, #0x930
  404b04:	ldr	x0, [sp, #8]
  404b08:	str	x1, [x0]
  404b0c:	nop
  404b10:	add	sp, sp, #0x10
  404b14:	ret
  404b18:	stp	x29, x30, [sp, #-32]!
  404b1c:	mov	x29, sp
  404b20:	str	x0, [sp, #24]
  404b24:	ldr	x0, [sp, #24]
  404b28:	bl	404af4 <printf@plt+0x36c4>
  404b2c:	mov	x1, #0x8                   	// #8
  404b30:	ldr	x0, [sp, #24]
  404b34:	bl	401310 <_ZdlPvm@plt>
  404b38:	ldp	x29, x30, [sp], #32
  404b3c:	ret
  404b40:	sub	sp, sp, #0x20
  404b44:	str	x0, [sp, #24]
  404b48:	str	x1, [sp, #16]
  404b4c:	str	w2, [sp, #12]
  404b50:	str	x3, [sp]
  404b54:	ldr	x0, [sp, #24]
  404b58:	ldr	x1, [sp, #16]
  404b5c:	str	x1, [x0]
  404b60:	ldr	x0, [sp, #24]
  404b64:	ldr	w1, [sp, #12]
  404b68:	str	w1, [x0, #8]
  404b6c:	ldr	x0, [sp, #24]
  404b70:	ldr	x1, [sp]
  404b74:	str	x1, [x0, #16]
  404b78:	nop
  404b7c:	add	sp, sp, #0x20
  404b80:	ret
  404b84:	stp	x29, x30, [sp, #-48]!
  404b88:	mov	x29, sp
  404b8c:	str	x0, [sp, #40]
  404b90:	str	x1, [sp, #32]
  404b94:	str	w2, [sp, #28]
  404b98:	str	x3, [sp, #16]
  404b9c:	ldr	x0, [sp, #40]
  404ba0:	ldr	x3, [sp, #16]
  404ba4:	ldr	w2, [sp, #28]
  404ba8:	ldr	x1, [sp, #32]
  404bac:	bl	404b40 <printf@plt+0x3710>
  404bb0:	ldr	x0, [sp, #40]
  404bb4:	mov	w1, #0xffffffff            	// #-1
  404bb8:	str	w1, [x0, #60]
  404bbc:	nop
  404bc0:	ldp	x29, x30, [sp], #48
  404bc4:	ret
  404bc8:	sub	sp, sp, #0x10
  404bcc:	str	x0, [sp, #8]
  404bd0:	str	x1, [sp]
  404bd4:	ldr	x0, [sp, #8]
  404bd8:	str	xzr, [x0]
  404bdc:	ldr	x0, [sp, #8]
  404be0:	ldr	x1, [sp]
  404be4:	str	x1, [x0, #8]
  404be8:	nop
  404bec:	add	sp, sp, #0x10
  404bf0:	ret
  404bf4:	stp	x29, x30, [sp, #-32]!
  404bf8:	mov	x29, sp
  404bfc:	str	x0, [sp, #24]
  404c00:	str	x1, [sp, #16]
  404c04:	ldr	x0, [sp, #24]
  404c08:	ldr	x1, [sp, #16]
  404c0c:	bl	404bc8 <printf@plt+0x3798>
  404c10:	nop
  404c14:	ldp	x29, x30, [sp], #32
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-80]!
  404c20:	mov	x29, sp
  404c24:	stp	x19, x20, [sp, #16]
  404c28:	str	x0, [sp, #40]
  404c2c:	add	x0, sp, #0x38
  404c30:	str	x0, [sp, #72]
  404c34:	ldr	x0, [sp, #40]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404c94 <printf@plt+0x3864>  // b.none
  404c40:	ldr	x0, [sp, #40]
  404c44:	bl	404f48 <printf@plt+0x3b18>
  404c48:	mov	x20, x0
  404c4c:	mov	x0, #0x10                  	// #16
  404c50:	bl	4012f0 <_Znwm@plt>
  404c54:	mov	x19, x0
  404c58:	mov	x1, x20
  404c5c:	mov	x0, x19
  404c60:	bl	404bc8 <printf@plt+0x3798>
  404c64:	str	x19, [sp, #64]
  404c68:	ldr	x0, [sp, #72]
  404c6c:	ldr	x1, [sp, #64]
  404c70:	str	x1, [x0]
  404c74:	ldr	x0, [sp, #64]
  404c78:	bl	404f60 <printf@plt+0x3b30>
  404c7c:	str	x0, [sp, #72]
  404c80:	ldr	x0, [sp, #40]
  404c84:	bl	404f60 <printf@plt+0x3b30>
  404c88:	ldr	x0, [x0]
  404c8c:	str	x0, [sp, #40]
  404c90:	b	404c34 <printf@plt+0x3804>
  404c94:	ldr	x0, [sp, #72]
  404c98:	str	xzr, [x0]
  404c9c:	ldr	x0, [sp, #56]
  404ca0:	ldp	x19, x20, [sp, #16]
  404ca4:	ldp	x29, x30, [sp], #80
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-32]!
  404cb0:	mov	x29, sp
  404cb4:	str	x0, [sp, #24]
  404cb8:	ldr	x0, [sp, #24]
  404cbc:	bl	404c1c <printf@plt+0x37ec>
  404cc0:	ldp	x29, x30, [sp], #32
  404cc4:	ret
  404cc8:	stp	x29, x30, [sp, #-48]!
  404ccc:	mov	x29, sp
  404cd0:	str	x0, [sp, #24]
  404cd4:	ldr	x0, [sp, #24]
  404cd8:	cmp	x0, #0x0
  404cdc:	b.eq	404d10 <printf@plt+0x38e0>  // b.none
  404ce0:	ldr	x0, [sp, #24]
  404ce4:	bl	404f60 <printf@plt+0x3b30>
  404ce8:	ldr	x0, [x0]
  404cec:	str	x0, [sp, #40]
  404cf0:	ldr	x0, [sp, #24]
  404cf4:	cmp	x0, #0x0
  404cf8:	b.eq	404d04 <printf@plt+0x38d4>  // b.none
  404cfc:	mov	x1, #0x10                  	// #16
  404d00:	bl	401310 <_ZdlPvm@plt>
  404d04:	ldr	x0, [sp, #40]
  404d08:	str	x0, [sp, #24]
  404d0c:	b	404cd4 <printf@plt+0x38a4>
  404d10:	nop
  404d14:	ldp	x29, x30, [sp], #48
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-80]!
  404d20:	mov	x29, sp
  404d24:	str	x19, [sp, #16]
  404d28:	str	x0, [sp, #56]
  404d2c:	str	x1, [sp, #48]
  404d30:	str	x2, [sp, #40]
  404d34:	add	x0, sp, #0x40
  404d38:	str	x0, [sp, #72]
  404d3c:	ldr	x0, [sp, #56]
  404d40:	cmp	x0, #0x0
  404d44:	b.ne	404d58 <printf@plt+0x3928>  // b.any
  404d48:	ldr	x0, [sp, #72]
  404d4c:	ldr	x1, [sp, #48]
  404d50:	str	x1, [x0]
  404d54:	b	404dfc <printf@plt+0x39cc>
  404d58:	ldr	x0, [sp, #48]
  404d5c:	cmp	x0, #0x0
  404d60:	b.ne	404d74 <printf@plt+0x3944>  // b.any
  404d64:	ldr	x0, [sp, #72]
  404d68:	ldr	x1, [sp, #56]
  404d6c:	str	x1, [x0]
  404d70:	b	404dfc <printf@plt+0x39cc>
  404d74:	ldr	x0, [sp, #48]
  404d78:	bl	404f48 <printf@plt+0x3b18>
  404d7c:	mov	x19, x0
  404d80:	ldr	x0, [sp, #56]
  404d84:	bl	404f48 <printf@plt+0x3b18>
  404d88:	ldr	x2, [sp, #40]
  404d8c:	mov	x1, x0
  404d90:	mov	x0, x19
  404d94:	blr	x2
  404d98:	and	w0, w0, #0xff
  404d9c:	cmp	w0, #0x0
  404da0:	b.eq	404dd4 <printf@plt+0x39a4>  // b.none
  404da4:	ldr	x0, [sp, #72]
  404da8:	ldr	x1, [sp, #48]
  404dac:	str	x1, [x0]
  404db0:	ldr	x0, [sp, #48]
  404db4:	bl	404f60 <printf@plt+0x3b30>
  404db8:	str	x0, [sp, #72]
  404dbc:	ldr	x0, [sp, #56]
  404dc0:	str	x0, [sp, #48]
  404dc4:	ldr	x0, [sp, #72]
  404dc8:	ldr	x0, [x0]
  404dcc:	str	x0, [sp, #56]
  404dd0:	b	404d3c <printf@plt+0x390c>
  404dd4:	ldr	x0, [sp, #72]
  404dd8:	ldr	x1, [sp, #56]
  404ddc:	str	x1, [x0]
  404de0:	ldr	x0, [sp, #56]
  404de4:	bl	404f60 <printf@plt+0x3b30>
  404de8:	str	x0, [sp, #72]
  404dec:	ldr	x0, [sp, #72]
  404df0:	ldr	x0, [x0]
  404df4:	str	x0, [sp, #56]
  404df8:	b	404d3c <printf@plt+0x390c>
  404dfc:	ldr	x0, [sp, #64]
  404e00:	ldr	x19, [sp, #16]
  404e04:	ldp	x29, x30, [sp], #80
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-80]!
  404e10:	mov	x29, sp
  404e14:	str	x19, [sp, #16]
  404e18:	str	x0, [sp, #40]
  404e1c:	str	x1, [sp, #32]
  404e20:	ldr	x0, [sp, #40]
  404e24:	cmp	x0, #0x0
  404e28:	b.eq	404e40 <printf@plt+0x3a10>  // b.none
  404e2c:	ldr	x0, [sp, #40]
  404e30:	bl	404f60 <printf@plt+0x3b30>
  404e34:	ldr	x0, [x0]
  404e38:	cmp	x0, #0x0
  404e3c:	b.ne	404e48 <printf@plt+0x3a18>  // b.any
  404e40:	mov	w0, #0x1                   	// #1
  404e44:	b	404e4c <printf@plt+0x3a1c>
  404e48:	mov	w0, #0x0                   	// #0
  404e4c:	cmp	w0, #0x0
  404e50:	b.eq	404e5c <printf@plt+0x3a2c>  // b.none
  404e54:	ldr	x0, [sp, #40]
  404e58:	b	404f18 <printf@plt+0x3ae8>
  404e5c:	ldr	x0, [sp, #40]
  404e60:	str	x0, [sp, #72]
  404e64:	ldr	x0, [sp, #40]
  404e68:	bl	404f60 <printf@plt+0x3b30>
  404e6c:	ldr	x0, [x0]
  404e70:	str	x0, [sp, #64]
  404e74:	ldr	x0, [sp, #64]
  404e78:	bl	404f60 <printf@plt+0x3b30>
  404e7c:	ldr	x0, [x0]
  404e80:	str	x0, [sp, #64]
  404e84:	ldr	x0, [sp, #64]
  404e88:	cmp	x0, #0x0
  404e8c:	b.eq	404ec0 <printf@plt+0x3a90>  // b.none
  404e90:	ldr	x0, [sp, #64]
  404e94:	bl	404f60 <printf@plt+0x3b30>
  404e98:	ldr	x0, [x0]
  404e9c:	str	x0, [sp, #64]
  404ea0:	ldr	x0, [sp, #72]
  404ea4:	bl	404f60 <printf@plt+0x3b30>
  404ea8:	ldr	x0, [x0]
  404eac:	str	x0, [sp, #72]
  404eb0:	ldr	x0, [sp, #64]
  404eb4:	cmp	x0, #0x0
  404eb8:	b.eq	404ec8 <printf@plt+0x3a98>  // b.none
  404ebc:	b	404e74 <printf@plt+0x3a44>
  404ec0:	nop
  404ec4:	b	404ecc <printf@plt+0x3a9c>
  404ec8:	nop
  404ecc:	ldr	x0, [sp, #72]
  404ed0:	bl	404f60 <printf@plt+0x3b30>
  404ed4:	ldr	x0, [x0]
  404ed8:	str	x0, [sp, #56]
  404edc:	ldr	x0, [sp, #72]
  404ee0:	bl	404f60 <printf@plt+0x3b30>
  404ee4:	str	xzr, [x0]
  404ee8:	ldr	x1, [sp, #32]
  404eec:	ldr	x0, [sp, #40]
  404ef0:	bl	404e0c <printf@plt+0x39dc>
  404ef4:	mov	x19, x0
  404ef8:	ldr	x1, [sp, #32]
  404efc:	ldr	x0, [sp, #56]
  404f00:	bl	404e0c <printf@plt+0x39dc>
  404f04:	ldr	x2, [sp, #32]
  404f08:	mov	x1, x0
  404f0c:	mov	x0, x19
  404f10:	bl	404d1c <printf@plt+0x38ec>
  404f14:	nop
  404f18:	ldr	x19, [sp, #16]
  404f1c:	ldp	x29, x30, [sp], #80
  404f20:	ret
  404f24:	stp	x29, x30, [sp, #-32]!
  404f28:	mov	x29, sp
  404f2c:	str	x0, [sp, #24]
  404f30:	str	x1, [sp, #16]
  404f34:	ldr	x1, [sp, #16]
  404f38:	ldr	x0, [sp, #24]
  404f3c:	bl	404e0c <printf@plt+0x39dc>
  404f40:	ldp	x29, x30, [sp], #32
  404f44:	ret
  404f48:	sub	sp, sp, #0x10
  404f4c:	str	x0, [sp, #8]
  404f50:	ldr	x0, [sp, #8]
  404f54:	ldr	x0, [x0, #8]
  404f58:	add	sp, sp, #0x10
  404f5c:	ret
  404f60:	sub	sp, sp, #0x10
  404f64:	str	x0, [sp, #8]
  404f68:	ldr	x0, [sp, #8]
  404f6c:	add	sp, sp, #0x10
  404f70:	ret
  404f74:	sub	sp, sp, #0x10
  404f78:	str	x0, [sp, #8]
  404f7c:	ldr	x0, [sp, #8]
  404f80:	ldr	x0, [x0, #8]
  404f84:	add	sp, sp, #0x10
  404f88:	ret
  404f8c:	sub	sp, sp, #0x10
  404f90:	str	x0, [sp, #8]
  404f94:	ldr	x0, [sp, #8]
  404f98:	add	sp, sp, #0x10
  404f9c:	ret
  404fa0:	sub	sp, sp, #0x20
  404fa4:	str	x0, [sp, #24]
  404fa8:	str	x1, [sp, #16]
  404fac:	str	x2, [sp, #8]
  404fb0:	ldr	x0, [sp, #24]
  404fb4:	ldr	x1, [sp, #16]
  404fb8:	str	x1, [x0]
  404fbc:	ldr	x0, [sp, #24]
  404fc0:	ldr	x1, [sp, #8]
  404fc4:	str	x1, [x0, #8]
  404fc8:	nop
  404fcc:	add	sp, sp, #0x20
  404fd0:	ret
  404fd4:	stp	x29, x30, [sp, #-16]!
  404fd8:	mov	x29, sp
  404fdc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404fe0:	add	x0, x0, #0x1a0
  404fe4:	bl	404574 <printf@plt+0x3144>
  404fe8:	cmp	x0, #0x0
  404fec:	cset	w0, ne  // ne = any
  404ff0:	and	w0, w0, #0xff
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	40500c <printf@plt+0x3bdc>  // b.none
  404ffc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405000:	add	x0, x0, #0x1a0
  405004:	bl	404574 <printf@plt+0x3144>
  405008:	b	405014 <printf@plt+0x3be4>
  40500c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405010:	add	x0, x0, #0x970
  405014:	ldp	x29, x30, [sp], #16
  405018:	ret
  40501c:	stp	x29, x30, [sp, #-80]!
  405020:	mov	x29, sp
  405024:	str	x19, [sp, #16]
  405028:	str	x0, [sp, #56]
  40502c:	str	x1, [sp, #48]
  405030:	str	w2, [sp, #44]
  405034:	str	x3, [sp, #32]
  405038:	ldr	x0, [sp, #56]
  40503c:	add	x0, x0, #0x1
  405040:	str	x0, [sp, #56]
  405044:	ldr	x0, [sp, #32]
  405048:	str	x0, [sp, #72]
  40504c:	ldr	x0, [sp, #72]
  405050:	ldrb	w0, [x0]
  405054:	cmp	w0, #0x0
  405058:	b.eq	4050d0 <printf@plt+0x3ca0>  // b.none
  40505c:	ldr	x1, [sp, #56]
  405060:	ldr	x0, [sp, #48]
  405064:	cmp	x1, x0
  405068:	b.cc	405074 <printf@plt+0x3c44>  // b.lo, b.ul, b.last
  40506c:	mov	w0, #0x0                   	// #0
  405070:	b	4051dc <printf@plt+0x3dac>
  405074:	ldr	x0, [sp, #56]
  405078:	ldrb	w1, [x0]
  40507c:	ldr	x0, [sp, #72]
  405080:	ldrb	w0, [x0]
  405084:	cmp	w1, w0
  405088:	b.eq	4050b4 <printf@plt+0x3c84>  // b.none
  40508c:	ldr	x0, [sp, #72]
  405090:	ldrb	w0, [x0]
  405094:	cmp	w0, #0x2d
  405098:	b.ne	4050ac <printf@plt+0x3c7c>  // b.any
  40509c:	ldr	x0, [sp, #56]
  4050a0:	ldrb	w0, [x0]
  4050a4:	cmp	w0, #0x5f
  4050a8:	b.eq	4050b4 <printf@plt+0x3c84>  // b.none
  4050ac:	mov	w0, #0x0                   	// #0
  4050b0:	b	4051dc <printf@plt+0x3dac>
  4050b4:	ldr	x0, [sp, #56]
  4050b8:	add	x0, x0, #0x1
  4050bc:	str	x0, [sp, #56]
  4050c0:	ldr	x0, [sp, #72]
  4050c4:	add	x0, x0, #0x1
  4050c8:	str	x0, [sp, #72]
  4050cc:	b	40504c <printf@plt+0x3c1c>
  4050d0:	ldr	x1, [sp, #56]
  4050d4:	ldr	x0, [sp, #48]
  4050d8:	cmp	x1, x0
  4050dc:	b.cs	405148 <printf@plt+0x3d18>  // b.hs, b.nlast
  4050e0:	ldr	x0, [sp, #56]
  4050e4:	ldrb	w0, [x0]
  4050e8:	cmp	w0, #0x40
  4050ec:	b.ls	405100 <printf@plt+0x3cd0>  // b.plast
  4050f0:	ldr	x0, [sp, #56]
  4050f4:	ldrb	w0, [x0]
  4050f8:	cmp	w0, #0x5a
  4050fc:	b.ls	405140 <printf@plt+0x3d10>  // b.plast
  405100:	ldr	x0, [sp, #56]
  405104:	ldrb	w0, [x0]
  405108:	cmp	w0, #0x60
  40510c:	b.ls	405120 <printf@plt+0x3cf0>  // b.plast
  405110:	ldr	x0, [sp, #56]
  405114:	ldrb	w0, [x0]
  405118:	cmp	w0, #0x7a
  40511c:	b.ls	405140 <printf@plt+0x3d10>  // b.plast
  405120:	ldr	x0, [sp, #56]
  405124:	ldrb	w0, [x0]
  405128:	cmp	w0, #0x2d
  40512c:	b.eq	405140 <printf@plt+0x3d10>  // b.none
  405130:	ldr	x0, [sp, #56]
  405134:	ldrb	w0, [x0]
  405138:	cmp	w0, #0x5f
  40513c:	b.ne	405148 <printf@plt+0x3d18>  // b.any
  405140:	mov	w0, #0x0                   	// #0
  405144:	b	4051dc <printf@plt+0x3dac>
  405148:	ldr	x1, [sp, #56]
  40514c:	ldr	x0, [sp, #48]
  405150:	cmp	x1, x0
  405154:	b.cs	405188 <printf@plt+0x3d58>  // b.hs, b.nlast
  405158:	ldr	x0, [sp, #56]
  40515c:	ldrb	w0, [x0]
  405160:	cmp	w0, #0x20
  405164:	b.eq	405178 <printf@plt+0x3d48>  // b.none
  405168:	ldr	x0, [sp, #56]
  40516c:	ldrb	w0, [x0]
  405170:	cmp	w0, #0x9
  405174:	b.ne	405188 <printf@plt+0x3d58>  // b.any
  405178:	ldr	x0, [sp, #56]
  40517c:	add	x0, x0, #0x1
  405180:	str	x0, [sp, #56]
  405184:	b	405148 <printf@plt+0x3d18>
  405188:	ldr	x1, [sp, #56]
  40518c:	ldr	x0, [sp, #48]
  405190:	cmp	x1, x0
  405194:	b.cs	4051d8 <printf@plt+0x3da8>  // b.hs, b.nlast
  405198:	ldr	x0, [sp, #56]
  40519c:	ldrb	w0, [x0]
  4051a0:	cmp	w0, #0xa
  4051a4:	b.eq	4051d8 <printf@plt+0x3da8>  // b.none
  4051a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4051ac:	add	x0, x0, #0x190
  4051b0:	ldr	x19, [x0]
  4051b4:	bl	404fd4 <printf@plt+0x3ba4>
  4051b8:	ldr	w3, [sp, #44]
  4051bc:	mov	x2, x0
  4051c0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4051c4:	add	x1, x0, #0x988
  4051c8:	mov	x0, x19
  4051cc:	bl	4011e0 <fprintf@plt>
  4051d0:	mov	w0, #0x1                   	// #1
  4051d4:	bl	4013b0 <exit@plt>
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	ldr	x19, [sp, #16]
  4051e0:	ldp	x29, x30, [sp], #80
  4051e4:	ret
  4051e8:	stp	x29, x30, [sp, #-112]!
  4051ec:	mov	x29, sp
  4051f0:	str	x19, [sp, #16]
  4051f4:	str	x0, [sp, #72]
  4051f8:	str	x1, [sp, #64]
  4051fc:	str	w2, [sp, #60]
  405200:	str	x3, [sp, #48]
  405204:	str	x4, [sp, #40]
  405208:	ldr	x0, [sp, #72]
  40520c:	add	x0, x0, #0x1
  405210:	str	x0, [sp, #72]
  405214:	ldr	x0, [sp, #48]
  405218:	str	x0, [sp, #104]
  40521c:	ldr	x0, [sp, #104]
  405220:	ldrb	w0, [x0]
  405224:	cmp	w0, #0x0
  405228:	b.eq	4052a0 <printf@plt+0x3e70>  // b.none
  40522c:	ldr	x1, [sp, #72]
  405230:	ldr	x0, [sp, #64]
  405234:	cmp	x1, x0
  405238:	b.cc	405244 <printf@plt+0x3e14>  // b.lo, b.ul, b.last
  40523c:	mov	w0, #0x0                   	// #0
  405240:	b	4054a4 <printf@plt+0x4074>
  405244:	ldr	x0, [sp, #72]
  405248:	ldrb	w1, [x0]
  40524c:	ldr	x0, [sp, #104]
  405250:	ldrb	w0, [x0]
  405254:	cmp	w1, w0
  405258:	b.eq	405284 <printf@plt+0x3e54>  // b.none
  40525c:	ldr	x0, [sp, #104]
  405260:	ldrb	w0, [x0]
  405264:	cmp	w0, #0x2d
  405268:	b.ne	40527c <printf@plt+0x3e4c>  // b.any
  40526c:	ldr	x0, [sp, #72]
  405270:	ldrb	w0, [x0]
  405274:	cmp	w0, #0x5f
  405278:	b.eq	405284 <printf@plt+0x3e54>  // b.none
  40527c:	mov	w0, #0x0                   	// #0
  405280:	b	4054a4 <printf@plt+0x4074>
  405284:	ldr	x0, [sp, #72]
  405288:	add	x0, x0, #0x1
  40528c:	str	x0, [sp, #72]
  405290:	ldr	x0, [sp, #104]
  405294:	add	x0, x0, #0x1
  405298:	str	x0, [sp, #104]
  40529c:	b	40521c <printf@plt+0x3dec>
  4052a0:	ldr	x1, [sp, #72]
  4052a4:	ldr	x0, [sp, #64]
  4052a8:	cmp	x1, x0
  4052ac:	b.cs	405318 <printf@plt+0x3ee8>  // b.hs, b.nlast
  4052b0:	ldr	x0, [sp, #72]
  4052b4:	ldrb	w0, [x0]
  4052b8:	cmp	w0, #0x40
  4052bc:	b.ls	4052d0 <printf@plt+0x3ea0>  // b.plast
  4052c0:	ldr	x0, [sp, #72]
  4052c4:	ldrb	w0, [x0]
  4052c8:	cmp	w0, #0x5a
  4052cc:	b.ls	405310 <printf@plt+0x3ee0>  // b.plast
  4052d0:	ldr	x0, [sp, #72]
  4052d4:	ldrb	w0, [x0]
  4052d8:	cmp	w0, #0x60
  4052dc:	b.ls	4052f0 <printf@plt+0x3ec0>  // b.plast
  4052e0:	ldr	x0, [sp, #72]
  4052e4:	ldrb	w0, [x0]
  4052e8:	cmp	w0, #0x7a
  4052ec:	b.ls	405310 <printf@plt+0x3ee0>  // b.plast
  4052f0:	ldr	x0, [sp, #72]
  4052f4:	ldrb	w0, [x0]
  4052f8:	cmp	w0, #0x2d
  4052fc:	b.eq	405310 <printf@plt+0x3ee0>  // b.none
  405300:	ldr	x0, [sp, #72]
  405304:	ldrb	w0, [x0]
  405308:	cmp	w0, #0x5f
  40530c:	b.ne	405318 <printf@plt+0x3ee8>  // b.any
  405310:	mov	w0, #0x0                   	// #0
  405314:	b	4054a4 <printf@plt+0x4074>
  405318:	ldr	x1, [sp, #72]
  40531c:	ldr	x0, [sp, #64]
  405320:	cmp	x1, x0
  405324:	b.cs	405338 <printf@plt+0x3f08>  // b.hs, b.nlast
  405328:	ldr	x0, [sp, #72]
  40532c:	ldrb	w0, [x0]
  405330:	cmp	w0, #0x3d
  405334:	b.eq	40536c <printf@plt+0x3f3c>  // b.none
  405338:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40533c:	add	x0, x0, #0x190
  405340:	ldr	x19, [x0]
  405344:	bl	404fd4 <printf@plt+0x3ba4>
  405348:	ldr	x4, [sp, #48]
  40534c:	ldr	w3, [sp, #60]
  405350:	mov	x2, x0
  405354:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405358:	add	x1, x0, #0x9a8
  40535c:	mov	x0, x19
  405360:	bl	4011e0 <fprintf@plt>
  405364:	mov	w0, #0x1                   	// #1
  405368:	bl	4013b0 <exit@plt>
  40536c:	ldr	x0, [sp, #72]
  405370:	add	x0, x0, #0x1
  405374:	str	x0, [sp, #72]
  405378:	ldr	x1, [sp, #64]
  40537c:	ldr	x0, [sp, #72]
  405380:	sub	x0, x1, x0
  405384:	add	x0, x0, #0x1
  405388:	bl	4011a0 <_Znam@plt>
  40538c:	str	x0, [sp, #88]
  405390:	ldr	x0, [sp, #88]
  405394:	str	x0, [sp, #96]
  405398:	ldr	x1, [sp, #72]
  40539c:	ldr	x0, [sp, #64]
  4053a0:	cmp	x1, x0
  4053a4:	b.cs	4053fc <printf@plt+0x3fcc>  // b.hs, b.nlast
  4053a8:	ldr	x0, [sp, #72]
  4053ac:	ldrb	w0, [x0]
  4053b0:	cmp	w0, #0x20
  4053b4:	b.eq	4053fc <printf@plt+0x3fcc>  // b.none
  4053b8:	ldr	x0, [sp, #72]
  4053bc:	ldrb	w0, [x0]
  4053c0:	cmp	w0, #0x9
  4053c4:	b.eq	4053fc <printf@plt+0x3fcc>  // b.none
  4053c8:	ldr	x0, [sp, #72]
  4053cc:	ldrb	w0, [x0]
  4053d0:	cmp	w0, #0xa
  4053d4:	b.eq	4053fc <printf@plt+0x3fcc>  // b.none
  4053d8:	ldr	x1, [sp, #72]
  4053dc:	add	x0, x1, #0x1
  4053e0:	str	x0, [sp, #72]
  4053e4:	ldr	x0, [sp, #96]
  4053e8:	add	x2, x0, #0x1
  4053ec:	str	x2, [sp, #96]
  4053f0:	ldrb	w1, [x1]
  4053f4:	strb	w1, [x0]
  4053f8:	b	405398 <printf@plt+0x3f68>
  4053fc:	ldr	x0, [sp, #96]
  405400:	strb	wzr, [x0]
  405404:	ldr	x1, [sp, #72]
  405408:	ldr	x0, [sp, #64]
  40540c:	cmp	x1, x0
  405410:	b.cs	405444 <printf@plt+0x4014>  // b.hs, b.nlast
  405414:	ldr	x0, [sp, #72]
  405418:	ldrb	w0, [x0]
  40541c:	cmp	w0, #0x20
  405420:	b.eq	405434 <printf@plt+0x4004>  // b.none
  405424:	ldr	x0, [sp, #72]
  405428:	ldrb	w0, [x0]
  40542c:	cmp	w0, #0x9
  405430:	b.ne	405444 <printf@plt+0x4014>  // b.any
  405434:	ldr	x0, [sp, #72]
  405438:	add	x0, x0, #0x1
  40543c:	str	x0, [sp, #72]
  405440:	b	405404 <printf@plt+0x3fd4>
  405444:	ldr	x1, [sp, #72]
  405448:	ldr	x0, [sp, #64]
  40544c:	cmp	x1, x0
  405450:	b.cs	405494 <printf@plt+0x4064>  // b.hs, b.nlast
  405454:	ldr	x0, [sp, #72]
  405458:	ldrb	w0, [x0]
  40545c:	cmp	w0, #0xa
  405460:	b.eq	405494 <printf@plt+0x4064>  // b.none
  405464:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405468:	add	x0, x0, #0x190
  40546c:	ldr	x19, [x0]
  405470:	bl	404fd4 <printf@plt+0x3ba4>
  405474:	ldr	w3, [sp, #60]
  405478:	mov	x2, x0
  40547c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405480:	add	x1, x0, #0x988
  405484:	mov	x0, x19
  405488:	bl	4011e0 <fprintf@plt>
  40548c:	mov	w0, #0x1                   	// #1
  405490:	bl	4013b0 <exit@plt>
  405494:	ldr	x0, [sp, #40]
  405498:	ldr	x1, [sp, #88]
  40549c:	str	x1, [x0]
  4054a0:	mov	w0, #0x1                   	// #1
  4054a4:	ldr	x19, [sp, #16]
  4054a8:	ldp	x29, x30, [sp], #112
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-112]!
  4054b4:	mov	x29, sp
  4054b8:	str	x19, [sp, #16]
  4054bc:	str	x0, [sp, #72]
  4054c0:	str	x1, [sp, #64]
  4054c4:	str	w2, [sp, #60]
  4054c8:	str	x3, [sp, #48]
  4054cc:	str	x4, [sp, #40]
  4054d0:	ldr	x0, [sp, #72]
  4054d4:	add	x0, x0, #0x1
  4054d8:	str	x0, [sp, #72]
  4054dc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4054e0:	add	x0, x0, #0x9e0
  4054e4:	str	x0, [sp, #104]
  4054e8:	ldr	x0, [sp, #104]
  4054ec:	ldrb	w0, [x0]
  4054f0:	cmp	w0, #0x0
  4054f4:	b.eq	40554c <printf@plt+0x411c>  // b.none
  4054f8:	ldr	x1, [sp, #72]
  4054fc:	ldr	x0, [sp, #64]
  405500:	cmp	x1, x0
  405504:	b.cc	405510 <printf@plt+0x40e0>  // b.lo, b.ul, b.last
  405508:	mov	w0, #0x0                   	// #0
  40550c:	b	405898 <printf@plt+0x4468>
  405510:	ldr	x0, [sp, #72]
  405514:	ldrb	w1, [x0]
  405518:	ldr	x0, [sp, #104]
  40551c:	ldrb	w0, [x0]
  405520:	cmp	w1, w0
  405524:	b.eq	405530 <printf@plt+0x4100>  // b.none
  405528:	mov	w0, #0x0                   	// #0
  40552c:	b	405898 <printf@plt+0x4468>
  405530:	ldr	x0, [sp, #72]
  405534:	add	x0, x0, #0x1
  405538:	str	x0, [sp, #72]
  40553c:	ldr	x0, [sp, #104]
  405540:	add	x0, x0, #0x1
  405544:	str	x0, [sp, #104]
  405548:	b	4054e8 <printf@plt+0x40b8>
  40554c:	ldr	x1, [sp, #72]
  405550:	ldr	x0, [sp, #64]
  405554:	cmp	x1, x0
  405558:	b.cs	40557c <printf@plt+0x414c>  // b.hs, b.nlast
  40555c:	ldr	x0, [sp, #72]
  405560:	ldrb	w0, [x0]
  405564:	cmp	w0, #0x20
  405568:	b.eq	405584 <printf@plt+0x4154>  // b.none
  40556c:	ldr	x0, [sp, #72]
  405570:	ldrb	w0, [x0]
  405574:	cmp	w0, #0x9
  405578:	b.eq	405584 <printf@plt+0x4154>  // b.none
  40557c:	mov	w0, #0x0                   	// #0
  405580:	b	405898 <printf@plt+0x4468>
  405584:	ldr	x1, [sp, #72]
  405588:	ldr	x0, [sp, #64]
  40558c:	cmp	x1, x0
  405590:	b.cs	4055c4 <printf@plt+0x4194>  // b.hs, b.nlast
  405594:	ldr	x0, [sp, #72]
  405598:	ldrb	w0, [x0]
  40559c:	cmp	w0, #0x20
  4055a0:	b.eq	4055b4 <printf@plt+0x4184>  // b.none
  4055a4:	ldr	x0, [sp, #72]
  4055a8:	ldrb	w0, [x0]
  4055ac:	cmp	w0, #0x9
  4055b0:	b.ne	4055c4 <printf@plt+0x4194>  // b.any
  4055b4:	ldr	x0, [sp, #72]
  4055b8:	add	x0, x0, #0x1
  4055bc:	str	x0, [sp, #72]
  4055c0:	b	405584 <printf@plt+0x4154>
  4055c4:	ldr	x0, [sp, #48]
  4055c8:	str	x0, [sp, #96]
  4055cc:	ldr	x0, [sp, #96]
  4055d0:	ldrb	w0, [x0]
  4055d4:	cmp	w0, #0x0
  4055d8:	b.eq	405650 <printf@plt+0x4220>  // b.none
  4055dc:	ldr	x1, [sp, #72]
  4055e0:	ldr	x0, [sp, #64]
  4055e4:	cmp	x1, x0
  4055e8:	b.cc	4055f4 <printf@plt+0x41c4>  // b.lo, b.ul, b.last
  4055ec:	mov	w0, #0x0                   	// #0
  4055f0:	b	405898 <printf@plt+0x4468>
  4055f4:	ldr	x0, [sp, #72]
  4055f8:	ldrb	w1, [x0]
  4055fc:	ldr	x0, [sp, #96]
  405600:	ldrb	w0, [x0]
  405604:	cmp	w1, w0
  405608:	b.eq	405634 <printf@plt+0x4204>  // b.none
  40560c:	ldr	x0, [sp, #96]
  405610:	ldrb	w0, [x0]
  405614:	cmp	w0, #0x2d
  405618:	b.ne	40562c <printf@plt+0x41fc>  // b.any
  40561c:	ldr	x0, [sp, #72]
  405620:	ldrb	w0, [x0]
  405624:	cmp	w0, #0x5f
  405628:	b.eq	405634 <printf@plt+0x4204>  // b.none
  40562c:	mov	w0, #0x0                   	// #0
  405630:	b	405898 <printf@plt+0x4468>
  405634:	ldr	x0, [sp, #72]
  405638:	add	x0, x0, #0x1
  40563c:	str	x0, [sp, #72]
  405640:	ldr	x0, [sp, #96]
  405644:	add	x0, x0, #0x1
  405648:	str	x0, [sp, #96]
  40564c:	b	4055cc <printf@plt+0x419c>
  405650:	ldr	x1, [sp, #72]
  405654:	ldr	x0, [sp, #64]
  405658:	cmp	x1, x0
  40565c:	b.cs	4056c8 <printf@plt+0x4298>  // b.hs, b.nlast
  405660:	ldr	x0, [sp, #72]
  405664:	ldrb	w0, [x0]
  405668:	cmp	w0, #0x40
  40566c:	b.ls	405680 <printf@plt+0x4250>  // b.plast
  405670:	ldr	x0, [sp, #72]
  405674:	ldrb	w0, [x0]
  405678:	cmp	w0, #0x5a
  40567c:	b.ls	4056c0 <printf@plt+0x4290>  // b.plast
  405680:	ldr	x0, [sp, #72]
  405684:	ldrb	w0, [x0]
  405688:	cmp	w0, #0x60
  40568c:	b.ls	4056a0 <printf@plt+0x4270>  // b.plast
  405690:	ldr	x0, [sp, #72]
  405694:	ldrb	w0, [x0]
  405698:	cmp	w0, #0x7a
  40569c:	b.ls	4056c0 <printf@plt+0x4290>  // b.plast
  4056a0:	ldr	x0, [sp, #72]
  4056a4:	ldrb	w0, [x0]
  4056a8:	cmp	w0, #0x2d
  4056ac:	b.eq	4056c0 <printf@plt+0x4290>  // b.none
  4056b0:	ldr	x0, [sp, #72]
  4056b4:	ldrb	w0, [x0]
  4056b8:	cmp	w0, #0x5f
  4056bc:	b.ne	4056c8 <printf@plt+0x4298>  // b.any
  4056c0:	mov	w0, #0x0                   	// #0
  4056c4:	b	405898 <printf@plt+0x4468>
  4056c8:	ldr	x1, [sp, #72]
  4056cc:	ldr	x0, [sp, #64]
  4056d0:	cmp	x1, x0
  4056d4:	b.cs	4056f8 <printf@plt+0x42c8>  // b.hs, b.nlast
  4056d8:	ldr	x0, [sp, #72]
  4056dc:	ldrb	w0, [x0]
  4056e0:	cmp	w0, #0x20
  4056e4:	b.eq	40572c <printf@plt+0x42fc>  // b.none
  4056e8:	ldr	x0, [sp, #72]
  4056ec:	ldrb	w0, [x0]
  4056f0:	cmp	w0, #0x9
  4056f4:	b.eq	40572c <printf@plt+0x42fc>  // b.none
  4056f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4056fc:	add	x0, x0, #0x190
  405700:	ldr	x19, [x0]
  405704:	bl	404fd4 <printf@plt+0x3ba4>
  405708:	ldr	x4, [sp, #48]
  40570c:	ldr	w3, [sp, #60]
  405710:	mov	x2, x0
  405714:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405718:	add	x1, x0, #0x9e8
  40571c:	mov	x0, x19
  405720:	bl	4011e0 <fprintf@plt>
  405724:	mov	w0, #0x1                   	// #1
  405728:	bl	4013b0 <exit@plt>
  40572c:	ldr	x0, [sp, #72]
  405730:	add	x0, x0, #0x1
  405734:	str	x0, [sp, #72]
  405738:	ldr	x1, [sp, #72]
  40573c:	ldr	x0, [sp, #64]
  405740:	cmp	x1, x0
  405744:	b.cs	40576c <printf@plt+0x433c>  // b.hs, b.nlast
  405748:	ldr	x0, [sp, #72]
  40574c:	ldrb	w0, [x0]
  405750:	cmp	w0, #0x20
  405754:	b.eq	40572c <printf@plt+0x42fc>  // b.none
  405758:	ldr	x0, [sp, #72]
  40575c:	ldrb	w0, [x0]
  405760:	cmp	w0, #0x9
  405764:	b.ne	40576c <printf@plt+0x433c>  // b.any
  405768:	b	40572c <printf@plt+0x42fc>
  40576c:	ldr	x1, [sp, #64]
  405770:	ldr	x0, [sp, #72]
  405774:	sub	x0, x1, x0
  405778:	add	x0, x0, #0x1
  40577c:	bl	4011a0 <_Znam@plt>
  405780:	str	x0, [sp, #80]
  405784:	ldr	x0, [sp, #80]
  405788:	str	x0, [sp, #88]
  40578c:	ldr	x1, [sp, #72]
  405790:	ldr	x0, [sp, #64]
  405794:	cmp	x1, x0
  405798:	b.cs	4057f0 <printf@plt+0x43c0>  // b.hs, b.nlast
  40579c:	ldr	x0, [sp, #72]
  4057a0:	ldrb	w0, [x0]
  4057a4:	cmp	w0, #0x20
  4057a8:	b.eq	4057f0 <printf@plt+0x43c0>  // b.none
  4057ac:	ldr	x0, [sp, #72]
  4057b0:	ldrb	w0, [x0]
  4057b4:	cmp	w0, #0x9
  4057b8:	b.eq	4057f0 <printf@plt+0x43c0>  // b.none
  4057bc:	ldr	x0, [sp, #72]
  4057c0:	ldrb	w0, [x0]
  4057c4:	cmp	w0, #0xa
  4057c8:	b.eq	4057f0 <printf@plt+0x43c0>  // b.none
  4057cc:	ldr	x1, [sp, #72]
  4057d0:	add	x0, x1, #0x1
  4057d4:	str	x0, [sp, #72]
  4057d8:	ldr	x0, [sp, #88]
  4057dc:	add	x2, x0, #0x1
  4057e0:	str	x2, [sp, #88]
  4057e4:	ldrb	w1, [x1]
  4057e8:	strb	w1, [x0]
  4057ec:	b	40578c <printf@plt+0x435c>
  4057f0:	ldr	x0, [sp, #88]
  4057f4:	strb	wzr, [x0]
  4057f8:	ldr	x1, [sp, #72]
  4057fc:	ldr	x0, [sp, #64]
  405800:	cmp	x1, x0
  405804:	b.cs	405838 <printf@plt+0x4408>  // b.hs, b.nlast
  405808:	ldr	x0, [sp, #72]
  40580c:	ldrb	w0, [x0]
  405810:	cmp	w0, #0x20
  405814:	b.eq	405828 <printf@plt+0x43f8>  // b.none
  405818:	ldr	x0, [sp, #72]
  40581c:	ldrb	w0, [x0]
  405820:	cmp	w0, #0x9
  405824:	b.ne	405838 <printf@plt+0x4408>  // b.any
  405828:	ldr	x0, [sp, #72]
  40582c:	add	x0, x0, #0x1
  405830:	str	x0, [sp, #72]
  405834:	b	4057f8 <printf@plt+0x43c8>
  405838:	ldr	x1, [sp, #72]
  40583c:	ldr	x0, [sp, #64]
  405840:	cmp	x1, x0
  405844:	b.cs	405888 <printf@plt+0x4458>  // b.hs, b.nlast
  405848:	ldr	x0, [sp, #72]
  40584c:	ldrb	w0, [x0]
  405850:	cmp	w0, #0xa
  405854:	b.eq	405888 <printf@plt+0x4458>  // b.none
  405858:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40585c:	add	x0, x0, #0x190
  405860:	ldr	x19, [x0]
  405864:	bl	404fd4 <printf@plt+0x3ba4>
  405868:	ldr	w3, [sp, #60]
  40586c:	mov	x2, x0
  405870:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405874:	add	x1, x0, #0x988
  405878:	mov	x0, x19
  40587c:	bl	4011e0 <fprintf@plt>
  405880:	mov	w0, #0x1                   	// #1
  405884:	bl	4013b0 <exit@plt>
  405888:	ldr	x0, [sp, #40]
  40588c:	ldr	x1, [sp, #80]
  405890:	str	x1, [x0]
  405894:	mov	w0, #0x1                   	// #1
  405898:	ldr	x19, [sp, #16]
  40589c:	ldp	x29, x30, [sp], #112
  4058a0:	ret
  4058a4:	sub	sp, sp, #0x220
  4058a8:	stp	x29, x30, [sp]
  4058ac:	mov	x29, sp
  4058b0:	stp	x19, x20, [sp, #16]
  4058b4:	str	x21, [sp, #32]
  4058b8:	str	x0, [sp, #56]
  4058bc:	str	xzr, [sp, #104]
  4058c0:	str	xzr, [sp, #96]
  4058c4:	ldr	x0, [sp, #56]
  4058c8:	ldr	x2, [x0]
  4058cc:	add	x1, sp, #0x60
  4058d0:	add	x0, sp, #0x68
  4058d4:	mov	x3, x2
  4058d8:	mov	w2, #0xffffffff            	// #-1
  4058dc:	bl	4131a4 <printf@plt+0x11d74>
  4058e0:	str	w0, [sp, #260]
  4058e4:	ldr	w0, [sp, #260]
  4058e8:	cmp	w0, #0x0
  4058ec:	b.ge	405964 <printf@plt+0x4534>  // b.tcont
  4058f0:	ldr	x0, [sp, #56]
  4058f4:	ldr	x0, [x0]
  4058f8:	bl	401400 <ferror@plt>
  4058fc:	cmp	w0, #0x0
  405900:	cset	w0, ne  // ne = any
  405904:	and	w0, w0, #0xff
  405908:	cmp	w0, #0x0
  40590c:	b.eq	405938 <printf@plt+0x4508>  // b.none
  405910:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405914:	add	x0, x0, #0x190
  405918:	ldr	x19, [x0]
  40591c:	bl	404fd4 <printf@plt+0x3ba4>
  405920:	mov	x2, x0
  405924:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405928:	add	x1, x0, #0xa28
  40592c:	mov	x0, x19
  405930:	bl	4011e0 <fprintf@plt>
  405934:	b	40595c <printf@plt+0x452c>
  405938:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40593c:	add	x0, x0, #0x190
  405940:	ldr	x19, [x0]
  405944:	bl	404fd4 <printf@plt+0x3ba4>
  405948:	mov	x2, x0
  40594c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405950:	add	x1, x0, #0xa50
  405954:	mov	x0, x19
  405958:	bl	4011e0 <fprintf@plt>
  40595c:	mov	w0, #0x1                   	// #1
  405960:	bl	4013b0 <exit@plt>
  405964:	ldr	x1, [sp, #104]
  405968:	ldrsw	x0, [sp, #260]
  40596c:	add	x0, x1, x0
  405970:	str	x0, [sp, #248]
  405974:	str	xzr, [sp, #80]
  405978:	str	xzr, [sp, #88]
  40597c:	str	xzr, [sp, #72]
  405980:	str	wzr, [sp, #504]
  405984:	mov	w0, #0x1                   	// #1
  405988:	str	w0, [sp, #500]
  40598c:	ldr	x0, [sp, #104]
  405990:	str	x0, [sp, #488]
  405994:	ldr	x1, [sp, #488]
  405998:	ldr	x0, [sp, #248]
  40599c:	cmp	x1, x0
  4059a0:	b.cs	405a6c <printf@plt+0x463c>  // b.hs, b.nlast
  4059a4:	ldr	x0, [sp, #488]
  4059a8:	ldrb	w0, [x0]
  4059ac:	cmp	w0, #0x25
  4059b0:	b.ne	405a14 <printf@plt+0x45e4>  // b.any
  4059b4:	ldr	x0, [sp, #488]
  4059b8:	add	x0, x0, #0x1
  4059bc:	ldrb	w0, [x0]
  4059c0:	cmp	w0, #0x25
  4059c4:	b.ne	405a14 <printf@plt+0x45e4>  // b.any
  4059c8:	ldrsw	x0, [sp, #504]
  4059cc:	lsl	x0, x0, #3
  4059d0:	add	x1, sp, #0x50
  4059d4:	ldr	x2, [sp, #488]
  4059d8:	str	x2, [x1, x0]
  4059dc:	ldrsw	x0, [sp, #504]
  4059e0:	lsl	x0, x0, #2
  4059e4:	add	x1, sp, #0x48
  4059e8:	ldr	w2, [sp, #500]
  4059ec:	str	w2, [x1, x0]
  4059f0:	ldr	w0, [sp, #504]
  4059f4:	add	w0, w0, #0x1
  4059f8:	str	w0, [sp, #504]
  4059fc:	ldr	w0, [sp, #504]
  405a00:	cmp	w0, #0x2
  405a04:	cset	w0, eq  // eq = none
  405a08:	and	w0, w0, #0xff
  405a0c:	cmp	w0, #0x0
  405a10:	b.ne	405a68 <printf@plt+0x4638>  // b.any
  405a14:	ldr	w0, [sp, #500]
  405a18:	add	w0, w0, #0x1
  405a1c:	str	w0, [sp, #500]
  405a20:	ldr	x1, [sp, #248]
  405a24:	ldr	x0, [sp, #488]
  405a28:	sub	x0, x1, x0
  405a2c:	mov	x2, x0
  405a30:	mov	w1, #0xa                   	// #10
  405a34:	ldr	x0, [sp, #488]
  405a38:	bl	4012d0 <memchr@plt>
  405a3c:	str	x0, [sp, #488]
  405a40:	ldr	x0, [sp, #488]
  405a44:	cmp	x0, #0x0
  405a48:	b.eq	405a5c <printf@plt+0x462c>  // b.none
  405a4c:	ldr	x0, [sp, #488]
  405a50:	add	x0, x0, #0x1
  405a54:	str	x0, [sp, #488]
  405a58:	b	405994 <printf@plt+0x4564>
  405a5c:	ldr	x0, [sp, #248]
  405a60:	str	x0, [sp, #488]
  405a64:	b	405994 <printf@plt+0x4564>
  405a68:	nop
  405a6c:	ldr	w0, [sp, #504]
  405a70:	cmp	w0, #0x1
  405a74:	b.ne	405b20 <printf@plt+0x46f0>  // b.any
  405a78:	mov	w1, #0x1                   	// #1
  405a7c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405a80:	add	x0, x0, #0x1a0
  405a84:	bl	404514 <printf@plt+0x30e4>
  405a88:	and	w0, w0, #0xff
  405a8c:	cmp	w0, #0x0
  405a90:	b.eq	405aa0 <printf@plt+0x4670>  // b.none
  405a94:	mov	w0, #0x1                   	// #1
  405a98:	strb	w0, [sp, #487]
  405a9c:	b	405b30 <printf@plt+0x4700>
  405aa0:	strb	wzr, [sp, #487]
  405aa4:	ldr	x0, [sp, #104]
  405aa8:	str	x0, [sp, #472]
  405aac:	ldr	x0, [sp, #80]
  405ab0:	ldr	x1, [sp, #472]
  405ab4:	cmp	x1, x0
  405ab8:	b.cs	405b30 <printf@plt+0x4700>  // b.hs, b.nlast
  405abc:	ldr	x0, [sp, #472]
  405ac0:	ldrb	w0, [x0]
  405ac4:	cmp	w0, #0x25
  405ac8:	b.ne	405ad8 <printf@plt+0x46a8>  // b.any
  405acc:	mov	w0, #0x1                   	// #1
  405ad0:	strb	w0, [sp, #487]
  405ad4:	b	405b30 <printf@plt+0x4700>
  405ad8:	ldr	x1, [sp, #80]
  405adc:	ldr	x0, [sp, #472]
  405ae0:	sub	x0, x1, x0
  405ae4:	mov	x2, x0
  405ae8:	mov	w1, #0xa                   	// #10
  405aec:	ldr	x0, [sp, #472]
  405af0:	bl	4012d0 <memchr@plt>
  405af4:	str	x0, [sp, #472]
  405af8:	ldr	x0, [sp, #472]
  405afc:	cmp	x0, #0x0
  405b00:	b.eq	405b14 <printf@plt+0x46e4>  // b.none
  405b04:	ldr	x0, [sp, #472]
  405b08:	add	x0, x0, #0x1
  405b0c:	str	x0, [sp, #472]
  405b10:	b	405aac <printf@plt+0x467c>
  405b14:	ldr	x0, [sp, #80]
  405b18:	str	x0, [sp, #472]
  405b1c:	b	405aac <printf@plt+0x467c>
  405b20:	ldr	w0, [sp, #504]
  405b24:	cmp	w0, #0x0
  405b28:	cset	w0, gt
  405b2c:	strb	w0, [sp, #487]
  405b30:	ldrb	w0, [sp, #487]
  405b34:	cmp	w0, #0x0
  405b38:	b.eq	405c18 <printf@plt+0x47e8>  // b.none
  405b3c:	ldr	x0, [sp, #104]
  405b40:	str	x0, [sp, #536]
  405b44:	ldr	x0, [sp, #80]
  405b48:	str	x0, [sp, #528]
  405b4c:	strb	wzr, [sp, #471]
  405b50:	ldr	x0, [sp, #528]
  405b54:	add	x0, x0, #0x2
  405b58:	str	x0, [sp, #456]
  405b5c:	ldr	x1, [sp, #456]
  405b60:	ldr	x0, [sp, #248]
  405b64:	cmp	x1, x0
  405b68:	b.cs	405bc4 <printf@plt+0x4794>  // b.hs, b.nlast
  405b6c:	ldr	x0, [sp, #456]
  405b70:	ldrb	w0, [x0]
  405b74:	cmp	w0, #0xa
  405b78:	b.ne	405b8c <printf@plt+0x475c>  // b.any
  405b7c:	ldr	x0, [sp, #456]
  405b80:	add	x0, x0, #0x1
  405b84:	str	x0, [sp, #456]
  405b88:	b	405bc4 <printf@plt+0x4794>
  405b8c:	ldr	x0, [sp, #456]
  405b90:	ldrb	w0, [x0]
  405b94:	cmp	w0, #0x20
  405b98:	b.eq	405bb4 <printf@plt+0x4784>  // b.none
  405b9c:	ldr	x0, [sp, #456]
  405ba0:	ldrb	w0, [x0]
  405ba4:	cmp	w0, #0x9
  405ba8:	b.eq	405bb4 <printf@plt+0x4784>  // b.none
  405bac:	mov	w0, #0x1                   	// #1
  405bb0:	strb	w0, [sp, #471]
  405bb4:	ldr	x0, [sp, #456]
  405bb8:	add	x0, x0, #0x1
  405bbc:	str	x0, [sp, #456]
  405bc0:	b	405b5c <printf@plt+0x472c>
  405bc4:	ldrb	w0, [sp, #471]
  405bc8:	cmp	w0, #0x0
  405bcc:	b.eq	405c00 <printf@plt+0x47d0>  // b.none
  405bd0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405bd4:	add	x0, x0, #0x190
  405bd8:	ldr	x19, [x0]
  405bdc:	bl	404fd4 <printf@plt+0x3ba4>
  405be0:	mov	x1, x0
  405be4:	ldr	w0, [sp, #72]
  405be8:	mov	w3, w0
  405bec:	mov	x2, x1
  405bf0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405bf4:	add	x1, x0, #0xa70
  405bf8:	mov	x0, x19
  405bfc:	bl	4011e0 <fprintf@plt>
  405c00:	ldr	x0, [sp, #456]
  405c04:	str	x0, [sp, #520]
  405c08:	ldr	w0, [sp, #72]
  405c0c:	add	w0, w0, #0x1
  405c10:	str	w0, [sp, #508]
  405c14:	b	405c30 <printf@plt+0x4800>
  405c18:	str	xzr, [sp, #536]
  405c1c:	str	xzr, [sp, #528]
  405c20:	ldr	x0, [sp, #104]
  405c24:	str	x0, [sp, #520]
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	str	w0, [sp, #508]
  405c30:	ldrb	w0, [sp, #487]
  405c34:	cmp	w0, #0x0
  405c38:	b.eq	405c44 <printf@plt+0x4814>  // b.none
  405c3c:	mov	w0, #0x1                   	// #1
  405c40:	b	405c48 <printf@plt+0x4818>
  405c44:	mov	w0, #0x0                   	// #0
  405c48:	ldr	w1, [sp, #504]
  405c4c:	cmp	w0, w1
  405c50:	b.ge	405cc4 <printf@plt+0x4894>  // b.tcont
  405c54:	ldr	w0, [sp, #504]
  405c58:	sub	w0, w0, #0x1
  405c5c:	sxtw	x0, w0
  405c60:	lsl	x0, x0, #3
  405c64:	add	x1, sp, #0x50
  405c68:	ldr	x0, [x1, x0]
  405c6c:	str	x0, [sp, #512]
  405c70:	ldr	w0, [sp, #504]
  405c74:	sub	w0, w0, #0x1
  405c78:	sxtw	x0, w0
  405c7c:	lsl	x0, x0, #3
  405c80:	add	x1, sp, #0x50
  405c84:	ldr	x0, [x1, x0]
  405c88:	add	x1, x0, #0x2
  405c8c:	ldr	x0, [sp, #56]
  405c90:	str	x1, [x0, #56]
  405c94:	ldr	x0, [sp, #56]
  405c98:	ldr	x1, [sp, #248]
  405c9c:	str	x1, [x0, #64]
  405ca0:	ldr	w0, [sp, #504]
  405ca4:	sub	w0, w0, #0x1
  405ca8:	sxtw	x0, w0
  405cac:	lsl	x0, x0, #2
  405cb0:	add	x1, sp, #0x48
  405cb4:	ldr	w1, [x1, x0]
  405cb8:	ldr	x0, [sp, #56]
  405cbc:	str	w1, [x0, #72]
  405cc0:	b	405ce4 <printf@plt+0x48b4>
  405cc4:	ldr	x0, [sp, #248]
  405cc8:	str	x0, [sp, #512]
  405ccc:	ldr	x0, [sp, #56]
  405cd0:	str	xzr, [x0, #56]
  405cd4:	ldr	x0, [sp, #56]
  405cd8:	str	xzr, [x0, #64]
  405cdc:	ldr	x0, [sp, #56]
  405ce0:	str	wzr, [x0, #72]
  405ce4:	ldr	x0, [sp, #56]
  405ce8:	str	xzr, [x0, #32]
  405cec:	ldr	x0, [sp, #56]
  405cf0:	str	xzr, [x0, #40]
  405cf4:	ldr	x0, [sp, #56]
  405cf8:	str	wzr, [x0, #48]
  405cfc:	ldr	x0, [sp, #56]
  405d00:	str	xzr, [x0, #80]
  405d04:	ldr	x0, [sp, #56]
  405d08:	str	wzr, [x0, #88]
  405d0c:	ldr	x0, [sp, #56]
  405d10:	str	xzr, [x0, #96]
  405d14:	ldr	x0, [sp, #56]
  405d18:	str	xzr, [x0, #104]
  405d1c:	mov	w0, #0x1                   	// #1
  405d20:	str	w0, [sp, #452]
  405d24:	str	xzr, [sp, #440]
  405d28:	str	xzr, [sp, #432]
  405d2c:	str	wzr, [sp, #428]
  405d30:	ldr	x0, [sp, #536]
  405d34:	str	x0, [sp, #416]
  405d38:	ldr	x1, [sp, #416]
  405d3c:	ldr	x0, [sp, #528]
  405d40:	cmp	x1, x0
  405d44:	b.cs	4067b8 <printf@plt+0x5388>  // b.hs, b.nlast
  405d48:	ldr	x1, [sp, #528]
  405d4c:	ldr	x0, [sp, #416]
  405d50:	sub	x0, x1, x0
  405d54:	mov	x2, x0
  405d58:	mov	w1, #0xa                   	// #10
  405d5c:	ldr	x0, [sp, #416]
  405d60:	bl	4012d0 <memchr@plt>
  405d64:	str	x0, [sp, #408]
  405d68:	ldr	x0, [sp, #408]
  405d6c:	cmp	x0, #0x0
  405d70:	b.eq	405d84 <printf@plt+0x4954>  // b.none
  405d74:	ldr	x0, [sp, #408]
  405d78:	add	x0, x0, #0x1
  405d7c:	str	x0, [sp, #408]
  405d80:	b	405d8c <printf@plt+0x495c>
  405d84:	ldr	x0, [sp, #528]
  405d88:	str	x0, [sp, #408]
  405d8c:	ldr	x0, [sp, #416]
  405d90:	ldrb	w0, [x0]
  405d94:	cmp	w0, #0x25
  405d98:	b.ne	406620 <printf@plt+0x51f0>  // b.any
  405d9c:	ldr	x0, [sp, #416]
  405da0:	add	x0, x0, #0x1
  405da4:	ldrb	w0, [x0]
  405da8:	cmp	w0, #0x7b
  405dac:	b.ne	405e28 <printf@plt+0x49f8>  // b.any
  405db0:	ldr	x0, [sp, #56]
  405db4:	ldr	x0, [x0, #32]
  405db8:	cmp	x0, #0x0
  405dbc:	b.eq	405e08 <printf@plt+0x49d8>  // b.none
  405dc0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405dc4:	add	x0, x0, #0x190
  405dc8:	ldr	x19, [x0]
  405dcc:	bl	404fd4 <printf@plt+0x3ba4>
  405dd0:	mov	x21, x0
  405dd4:	ldr	x0, [sp, #56]
  405dd8:	ldr	w20, [x0, #48]
  405ddc:	bl	404fd4 <printf@plt+0x3ba4>
  405de0:	ldr	w5, [sp, #452]
  405de4:	mov	x4, x0
  405de8:	mov	w3, w20
  405dec:	mov	x2, x21
  405df0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405df4:	add	x1, x0, #0xaa0
  405df8:	mov	x0, x19
  405dfc:	bl	4011e0 <fprintf@plt>
  405e00:	mov	w0, #0x1                   	// #1
  405e04:	bl	4013b0 <exit@plt>
  405e08:	ldr	x0, [sp, #416]
  405e0c:	add	x1, x0, #0x2
  405e10:	ldr	x0, [sp, #56]
  405e14:	str	x1, [x0, #32]
  405e18:	ldr	x0, [sp, #56]
  405e1c:	ldr	w1, [sp, #452]
  405e20:	str	w1, [x0, #48]
  405e24:	b	4067a0 <printf@plt+0x5370>
  405e28:	ldr	x0, [sp, #416]
  405e2c:	add	x0, x0, #0x1
  405e30:	ldrb	w0, [x0]
  405e34:	cmp	w0, #0x7d
  405e38:	b.ne	405f78 <printf@plt+0x4b48>  // b.any
  405e3c:	ldr	x0, [sp, #56]
  405e40:	ldr	x0, [x0, #32]
  405e44:	cmp	x0, #0x0
  405e48:	b.ne	405e7c <printf@plt+0x4a4c>  // b.any
  405e4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405e50:	add	x0, x0, #0x190
  405e54:	ldr	x19, [x0]
  405e58:	bl	404fd4 <printf@plt+0x3ba4>
  405e5c:	ldr	w3, [sp, #452]
  405e60:	mov	x2, x0
  405e64:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405e68:	add	x1, x0, #0xad8
  405e6c:	mov	x0, x19
  405e70:	bl	4011e0 <fprintf@plt>
  405e74:	mov	w0, #0x1                   	// #1
  405e78:	bl	4013b0 <exit@plt>
  405e7c:	ldr	x0, [sp, #56]
  405e80:	ldr	x0, [x0, #40]
  405e84:	cmp	x0, #0x0
  405e88:	b.eq	405ebc <printf@plt+0x4a8c>  // b.none
  405e8c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405e90:	add	x0, x0, #0x190
  405e94:	ldr	x19, [x0]
  405e98:	bl	404fd4 <printf@plt+0x3ba4>
  405e9c:	ldr	w3, [sp, #452]
  405ea0:	mov	x2, x0
  405ea4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405ea8:	add	x1, x0, #0xb08
  405eac:	mov	x0, x19
  405eb0:	bl	4011e0 <fprintf@plt>
  405eb4:	mov	w0, #0x1                   	// #1
  405eb8:	bl	4013b0 <exit@plt>
  405ebc:	ldr	x0, [sp, #56]
  405ec0:	ldr	x1, [sp, #416]
  405ec4:	str	x1, [x0, #40]
  405ec8:	strb	wzr, [sp, #407]
  405ecc:	ldr	x0, [sp, #416]
  405ed0:	add	x0, x0, #0x2
  405ed4:	str	x0, [sp, #392]
  405ed8:	ldr	x1, [sp, #392]
  405edc:	ldr	x0, [sp, #408]
  405ee0:	cmp	x1, x0
  405ee4:	b.cs	405f40 <printf@plt+0x4b10>  // b.hs, b.nlast
  405ee8:	ldr	x0, [sp, #392]
  405eec:	ldrb	w0, [x0]
  405ef0:	cmp	w0, #0xa
  405ef4:	b.ne	405f08 <printf@plt+0x4ad8>  // b.any
  405ef8:	ldr	x0, [sp, #392]
  405efc:	add	x0, x0, #0x1
  405f00:	str	x0, [sp, #392]
  405f04:	b	405f40 <printf@plt+0x4b10>
  405f08:	ldr	x0, [sp, #392]
  405f0c:	ldrb	w0, [x0]
  405f10:	cmp	w0, #0x20
  405f14:	b.eq	405f30 <printf@plt+0x4b00>  // b.none
  405f18:	ldr	x0, [sp, #392]
  405f1c:	ldrb	w0, [x0]
  405f20:	cmp	w0, #0x9
  405f24:	b.eq	405f30 <printf@plt+0x4b00>  // b.none
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	strb	w0, [sp, #407]
  405f30:	ldr	x0, [sp, #392]
  405f34:	add	x0, x0, #0x1
  405f38:	str	x0, [sp, #392]
  405f3c:	b	405ed8 <printf@plt+0x4aa8>
  405f40:	ldrb	w0, [sp, #407]
  405f44:	cmp	w0, #0x0
  405f48:	b.eq	4067a0 <printf@plt+0x5370>  // b.none
  405f4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405f50:	add	x0, x0, #0x190
  405f54:	ldr	x19, [x0]
  405f58:	bl	404fd4 <printf@plt+0x3ba4>
  405f5c:	ldr	w3, [sp, #452]
  405f60:	mov	x2, x0
  405f64:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405f68:	add	x1, x0, #0xb38
  405f6c:	mov	x0, x19
  405f70:	bl	4011e0 <fprintf@plt>
  405f74:	b	4067a0 <printf@plt+0x5370>
  405f78:	ldr	x0, [sp, #56]
  405f7c:	ldr	x0, [x0, #32]
  405f80:	cmp	x0, #0x0
  405f84:	b.eq	405fc4 <printf@plt+0x4b94>  // b.none
  405f88:	ldr	x0, [sp, #56]
  405f8c:	ldr	x0, [x0, #40]
  405f90:	cmp	x0, #0x0
  405f94:	b.ne	405fc4 <printf@plt+0x4b94>  // b.any
  405f98:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405f9c:	add	x0, x0, #0x190
  405fa0:	ldr	x19, [x0]
  405fa4:	bl	404fd4 <printf@plt+0x3ba4>
  405fa8:	ldr	w3, [sp, #452]
  405fac:	mov	x2, x0
  405fb0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405fb4:	add	x1, x0, #0xb68
  405fb8:	mov	x0, x19
  405fbc:	bl	4011e0 <fprintf@plt>
  405fc0:	b	4067a0 <printf@plt+0x5370>
  405fc4:	add	x0, sp, #0x40
  405fc8:	mov	x4, x0
  405fcc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  405fd0:	add	x3, x0, #0xbb0
  405fd4:	ldr	w2, [sp, #452]
  405fd8:	ldr	x1, [sp, #408]
  405fdc:	ldr	x0, [sp, #416]
  405fe0:	bl	4051e8 <printf@plt+0x3db8>
  405fe4:	and	w0, w0, #0xff
  405fe8:	cmp	w0, #0x0
  405fec:	b.eq	406008 <printf@plt+0x4bd8>  // b.none
  405ff0:	ldr	x0, [sp, #64]
  405ff4:	mov	x1, x0
  405ff8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  405ffc:	add	x0, x0, #0x1a0
  406000:	bl	4038a8 <printf@plt+0x2478>
  406004:	b	4067a0 <printf@plt+0x5370>
  406008:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40600c:	add	x3, x0, #0xbc0
  406010:	ldr	w2, [sp, #452]
  406014:	ldr	x1, [sp, #408]
  406018:	ldr	x0, [sp, #416]
  40601c:	bl	40501c <printf@plt+0x3bec>
  406020:	and	w0, w0, #0xff
  406024:	cmp	w0, #0x0
  406028:	b.eq	406040 <printf@plt+0x4c10>  // b.none
  40602c:	mov	w1, #0x1                   	// #1
  406030:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406034:	add	x0, x0, #0x1a0
  406038:	bl	404544 <printf@plt+0x3114>
  40603c:	b	4067a0 <printf@plt+0x5370>
  406040:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406044:	add	x3, x0, #0xbd0
  406048:	ldr	w2, [sp, #452]
  40604c:	ldr	x1, [sp, #408]
  406050:	ldr	x0, [sp, #416]
  406054:	bl	40501c <printf@plt+0x3bec>
  406058:	and	w0, w0, #0xff
  40605c:	cmp	w0, #0x0
  406060:	b.eq	406078 <printf@plt+0x4c48>  // b.none
  406064:	mov	w1, #0x2                   	// #2
  406068:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40606c:	add	x0, x0, #0x1a0
  406070:	bl	404544 <printf@plt+0x3114>
  406074:	b	4067a0 <printf@plt+0x5370>
  406078:	add	x0, sp, #0x40
  40607c:	mov	x4, x0
  406080:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406084:	add	x3, x0, #0xbe0
  406088:	ldr	w2, [sp, #452]
  40608c:	ldr	x1, [sp, #408]
  406090:	ldr	x0, [sp, #416]
  406094:	bl	4051e8 <printf@plt+0x3db8>
  406098:	and	w0, w0, #0xff
  40609c:	cmp	w0, #0x0
  4060a0:	b.eq	4060bc <printf@plt+0x4c8c>  // b.none
  4060a4:	ldr	x0, [sp, #64]
  4060a8:	mov	x1, x0
  4060ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4060b0:	add	x0, x0, #0x1a0
  4060b4:	bl	403500 <printf@plt+0x20d0>
  4060b8:	b	4067a0 <printf@plt+0x5370>
  4060bc:	add	x0, sp, #0x40
  4060c0:	mov	x4, x0
  4060c4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4060c8:	add	x3, x0, #0xbf0
  4060cc:	ldr	w2, [sp, #452]
  4060d0:	ldr	x1, [sp, #408]
  4060d4:	ldr	x0, [sp, #416]
  4060d8:	bl	4054b0 <printf@plt+0x4080>
  4060dc:	and	w0, w0, #0xff
  4060e0:	cmp	w0, #0x0
  4060e4:	b.eq	406100 <printf@plt+0x4cd0>  // b.none
  4060e8:	ldr	x0, [sp, #64]
  4060ec:	mov	x1, x0
  4060f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4060f4:	add	x0, x0, #0x1a0
  4060f8:	bl	4036c8 <printf@plt+0x2298>
  4060fc:	b	4067a0 <printf@plt+0x5370>
  406100:	add	x0, sp, #0x40
  406104:	mov	x4, x0
  406108:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40610c:	add	x3, x0, #0xc00
  406110:	ldr	w2, [sp, #452]
  406114:	ldr	x1, [sp, #408]
  406118:	ldr	x0, [sp, #416]
  40611c:	bl	4054b0 <printf@plt+0x4080>
  406120:	and	w0, w0, #0xff
  406124:	cmp	w0, #0x0
  406128:	b.eq	406144 <printf@plt+0x4d14>  // b.none
  40612c:	ldr	x0, [sp, #64]
  406130:	mov	x1, x0
  406134:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406138:	add	x0, x0, #0x1a0
  40613c:	bl	403704 <printf@plt+0x22d4>
  406140:	b	4067a0 <printf@plt+0x5370>
  406144:	add	x0, sp, #0x40
  406148:	mov	x4, x0
  40614c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406150:	add	x3, x0, #0xc18
  406154:	ldr	w2, [sp, #452]
  406158:	ldr	x1, [sp, #408]
  40615c:	ldr	x0, [sp, #416]
  406160:	bl	4054b0 <printf@plt+0x4080>
  406164:	and	w0, w0, #0xff
  406168:	cmp	w0, #0x0
  40616c:	b.eq	406188 <printf@plt+0x4d58>  // b.none
  406170:	ldr	x0, [sp, #64]
  406174:	mov	x1, x0
  406178:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40617c:	add	x0, x0, #0x1a0
  406180:	bl	40377c <printf@plt+0x234c>
  406184:	b	4067a0 <printf@plt+0x5370>
  406188:	add	x0, sp, #0x40
  40618c:	mov	x4, x0
  406190:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406194:	add	x3, x0, #0xc30
  406198:	ldr	w2, [sp, #452]
  40619c:	ldr	x1, [sp, #408]
  4061a0:	ldr	x0, [sp, #416]
  4061a4:	bl	4054b0 <printf@plt+0x4080>
  4061a8:	and	w0, w0, #0xff
  4061ac:	cmp	w0, #0x0
  4061b0:	b.eq	4061cc <printf@plt+0x4d9c>  // b.none
  4061b4:	ldr	x0, [sp, #64]
  4061b8:	mov	x1, x0
  4061bc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4061c0:	add	x0, x0, #0x1a0
  4061c4:	bl	40368c <printf@plt+0x225c>
  4061c8:	b	4067a0 <printf@plt+0x5370>
  4061cc:	add	x0, sp, #0x40
  4061d0:	mov	x4, x0
  4061d4:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4061d8:	add	x3, x0, #0xc48
  4061dc:	ldr	w2, [sp, #452]
  4061e0:	ldr	x1, [sp, #408]
  4061e4:	ldr	x0, [sp, #416]
  4061e8:	bl	4054b0 <printf@plt+0x4080>
  4061ec:	and	w0, w0, #0xff
  4061f0:	cmp	w0, #0x0
  4061f4:	b.eq	406210 <printf@plt+0x4de0>  // b.none
  4061f8:	ldr	x0, [sp, #64]
  4061fc:	mov	x1, x0
  406200:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406204:	add	x0, x0, #0x1a0
  406208:	bl	403740 <printf@plt+0x2310>
  40620c:	b	4067a0 <printf@plt+0x5370>
  406210:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406214:	add	x3, x0, #0xc58
  406218:	ldr	w2, [sp, #452]
  40621c:	ldr	x1, [sp, #408]
  406220:	ldr	x0, [sp, #416]
  406224:	bl	40501c <printf@plt+0x3bec>
  406228:	and	w0, w0, #0xff
  40622c:	cmp	w0, #0x0
  406230:	b.eq	406248 <printf@plt+0x4e18>  // b.none
  406234:	mov	w1, #0x40                  	// #64
  406238:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40623c:	add	x0, x0, #0x1a0
  406240:	bl	404544 <printf@plt+0x3114>
  406244:	b	4067a0 <printf@plt+0x5370>
  406248:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40624c:	add	x3, x0, #0xc60
  406250:	ldr	w2, [sp, #452]
  406254:	ldr	x1, [sp, #408]
  406258:	ldr	x0, [sp, #416]
  40625c:	bl	40501c <printf@plt+0x3bec>
  406260:	and	w0, w0, #0xff
  406264:	cmp	w0, #0x0
  406268:	b.eq	406280 <printf@plt+0x4e50>  // b.none
  40626c:	mov	w1, #0x80                  	// #128
  406270:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406274:	add	x0, x0, #0x1a0
  406278:	bl	404544 <printf@plt+0x3114>
  40627c:	b	4067a0 <printf@plt+0x5370>
  406280:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406284:	add	x3, x0, #0xc70
  406288:	ldr	w2, [sp, #452]
  40628c:	ldr	x1, [sp, #408]
  406290:	ldr	x0, [sp, #416]
  406294:	bl	40501c <printf@plt+0x3bec>
  406298:	and	w0, w0, #0xff
  40629c:	cmp	w0, #0x0
  4062a0:	b.eq	4062b8 <printf@plt+0x4e88>  // b.none
  4062a4:	mov	w1, #0x100                 	// #256
  4062a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4062ac:	add	x0, x0, #0x1a0
  4062b0:	bl	404544 <printf@plt+0x3114>
  4062b4:	b	4067a0 <printf@plt+0x5370>
  4062b8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4062bc:	add	x3, x0, #0xc80
  4062c0:	ldr	w2, [sp, #452]
  4062c4:	ldr	x1, [sp, #408]
  4062c8:	ldr	x0, [sp, #416]
  4062cc:	bl	40501c <printf@plt+0x3bec>
  4062d0:	and	w0, w0, #0xff
  4062d4:	cmp	w0, #0x0
  4062d8:	b.eq	4062f0 <printf@plt+0x4ec0>  // b.none
  4062dc:	mov	w1, #0x200                 	// #512
  4062e0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4062e4:	add	x0, x0, #0x1a0
  4062e8:	bl	404544 <printf@plt+0x3114>
  4062ec:	b	4067a0 <printf@plt+0x5370>
  4062f0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4062f4:	add	x3, x0, #0xc90
  4062f8:	ldr	w2, [sp, #452]
  4062fc:	ldr	x1, [sp, #408]
  406300:	ldr	x0, [sp, #416]
  406304:	bl	40501c <printf@plt+0x3bec>
  406308:	and	w0, w0, #0xff
  40630c:	cmp	w0, #0x0
  406310:	b.eq	406328 <printf@plt+0x4ef8>  // b.none
  406314:	mov	w1, #0x400                 	// #1024
  406318:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40631c:	add	x0, x0, #0x1a0
  406320:	bl	404544 <printf@plt+0x3114>
  406324:	b	4067a0 <printf@plt+0x5370>
  406328:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40632c:	add	x3, x0, #0xc98
  406330:	ldr	w2, [sp, #452]
  406334:	ldr	x1, [sp, #408]
  406338:	ldr	x0, [sp, #416]
  40633c:	bl	40501c <printf@plt+0x3bec>
  406340:	and	w0, w0, #0xff
  406344:	cmp	w0, #0x0
  406348:	b.eq	406360 <printf@plt+0x4f30>  // b.none
  40634c:	mov	w1, #0x800                 	// #2048
  406350:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406354:	add	x0, x0, #0x1a0
  406358:	bl	404544 <printf@plt+0x3114>
  40635c:	b	4067a0 <printf@plt+0x5370>
  406360:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406364:	add	x3, x0, #0xca8
  406368:	ldr	w2, [sp, #452]
  40636c:	ldr	x1, [sp, #408]
  406370:	ldr	x0, [sp, #416]
  406374:	bl	40501c <printf@plt+0x3bec>
  406378:	and	w0, w0, #0xff
  40637c:	cmp	w0, #0x0
  406380:	b.eq	406398 <printf@plt+0x4f68>  // b.none
  406384:	mov	w1, #0x1000                	// #4096
  406388:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40638c:	add	x0, x0, #0x1a0
  406390:	bl	404544 <printf@plt+0x3114>
  406394:	b	4067a0 <printf@plt+0x5370>
  406398:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40639c:	add	x3, x0, #0xcb8
  4063a0:	ldr	w2, [sp, #452]
  4063a4:	ldr	x1, [sp, #408]
  4063a8:	ldr	x0, [sp, #416]
  4063ac:	bl	40501c <printf@plt+0x3bec>
  4063b0:	and	w0, w0, #0xff
  4063b4:	cmp	w0, #0x0
  4063b8:	b.eq	4063d0 <printf@plt+0x4fa0>  // b.none
  4063bc:	mov	w1, #0x4000                	// #16384
  4063c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4063c4:	add	x0, x0, #0x1a0
  4063c8:	bl	404544 <printf@plt+0x3114>
  4063cc:	b	4067a0 <printf@plt+0x5370>
  4063d0:	add	x0, sp, #0x40
  4063d4:	mov	x4, x0
  4063d8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4063dc:	add	x3, x0, #0xcc0
  4063e0:	ldr	w2, [sp, #452]
  4063e4:	ldr	x1, [sp, #408]
  4063e8:	ldr	x0, [sp, #416]
  4063ec:	bl	4054b0 <printf@plt+0x4080>
  4063f0:	and	w0, w0, #0xff
  4063f4:	cmp	w0, #0x0
  4063f8:	b.eq	406414 <printf@plt+0x4fe4>  // b.none
  4063fc:	ldr	x0, [sp, #64]
  406400:	mov	x1, x0
  406404:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406408:	add	x0, x0, #0x1a0
  40640c:	bl	40386c <printf@plt+0x243c>
  406410:	b	4067a0 <printf@plt+0x5370>
  406414:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406418:	add	x3, x0, #0xcd8
  40641c:	ldr	w2, [sp, #452]
  406420:	ldr	x1, [sp, #408]
  406424:	ldr	x0, [sp, #416]
  406428:	bl	40501c <printf@plt+0x3bec>
  40642c:	and	w0, w0, #0xff
  406430:	cmp	w0, #0x0
  406434:	b.eq	40644c <printf@plt+0x501c>  // b.none
  406438:	mov	w1, #0x2000                	// #8192
  40643c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406440:	add	x0, x0, #0x1a0
  406444:	bl	404544 <printf@plt+0x3114>
  406448:	b	4067a0 <printf@plt+0x5370>
  40644c:	add	x0, sp, #0x40
  406450:	mov	x4, x0
  406454:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406458:	add	x3, x0, #0xce8
  40645c:	ldr	w2, [sp, #452]
  406460:	ldr	x1, [sp, #408]
  406464:	ldr	x0, [sp, #416]
  406468:	bl	4054b0 <printf@plt+0x4080>
  40646c:	and	w0, w0, #0xff
  406470:	cmp	w0, #0x0
  406474:	b.eq	406490 <printf@plt+0x5060>  // b.none
  406478:	ldr	x0, [sp, #64]
  40647c:	mov	x1, x0
  406480:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406484:	add	x0, x0, #0x1a0
  406488:	bl	403830 <printf@plt+0x2400>
  40648c:	b	4067a0 <printf@plt+0x5370>
  406490:	add	x0, sp, #0x40
  406494:	mov	x4, x0
  406498:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40649c:	add	x3, x0, #0xd00
  4064a0:	ldr	w2, [sp, #452]
  4064a4:	ldr	x1, [sp, #408]
  4064a8:	ldr	x0, [sp, #416]
  4064ac:	bl	4054b0 <printf@plt+0x4080>
  4064b0:	and	w0, w0, #0xff
  4064b4:	cmp	w0, #0x0
  4064b8:	b.eq	4064d4 <printf@plt+0x50a4>  // b.none
  4064bc:	ldr	x0, [sp, #64]
  4064c0:	mov	x1, x0
  4064c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4064c8:	add	x0, x0, #0x1a0
  4064cc:	bl	4037b8 <printf@plt+0x2388>
  4064d0:	b	4067a0 <printf@plt+0x5370>
  4064d4:	add	x0, sp, #0x40
  4064d8:	mov	x4, x0
  4064dc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4064e0:	add	x3, x0, #0xd10
  4064e4:	ldr	w2, [sp, #452]
  4064e8:	ldr	x1, [sp, #408]
  4064ec:	ldr	x0, [sp, #416]
  4064f0:	bl	4054b0 <printf@plt+0x4080>
  4064f4:	and	w0, w0, #0xff
  4064f8:	cmp	w0, #0x0
  4064fc:	b.eq	406518 <printf@plt+0x50e8>  // b.none
  406500:	ldr	x0, [sp, #64]
  406504:	mov	x1, x0
  406508:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40650c:	add	x0, x0, #0x1a0
  406510:	bl	4037f4 <printf@plt+0x23c4>
  406514:	b	4067a0 <printf@plt+0x5370>
  406518:	add	x0, sp, #0x40
  40651c:	mov	x4, x0
  406520:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406524:	add	x3, x0, #0xd28
  406528:	ldr	w2, [sp, #452]
  40652c:	ldr	x1, [sp, #408]
  406530:	ldr	x0, [sp, #416]
  406534:	bl	4051e8 <printf@plt+0x3db8>
  406538:	and	w0, w0, #0xff
  40653c:	cmp	w0, #0x0
  406540:	b.eq	4065b8 <printf@plt+0x5188>  // b.none
  406544:	ldr	x0, [sp, #64]
  406548:	bl	4012b0 <atoi@plt>
  40654c:	mov	w1, w0
  406550:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406554:	add	x0, x0, #0x1a0
  406558:	bl	403640 <printf@plt+0x2210>
  40655c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406560:	add	x0, x0, #0x1a0
  406564:	bl	4045ec <printf@plt+0x31bc>
  406568:	cmp	w0, #0x0
  40656c:	cset	w0, le
  406570:	and	w0, w0, #0xff
  406574:	cmp	w0, #0x0
  406578:	b.eq	4067a0 <printf@plt+0x5370>  // b.none
  40657c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406580:	add	x0, x0, #0x190
  406584:	ldr	x19, [x0]
  406588:	bl	404fd4 <printf@plt+0x3ba4>
  40658c:	mov	x1, x0
  406590:	ldr	x0, [sp, #64]
  406594:	mov	x4, x0
  406598:	ldr	w3, [sp, #452]
  40659c:	mov	x2, x1
  4065a0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4065a4:	add	x1, x0, #0xd30
  4065a8:	mov	x0, x19
  4065ac:	bl	4011e0 <fprintf@plt>
  4065b0:	mov	w0, #0x1                   	// #1
  4065b4:	bl	4013b0 <exit@plt>
  4065b8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4065bc:	add	x3, x0, #0xd68
  4065c0:	ldr	w2, [sp, #452]
  4065c4:	ldr	x1, [sp, #408]
  4065c8:	ldr	x0, [sp, #416]
  4065cc:	bl	40501c <printf@plt+0x3bec>
  4065d0:	and	w0, w0, #0xff
  4065d4:	cmp	w0, #0x0
  4065d8:	b.eq	4065f0 <printf@plt+0x51c0>  // b.none
  4065dc:	mov	w1, #0x10000               	// #65536
  4065e0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4065e4:	add	x0, x0, #0x1a0
  4065e8:	bl	404544 <printf@plt+0x3114>
  4065ec:	b	4067a0 <printf@plt+0x5370>
  4065f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4065f4:	add	x0, x0, #0x190
  4065f8:	ldr	x19, [x0]
  4065fc:	bl	404fd4 <printf@plt+0x3ba4>
  406600:	ldr	w3, [sp, #452]
  406604:	mov	x2, x0
  406608:	adrp	x0, 416000 <printf@plt+0x14bd0>
  40660c:	add	x1, x0, #0xd80
  406610:	mov	x0, x19
  406614:	bl	4011e0 <fprintf@plt>
  406618:	mov	w0, #0x1                   	// #1
  40661c:	bl	4013b0 <exit@plt>
  406620:	ldr	x0, [sp, #56]
  406624:	ldr	x0, [x0, #32]
  406628:	cmp	x0, #0x0
  40662c:	b.eq	406640 <printf@plt+0x5210>  // b.none
  406630:	ldr	x0, [sp, #56]
  406634:	ldr	x0, [x0, #40]
  406638:	cmp	x0, #0x0
  40663c:	b.eq	4067a0 <printf@plt+0x5370>  // b.none
  406640:	ldr	x0, [sp, #440]
  406644:	cmp	x0, #0x0
  406648:	b.eq	406658 <printf@plt+0x5228>  // b.none
  40664c:	ldr	x0, [sp, #440]
  406650:	bl	4011d0 <strlen@plt>
  406654:	b	40665c <printf@plt+0x522c>
  406658:	mov	x0, #0x0                   	// #0
  40665c:	str	x0, [sp, #240]
  406660:	ldr	x1, [sp, #408]
  406664:	ldr	x0, [sp, #416]
  406668:	sub	x0, x1, x0
  40666c:	str	x0, [sp, #232]
  406670:	ldr	x1, [sp, #240]
  406674:	ldr	x0, [sp, #232]
  406678:	add	x0, x1, x0
  40667c:	add	x0, x0, #0x1
  406680:	str	x0, [sp, #224]
  406684:	ldr	x0, [sp, #224]
  406688:	bl	4011a0 <_Znam@plt>
  40668c:	str	x0, [sp, #216]
  406690:	ldr	x0, [sp, #240]
  406694:	cmp	x0, #0x0
  406698:	b.eq	4066ac <printf@plt+0x527c>  // b.none
  40669c:	ldr	x2, [sp, #240]
  4066a0:	ldr	x1, [sp, #440]
  4066a4:	ldr	x0, [sp, #216]
  4066a8:	bl	4011b0 <memcpy@plt>
  4066ac:	ldr	x1, [sp, #216]
  4066b0:	ldr	x0, [sp, #240]
  4066b4:	add	x0, x1, x0
  4066b8:	ldr	x2, [sp, #232]
  4066bc:	ldr	x1, [sp, #416]
  4066c0:	bl	4011b0 <memcpy@plt>
  4066c4:	ldr	x1, [sp, #240]
  4066c8:	ldr	x0, [sp, #232]
  4066cc:	add	x0, x1, x0
  4066d0:	ldr	x1, [sp, #216]
  4066d4:	add	x0, x1, x0
  4066d8:	strb	wzr, [x0]
  4066dc:	ldr	x0, [sp, #440]
  4066e0:	cmp	x0, #0x0
  4066e4:	b.eq	4066fc <printf@plt+0x52cc>  // b.none
  4066e8:	ldr	x0, [sp, #440]
  4066ec:	cmp	x0, #0x0
  4066f0:	b.eq	4066fc <printf@plt+0x52cc>  // b.none
  4066f4:	ldr	x0, [sp, #440]
  4066f8:	bl	401360 <_ZdaPv@plt>
  4066fc:	ldr	x0, [sp, #216]
  406700:	str	x0, [sp, #440]
  406704:	ldr	w0, [sp, #428]
  406708:	add	w0, w0, #0x1
  40670c:	mov	w0, w0
  406710:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  406714:	cmp	x0, x1
  406718:	b.hi	406738 <printf@plt+0x5308>  // b.pmore
  40671c:	lsl	x0, x0, #2
  406720:	bl	4011a0 <_Znam@plt>
  406724:	str	x0, [sp, #208]
  406728:	ldr	w0, [sp, #428]
  40672c:	cmp	w0, #0x0
  406730:	b.eq	406754 <printf@plt+0x5324>  // b.none
  406734:	b	40673c <printf@plt+0x530c>
  406738:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40673c:	ldr	w0, [sp, #428]
  406740:	lsl	x0, x0, #2
  406744:	mov	x2, x0
  406748:	ldr	x1, [sp, #432]
  40674c:	ldr	x0, [sp, #208]
  406750:	bl	4011b0 <memcpy@plt>
  406754:	ldr	w0, [sp, #428]
  406758:	lsl	x0, x0, #2
  40675c:	ldr	x1, [sp, #208]
  406760:	add	x0, x1, x0
  406764:	ldr	w1, [sp, #452]
  406768:	str	w1, [x0]
  40676c:	ldr	x0, [sp, #432]
  406770:	cmp	x0, #0x0
  406774:	b.eq	40678c <printf@plt+0x535c>  // b.none
  406778:	ldr	x0, [sp, #432]
  40677c:	cmp	x0, #0x0
  406780:	b.eq	40678c <printf@plt+0x535c>  // b.none
  406784:	ldr	x0, [sp, #432]
  406788:	bl	401360 <_ZdaPv@plt>
  40678c:	ldr	x0, [sp, #208]
  406790:	str	x0, [sp, #432]
  406794:	ldr	w0, [sp, #428]
  406798:	add	w0, w0, #0x1
  40679c:	str	w0, [sp, #428]
  4067a0:	ldr	w0, [sp, #452]
  4067a4:	add	w0, w0, #0x1
  4067a8:	str	w0, [sp, #452]
  4067ac:	ldr	x0, [sp, #408]
  4067b0:	str	x0, [sp, #416]
  4067b4:	b	405d38 <printf@plt+0x4908>
  4067b8:	ldr	x0, [sp, #56]
  4067bc:	ldr	x0, [x0, #32]
  4067c0:	cmp	x0, #0x0
  4067c4:	b.eq	406814 <printf@plt+0x53e4>  // b.none
  4067c8:	ldr	x0, [sp, #56]
  4067cc:	ldr	x0, [x0, #40]
  4067d0:	cmp	x0, #0x0
  4067d4:	b.ne	406814 <printf@plt+0x53e4>  // b.any
  4067d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4067dc:	add	x0, x0, #0x190
  4067e0:	ldr	x19, [x0]
  4067e4:	bl	404fd4 <printf@plt+0x3ba4>
  4067e8:	mov	x1, x0
  4067ec:	ldr	x0, [sp, #56]
  4067f0:	ldr	w0, [x0, #48]
  4067f4:	mov	w3, w0
  4067f8:	mov	x2, x1
  4067fc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406800:	add	x1, x0, #0xda8
  406804:	mov	x0, x19
  406808:	bl	4011e0 <fprintf@plt>
  40680c:	mov	w0, #0x1                   	// #1
  406810:	bl	4013b0 <exit@plt>
  406814:	mov	w1, #0x1                   	// #1
  406818:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40681c:	add	x0, x0, #0x1a0
  406820:	bl	404514 <printf@plt+0x30e4>
  406824:	and	w0, w0, #0xff
  406828:	cmp	w0, #0x0
  40682c:	b.eq	406d14 <printf@plt+0x58e4>  // b.none
  406830:	ldr	x0, [sp, #440]
  406834:	cmp	x0, #0x0
  406838:	b.eq	406ac8 <printf@plt+0x5698>  // b.none
  40683c:	ldr	x0, [sp, #440]
  406840:	str	x0, [sp, #384]
  406844:	ldr	x0, [sp, #432]
  406848:	str	x0, [sp, #376]
  40684c:	ldr	x0, [sp, #384]
  406850:	ldrb	w0, [x0]
  406854:	cmp	w0, #0x20
  406858:	b.eq	40686c <printf@plt+0x543c>  // b.none
  40685c:	ldr	x0, [sp, #384]
  406860:	ldrb	w0, [x0]
  406864:	cmp	w0, #0x9
  406868:	b.ne	40687c <printf@plt+0x544c>  // b.any
  40686c:	ldr	x0, [sp, #384]
  406870:	add	x0, x0, #0x1
  406874:	str	x0, [sp, #384]
  406878:	b	4069d4 <printf@plt+0x55a4>
  40687c:	ldr	x0, [sp, #384]
  406880:	ldrb	w0, [x0]
  406884:	cmp	w0, #0xa
  406888:	b.ne	4068a8 <printf@plt+0x5478>  // b.any
  40688c:	ldr	x0, [sp, #376]
  406890:	add	x0, x0, #0x4
  406894:	str	x0, [sp, #376]
  406898:	ldr	x0, [sp, #384]
  40689c:	add	x0, x0, #0x1
  4068a0:	str	x0, [sp, #384]
  4068a4:	b	4069d4 <printf@plt+0x55a4>
  4068a8:	ldr	x0, [sp, #384]
  4068ac:	ldrb	w0, [x0]
  4068b0:	cmp	w0, #0x2f
  4068b4:	b.ne	4069d8 <printf@plt+0x55a8>  // b.any
  4068b8:	ldr	x0, [sp, #384]
  4068bc:	add	x0, x0, #0x1
  4068c0:	ldrb	w0, [x0]
  4068c4:	cmp	w0, #0x2a
  4068c8:	b.ne	40694c <printf@plt+0x551c>  // b.any
  4068cc:	ldr	x0, [sp, #384]
  4068d0:	add	x0, x0, #0x2
  4068d4:	str	x0, [sp, #384]
  4068d8:	ldr	x0, [sp, #384]
  4068dc:	ldrb	w0, [x0]
  4068e0:	cmp	w0, #0x0
  4068e4:	b.eq	4069c8 <printf@plt+0x5598>  // b.none
  4068e8:	ldr	x0, [sp, #384]
  4068ec:	ldrb	w0, [x0]
  4068f0:	cmp	w0, #0x2a
  4068f4:	b.ne	406920 <printf@plt+0x54f0>  // b.any
  4068f8:	ldr	x0, [sp, #384]
  4068fc:	add	x0, x0, #0x1
  406900:	ldrb	w0, [x0]
  406904:	cmp	w0, #0x2f
  406908:	b.ne	406920 <printf@plt+0x54f0>  // b.any
  40690c:	ldr	x0, [sp, #384]
  406910:	add	x0, x0, #0x2
  406914:	str	x0, [sp, #384]
  406918:	nop
  40691c:	b	4069c8 <printf@plt+0x5598>
  406920:	ldr	x0, [sp, #384]
  406924:	ldrb	w0, [x0]
  406928:	cmp	w0, #0xa
  40692c:	b.ne	40693c <printf@plt+0x550c>  // b.any
  406930:	ldr	x0, [sp, #376]
  406934:	add	x0, x0, #0x4
  406938:	str	x0, [sp, #376]
  40693c:	ldr	x0, [sp, #384]
  406940:	add	x0, x0, #0x1
  406944:	str	x0, [sp, #384]
  406948:	b	4068d8 <printf@plt+0x54a8>
  40694c:	ldr	x0, [sp, #384]
  406950:	add	x0, x0, #0x1
  406954:	ldrb	w0, [x0]
  406958:	cmp	w0, #0x2f
  40695c:	b.ne	4069d8 <printf@plt+0x55a8>  // b.any
  406960:	ldr	x0, [sp, #384]
  406964:	add	x0, x0, #0x2
  406968:	str	x0, [sp, #384]
  40696c:	ldr	x0, [sp, #384]
  406970:	ldrb	w0, [x0]
  406974:	cmp	w0, #0x0
  406978:	b.eq	40699c <printf@plt+0x556c>  // b.none
  40697c:	ldr	x0, [sp, #384]
  406980:	ldrb	w0, [x0]
  406984:	cmp	w0, #0xa
  406988:	b.eq	40699c <printf@plt+0x556c>  // b.none
  40698c:	ldr	x0, [sp, #384]
  406990:	add	x0, x0, #0x1
  406994:	str	x0, [sp, #384]
  406998:	b	40696c <printf@plt+0x553c>
  40699c:	ldr	x0, [sp, #384]
  4069a0:	ldrb	w0, [x0]
  4069a4:	cmp	w0, #0xa
  4069a8:	b.ne	4069d0 <printf@plt+0x55a0>  // b.any
  4069ac:	ldr	x0, [sp, #376]
  4069b0:	add	x0, x0, #0x4
  4069b4:	str	x0, [sp, #376]
  4069b8:	ldr	x0, [sp, #384]
  4069bc:	add	x0, x0, #0x1
  4069c0:	str	x0, [sp, #384]
  4069c4:	b	4069d0 <printf@plt+0x55a0>
  4069c8:	nop
  4069cc:	b	40684c <printf@plt+0x541c>
  4069d0:	nop
  4069d4:	b	40684c <printf@plt+0x541c>
  4069d8:	nop
  4069dc:	ldr	x1, [sp, #384]
  4069e0:	ldr	x0, [sp, #440]
  4069e4:	cmp	x1, x0
  4069e8:	b.eq	406a3c <printf@plt+0x560c>  // b.none
  4069ec:	ldr	x0, [sp, #384]
  4069f0:	bl	4011d0 <strlen@plt>
  4069f4:	str	x0, [sp, #200]
  4069f8:	ldr	x0, [sp, #200]
  4069fc:	add	x0, x0, #0x1
  406a00:	bl	4011a0 <_Znam@plt>
  406a04:	str	x0, [sp, #192]
  406a08:	ldr	x0, [sp, #200]
  406a0c:	add	x0, x0, #0x1
  406a10:	mov	x2, x0
  406a14:	ldr	x1, [sp, #384]
  406a18:	ldr	x0, [sp, #192]
  406a1c:	bl	4011b0 <memcpy@plt>
  406a20:	ldr	x0, [sp, #440]
  406a24:	cmp	x0, #0x0
  406a28:	b.eq	406a34 <printf@plt+0x5604>  // b.none
  406a2c:	ldr	x0, [sp, #440]
  406a30:	bl	401360 <_ZdaPv@plt>
  406a34:	ldr	x0, [sp, #192]
  406a38:	str	x0, [sp, #440]
  406a3c:	ldr	x0, [sp, #376]
  406a40:	ldr	w1, [x0]
  406a44:	ldr	x0, [sp, #56]
  406a48:	str	w1, [x0, #88]
  406a4c:	ldr	x0, [sp, #440]
  406a50:	bl	4011d0 <strlen@plt>
  406a54:	mov	x1, x0
  406a58:	ldr	x0, [sp, #440]
  406a5c:	add	x0, x0, x1
  406a60:	str	x0, [sp, #368]
  406a64:	ldr	x1, [sp, #368]
  406a68:	ldr	x0, [sp, #440]
  406a6c:	cmp	x1, x0
  406a70:	b.ls	406ac8 <printf@plt+0x5698>  // b.plast
  406a74:	ldr	x0, [sp, #368]
  406a78:	sub	x0, x0, #0x1
  406a7c:	ldrb	w0, [x0]
  406a80:	cmp	w0, #0xa
  406a84:	b.eq	406ab0 <printf@plt+0x5680>  // b.none
  406a88:	ldr	x0, [sp, #368]
  406a8c:	sub	x0, x0, #0x1
  406a90:	ldrb	w0, [x0]
  406a94:	cmp	w0, #0x20
  406a98:	b.eq	406ab0 <printf@plt+0x5680>  // b.none
  406a9c:	ldr	x0, [sp, #368]
  406aa0:	sub	x0, x0, #0x1
  406aa4:	ldrb	w0, [x0]
  406aa8:	cmp	w0, #0x9
  406aac:	b.ne	406ac8 <printf@plt+0x5698>  // b.any
  406ab0:	ldr	x0, [sp, #368]
  406ab4:	sub	x0, x0, #0x1
  406ab8:	str	x0, [sp, #368]
  406abc:	ldr	x0, [sp, #368]
  406ac0:	strb	wzr, [x0]
  406ac4:	b	406a64 <printf@plt+0x5634>
  406ac8:	ldr	x0, [sp, #440]
  406acc:	cmp	x0, #0x0
  406ad0:	b.eq	406ae4 <printf@plt+0x56b4>  // b.none
  406ad4:	ldr	x0, [sp, #440]
  406ad8:	ldrb	w0, [x0]
  406adc:	cmp	w0, #0x0
  406ae0:	b.ne	406b10 <printf@plt+0x56e0>  // b.any
  406ae4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406ae8:	add	x0, x0, #0x190
  406aec:	ldr	x19, [x0]
  406af0:	bl	404fd4 <printf@plt+0x3ba4>
  406af4:	mov	x2, x0
  406af8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406afc:	add	x1, x0, #0xdd0
  406b00:	mov	x0, x19
  406b04:	bl	4011e0 <fprintf@plt>
  406b08:	mov	w0, #0x1                   	// #1
  406b0c:	bl	4013b0 <exit@plt>
  406b10:	ldr	x0, [sp, #440]
  406b14:	bl	4011d0 <strlen@plt>
  406b18:	str	x0, [sp, #184]
  406b1c:	ldr	x0, [sp, #184]
  406b20:	sub	x0, x0, #0x1
  406b24:	ldr	x1, [sp, #440]
  406b28:	add	x0, x1, x0
  406b2c:	ldrb	w0, [x0]
  406b30:	cmp	w0, #0x3b
  406b34:	b.eq	406b9c <printf@plt+0x576c>  // b.none
  406b38:	ldr	x0, [sp, #184]
  406b3c:	add	x0, x0, #0x2
  406b40:	bl	4011a0 <_Znam@plt>
  406b44:	str	x0, [sp, #176]
  406b48:	ldr	x2, [sp, #184]
  406b4c:	ldr	x1, [sp, #440]
  406b50:	ldr	x0, [sp, #176]
  406b54:	bl	4011b0 <memcpy@plt>
  406b58:	ldr	x1, [sp, #176]
  406b5c:	ldr	x0, [sp, #184]
  406b60:	add	x0, x1, x0
  406b64:	mov	w1, #0x3b                  	// #59
  406b68:	strb	w1, [x0]
  406b6c:	ldr	x0, [sp, #184]
  406b70:	add	x0, x0, #0x1
  406b74:	ldr	x1, [sp, #176]
  406b78:	add	x0, x1, x0
  406b7c:	strb	wzr, [x0]
  406b80:	ldr	x0, [sp, #440]
  406b84:	cmp	x0, #0x0
  406b88:	b.eq	406b94 <printf@plt+0x5764>  // b.none
  406b8c:	ldr	x0, [sp, #440]
  406b90:	bl	401360 <_ZdaPv@plt>
  406b94:	ldr	x0, [sp, #176]
  406b98:	str	x0, [sp, #440]
  406b9c:	ldr	x0, [sp, #56]
  406ba0:	ldr	x1, [sp, #440]
  406ba4:	str	x1, [x0, #80]
  406ba8:	ldr	x0, [sp, #440]
  406bac:	str	x0, [sp, #360]
  406bb0:	ldr	x0, [sp, #360]
  406bb4:	ldrb	w0, [x0]
  406bb8:	cmp	w0, #0x0
  406bbc:	b.eq	406c00 <printf@plt+0x57d0>  // b.none
  406bc0:	ldr	x0, [sp, #360]
  406bc4:	ldrb	w0, [x0]
  406bc8:	cmp	w0, #0x7b
  406bcc:	b.eq	406c00 <printf@plt+0x57d0>  // b.none
  406bd0:	ldr	x0, [sp, #360]
  406bd4:	ldrb	w0, [x0]
  406bd8:	cmp	w0, #0x3b
  406bdc:	b.eq	406c00 <printf@plt+0x57d0>  // b.none
  406be0:	ldr	x0, [sp, #360]
  406be4:	ldrb	w0, [x0]
  406be8:	cmp	w0, #0xa
  406bec:	b.eq	406c00 <printf@plt+0x57d0>  // b.none
  406bf0:	ldr	x0, [sp, #360]
  406bf4:	add	x0, x0, #0x1
  406bf8:	str	x0, [sp, #360]
  406bfc:	b	406bb0 <printf@plt+0x5780>
  406c00:	ldr	x1, [sp, #360]
  406c04:	ldr	x0, [sp, #440]
  406c08:	cmp	x1, x0
  406c0c:	b.ls	406c5c <printf@plt+0x582c>  // b.plast
  406c10:	ldr	x0, [sp, #360]
  406c14:	sub	x0, x0, #0x1
  406c18:	ldrb	w0, [x0]
  406c1c:	cmp	w0, #0xa
  406c20:	b.eq	406c4c <printf@plt+0x581c>  // b.none
  406c24:	ldr	x0, [sp, #360]
  406c28:	sub	x0, x0, #0x1
  406c2c:	ldrb	w0, [x0]
  406c30:	cmp	w0, #0x20
  406c34:	b.eq	406c4c <printf@plt+0x581c>  // b.none
  406c38:	ldr	x0, [sp, #360]
  406c3c:	sub	x0, x0, #0x1
  406c40:	ldrb	w0, [x0]
  406c44:	cmp	w0, #0x9
  406c48:	b.ne	406c5c <printf@plt+0x582c>  // b.any
  406c4c:	ldr	x0, [sp, #360]
  406c50:	sub	x0, x0, #0x1
  406c54:	str	x0, [sp, #360]
  406c58:	b	406c00 <printf@plt+0x57d0>
  406c5c:	ldr	x1, [sp, #360]
  406c60:	ldr	x0, [sp, #440]
  406c64:	sub	x0, x1, x0
  406c68:	str	x0, [sp, #168]
  406c6c:	ldr	x0, [sp, #168]
  406c70:	add	x0, x0, #0x1
  406c74:	bl	4011a0 <_Znam@plt>
  406c78:	str	x0, [sp, #160]
  406c7c:	ldr	x2, [sp, #168]
  406c80:	ldr	x1, [sp, #440]
  406c84:	ldr	x0, [sp, #160]
  406c88:	bl	4011b0 <memcpy@plt>
  406c8c:	ldr	x1, [sp, #160]
  406c90:	ldr	x0, [sp, #168]
  406c94:	add	x0, x1, x0
  406c98:	strb	wzr, [x0]
  406c9c:	ldr	x0, [sp, #56]
  406ca0:	ldr	x1, [sp, #160]
  406ca4:	str	x1, [x0, #104]
  406ca8:	ldr	x0, [sp, #168]
  406cac:	add	x0, x0, #0x3
  406cb0:	bl	4011a0 <_Znam@plt>
  406cb4:	str	x0, [sp, #152]
  406cb8:	ldr	x2, [sp, #168]
  406cbc:	ldr	x1, [sp, #440]
  406cc0:	ldr	x0, [sp, #152]
  406cc4:	bl	4011b0 <memcpy@plt>
  406cc8:	ldr	x1, [sp, #152]
  406ccc:	ldr	x0, [sp, #168]
  406cd0:	add	x0, x1, x0
  406cd4:	mov	w1, #0x20                  	// #32
  406cd8:	strb	w1, [x0]
  406cdc:	ldr	x0, [sp, #168]
  406ce0:	add	x0, x0, #0x1
  406ce4:	ldr	x1, [sp, #152]
  406ce8:	add	x0, x1, x0
  406cec:	mov	w1, #0x2a                  	// #42
  406cf0:	strb	w1, [x0]
  406cf4:	ldr	x0, [sp, #168]
  406cf8:	add	x0, x0, #0x2
  406cfc:	ldr	x1, [sp, #152]
  406d00:	add	x0, x1, x0
  406d04:	strb	wzr, [x0]
  406d08:	ldr	x0, [sp, #56]
  406d0c:	ldr	x1, [sp, #152]
  406d10:	str	x1, [x0, #96]
  406d14:	ldr	x0, [sp, #432]
  406d18:	cmp	x0, #0x0
  406d1c:	b.eq	406d34 <printf@plt+0x5904>  // b.none
  406d20:	ldr	x0, [sp, #432]
  406d24:	cmp	x0, #0x0
  406d28:	b.eq	406d34 <printf@plt+0x5904>  // b.none
  406d2c:	ldr	x0, [sp, #432]
  406d30:	bl	401360 <_ZdaPv@plt>
  406d34:	ldr	x0, [sp, #56]
  406d38:	add	x0, x0, #0x70
  406d3c:	str	x0, [sp, #352]
  406d40:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406d44:	add	x0, x0, #0x1a0
  406d48:	bl	4046f4 <printf@plt+0x32c4>
  406d4c:	str	x0, [sp, #144]
  406d50:	ldr	w0, [sp, #508]
  406d54:	str	w0, [sp, #348]
  406d58:	strb	wzr, [sp, #347]
  406d5c:	ldr	x0, [sp, #520]
  406d60:	str	x0, [sp, #336]
  406d64:	ldr	x1, [sp, #336]
  406d68:	ldr	x0, [sp, #512]
  406d6c:	cmp	x1, x0
  406d70:	b.cs	407680 <printf@plt+0x6250>  // b.hs, b.nlast
  406d74:	ldr	x1, [sp, #512]
  406d78:	ldr	x0, [sp, #336]
  406d7c:	sub	x0, x1, x0
  406d80:	mov	x2, x0
  406d84:	mov	w1, #0xa                   	// #10
  406d88:	ldr	x0, [sp, #336]
  406d8c:	bl	4012d0 <memchr@plt>
  406d90:	str	x0, [sp, #328]
  406d94:	ldr	x0, [sp, #328]
  406d98:	cmp	x0, #0x0
  406d9c:	b.eq	406db0 <printf@plt+0x5980>  // b.none
  406da0:	ldr	x0, [sp, #328]
  406da4:	add	x0, x0, #0x1
  406da8:	str	x0, [sp, #328]
  406dac:	b	406db8 <printf@plt+0x5988>
  406db0:	ldr	x0, [sp, #512]
  406db4:	str	x0, [sp, #328]
  406db8:	ldr	x0, [sp, #336]
  406dbc:	ldrb	w0, [x0]
  406dc0:	cmp	w0, #0x23
  406dc4:	b.eq	407668 <printf@plt+0x6238>  // b.none
  406dc8:	ldr	x0, [sp, #336]
  406dcc:	ldrb	w0, [x0]
  406dd0:	cmp	w0, #0x25
  406dd4:	b.ne	406e08 <printf@plt+0x59d8>  // b.any
  406dd8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406ddc:	add	x0, x0, #0x190
  406de0:	ldr	x19, [x0]
  406de4:	bl	404fd4 <printf@plt+0x3ba4>
  406de8:	ldr	w3, [sp, #348]
  406dec:	mov	x2, x0
  406df0:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406df4:	add	x1, x0, #0xe10
  406df8:	mov	x0, x19
  406dfc:	bl	4011e0 <fprintf@plt>
  406e00:	mov	w0, #0x1                   	// #1
  406e04:	bl	4013b0 <exit@plt>
  406e08:	ldr	x0, [sp, #336]
  406e0c:	ldrb	w0, [x0]
  406e10:	cmp	w0, #0x22
  406e14:	b.ne	407484 <printf@plt+0x6054>  // b.any
  406e18:	ldr	x1, [sp, #328]
  406e1c:	ldr	x0, [sp, #336]
  406e20:	sub	x0, x1, x0
  406e24:	bl	4011a0 <_Znam@plt>
  406e28:	str	x0, [sp, #296]
  406e2c:	ldr	x0, [sp, #296]
  406e30:	str	x0, [sp, #320]
  406e34:	ldr	x0, [sp, #336]
  406e38:	add	x0, x0, #0x1
  406e3c:	str	x0, [sp, #288]
  406e40:	ldr	x1, [sp, #288]
  406e44:	ldr	x0, [sp, #328]
  406e48:	cmp	x1, x0
  406e4c:	b.ne	406e80 <printf@plt+0x5a50>  // b.any
  406e50:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406e54:	add	x0, x0, #0x190
  406e58:	ldr	x19, [x0]
  406e5c:	bl	404fd4 <printf@plt+0x3ba4>
  406e60:	ldr	w3, [sp, #348]
  406e64:	mov	x2, x0
  406e68:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406e6c:	add	x1, x0, #0xe98
  406e70:	mov	x0, x19
  406e74:	bl	4011e0 <fprintf@plt>
  406e78:	mov	w0, #0x1                   	// #1
  406e7c:	bl	4013b0 <exit@plt>
  406e80:	ldr	x0, [sp, #288]
  406e84:	ldrb	w0, [x0]
  406e88:	strb	w0, [sp, #135]
  406e8c:	ldrb	w0, [sp, #135]
  406e90:	cmp	w0, #0x5c
  406e94:	b.ne	4072f4 <printf@plt+0x5ec4>  // b.any
  406e98:	ldr	x0, [sp, #288]
  406e9c:	add	x0, x0, #0x1
  406ea0:	str	x0, [sp, #288]
  406ea4:	ldr	x0, [sp, #288]
  406ea8:	ldrb	w0, [x0]
  406eac:	strb	w0, [sp, #135]
  406eb0:	ldrb	w0, [sp, #135]
  406eb4:	cmp	w0, #0x78
  406eb8:	b.eq	40701c <printf@plt+0x5bec>  // b.none
  406ebc:	cmp	w0, #0x78
  406ec0:	b.gt	4072c4 <printf@plt+0x5e94>
  406ec4:	cmp	w0, #0x76
  406ec8:	b.eq	4072a0 <printf@plt+0x5e70>  // b.none
  406ecc:	cmp	w0, #0x76
  406ed0:	b.gt	4072c4 <printf@plt+0x5e94>
  406ed4:	cmp	w0, #0x74
  406ed8:	b.eq	4071ec <printf@plt+0x5dbc>  // b.none
  406edc:	cmp	w0, #0x74
  406ee0:	b.gt	4072c4 <printf@plt+0x5e94>
  406ee4:	cmp	w0, #0x72
  406ee8:	b.eq	407210 <printf@plt+0x5de0>  // b.none
  406eec:	cmp	w0, #0x72
  406ef0:	b.gt	4072c4 <printf@plt+0x5e94>
  406ef4:	cmp	w0, #0x6e
  406ef8:	b.eq	4071c8 <printf@plt+0x5d98>  // b.none
  406efc:	cmp	w0, #0x6e
  406f00:	b.gt	4072c4 <printf@plt+0x5e94>
  406f04:	cmp	w0, #0x66
  406f08:	b.eq	407234 <printf@plt+0x5e04>  // b.none
  406f0c:	cmp	w0, #0x66
  406f10:	b.gt	4072c4 <printf@plt+0x5e94>
  406f14:	cmp	w0, #0x62
  406f18:	b.eq	407258 <printf@plt+0x5e28>  // b.none
  406f1c:	cmp	w0, #0x62
  406f20:	b.gt	4072c4 <printf@plt+0x5e94>
  406f24:	cmp	w0, #0x61
  406f28:	b.eq	40727c <printf@plt+0x5e4c>  // b.none
  406f2c:	cmp	w0, #0x61
  406f30:	b.gt	4072c4 <printf@plt+0x5e94>
  406f34:	cmp	w0, #0x5c
  406f38:	b.eq	4071a4 <printf@plt+0x5d74>  // b.none
  406f3c:	cmp	w0, #0x5c
  406f40:	b.gt	4072c4 <printf@plt+0x5e94>
  406f44:	cmp	w0, #0x37
  406f48:	b.gt	4072c4 <printf@plt+0x5e94>
  406f4c:	cmp	w0, #0x30
  406f50:	b.ge	406f68 <printf@plt+0x5b38>  // b.tcont
  406f54:	cmp	w0, #0x22
  406f58:	b.eq	4071a4 <printf@plt+0x5d74>  // b.none
  406f5c:	cmp	w0, #0x27
  406f60:	b.eq	4071a4 <printf@plt+0x5d74>  // b.none
  406f64:	b	4072c4 <printf@plt+0x5e94>
  406f68:	str	wzr, [sp, #284]
  406f6c:	str	wzr, [sp, #280]
  406f70:	ldr	w0, [sp, #280]
  406f74:	cmp	w0, #0x2
  406f78:	b.gt	406fd4 <printf@plt+0x5ba4>
  406f7c:	ldr	x0, [sp, #288]
  406f80:	ldrb	w0, [x0]
  406f84:	cmp	w0, #0x2f
  406f88:	b.ls	406fd4 <printf@plt+0x5ba4>  // b.plast
  406f8c:	ldr	x0, [sp, #288]
  406f90:	ldrb	w0, [x0]
  406f94:	cmp	w0, #0x37
  406f98:	b.hi	406fd4 <printf@plt+0x5ba4>  // b.pmore
  406f9c:	ldr	w0, [sp, #284]
  406fa0:	lsl	w1, w0, #3
  406fa4:	ldr	x0, [sp, #288]
  406fa8:	ldrb	w0, [x0]
  406fac:	sub	w0, w0, #0x30
  406fb0:	add	w0, w1, w0
  406fb4:	str	w0, [sp, #284]
  406fb8:	ldr	x0, [sp, #288]
  406fbc:	add	x0, x0, #0x1
  406fc0:	str	x0, [sp, #288]
  406fc4:	ldr	w0, [sp, #280]
  406fc8:	add	w0, w0, #0x1
  406fcc:	str	w0, [sp, #280]
  406fd0:	b	406f70 <printf@plt+0x5b40>
  406fd4:	ldr	w0, [sp, #284]
  406fd8:	cmp	w0, #0xff
  406fdc:	b.le	407008 <printf@plt+0x5bd8>
  406fe0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  406fe4:	add	x0, x0, #0x190
  406fe8:	ldr	x19, [x0]
  406fec:	bl	404fd4 <printf@plt+0x3ba4>
  406ff0:	ldr	w3, [sp, #348]
  406ff4:	mov	x2, x0
  406ff8:	adrp	x0, 416000 <printf@plt+0x14bd0>
  406ffc:	add	x1, x0, #0xeb8
  407000:	mov	x0, x19
  407004:	bl	4011e0 <fprintf@plt>
  407008:	ldr	w0, [sp, #284]
  40700c:	and	w1, w0, #0xff
  407010:	ldr	x0, [sp, #296]
  407014:	strb	w1, [x0]
  407018:	b	407320 <printf@plt+0x5ef0>
  40701c:	str	wzr, [sp, #276]
  407020:	str	wzr, [sp, #272]
  407024:	ldr	x0, [sp, #288]
  407028:	add	x0, x0, #0x1
  40702c:	str	x0, [sp, #288]
  407030:	ldr	x0, [sp, #288]
  407034:	ldrb	w0, [x0]
  407038:	cmp	w0, #0x2f
  40703c:	b.ls	407050 <printf@plt+0x5c20>  // b.plast
  407040:	ldr	x0, [sp, #288]
  407044:	ldrb	w0, [x0]
  407048:	cmp	w0, #0x39
  40704c:	b.ls	407090 <printf@plt+0x5c60>  // b.plast
  407050:	ldr	x0, [sp, #288]
  407054:	ldrb	w0, [x0]
  407058:	cmp	w0, #0x40
  40705c:	b.ls	407070 <printf@plt+0x5c40>  // b.plast
  407060:	ldr	x0, [sp, #288]
  407064:	ldrb	w0, [x0]
  407068:	cmp	w0, #0x46
  40706c:	b.ls	407090 <printf@plt+0x5c60>  // b.plast
  407070:	ldr	x0, [sp, #288]
  407074:	ldrb	w0, [x0]
  407078:	cmp	w0, #0x60
  40707c:	b.ls	407128 <printf@plt+0x5cf8>  // b.plast
  407080:	ldr	x0, [sp, #288]
  407084:	ldrb	w0, [x0]
  407088:	cmp	w0, #0x66
  40708c:	b.hi	407128 <printf@plt+0x5cf8>  // b.pmore
  407090:	ldr	w0, [sp, #276]
  407094:	lsl	w1, w0, #4
  407098:	ldr	x0, [sp, #288]
  40709c:	ldrb	w0, [x0]
  4070a0:	cmp	w0, #0x40
  4070a4:	b.ls	4070c8 <printf@plt+0x5c98>  // b.plast
  4070a8:	ldr	x0, [sp, #288]
  4070ac:	ldrb	w0, [x0]
  4070b0:	cmp	w0, #0x46
  4070b4:	b.hi	4070c8 <printf@plt+0x5c98>  // b.pmore
  4070b8:	ldr	x0, [sp, #288]
  4070bc:	ldrb	w0, [x0]
  4070c0:	sub	w0, w0, #0x37
  4070c4:	b	407104 <printf@plt+0x5cd4>
  4070c8:	ldr	x0, [sp, #288]
  4070cc:	ldrb	w0, [x0]
  4070d0:	cmp	w0, #0x60
  4070d4:	b.ls	4070f8 <printf@plt+0x5cc8>  // b.plast
  4070d8:	ldr	x0, [sp, #288]
  4070dc:	ldrb	w0, [x0]
  4070e0:	cmp	w0, #0x66
  4070e4:	b.hi	4070f8 <printf@plt+0x5cc8>  // b.pmore
  4070e8:	ldr	x0, [sp, #288]
  4070ec:	ldrb	w0, [x0]
  4070f0:	sub	w0, w0, #0x57
  4070f4:	b	407104 <printf@plt+0x5cd4>
  4070f8:	ldr	x0, [sp, #288]
  4070fc:	ldrb	w0, [x0]
  407100:	sub	w0, w0, #0x30
  407104:	add	w0, w0, w1
  407108:	str	w0, [sp, #276]
  40710c:	ldr	x0, [sp, #288]
  407110:	add	x0, x0, #0x1
  407114:	str	x0, [sp, #288]
  407118:	ldr	w0, [sp, #272]
  40711c:	add	w0, w0, #0x1
  407120:	str	w0, [sp, #272]
  407124:	b	407030 <printf@plt+0x5c00>
  407128:	ldr	w0, [sp, #272]
  40712c:	cmp	w0, #0x0
  407130:	b.ne	40715c <printf@plt+0x5d2c>  // b.any
  407134:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407138:	add	x0, x0, #0x190
  40713c:	ldr	x19, [x0]
  407140:	bl	404fd4 <printf@plt+0x3ba4>
  407144:	ldr	w3, [sp, #348]
  407148:	mov	x2, x0
  40714c:	adrp	x0, 416000 <printf@plt+0x14bd0>
  407150:	add	x1, x0, #0xee0
  407154:	mov	x0, x19
  407158:	bl	4011e0 <fprintf@plt>
  40715c:	ldr	w0, [sp, #276]
  407160:	cmp	w0, #0xff
  407164:	b.le	407190 <printf@plt+0x5d60>
  407168:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40716c:	add	x0, x0, #0x190
  407170:	ldr	x19, [x0]
  407174:	bl	404fd4 <printf@plt+0x3ba4>
  407178:	ldr	w3, [sp, #348]
  40717c:	mov	x2, x0
  407180:	adrp	x0, 416000 <printf@plt+0x14bd0>
  407184:	add	x1, x0, #0xf18
  407188:	mov	x0, x19
  40718c:	bl	4011e0 <fprintf@plt>
  407190:	ldr	w0, [sp, #276]
  407194:	and	w1, w0, #0xff
  407198:	ldr	x0, [sp, #296]
  40719c:	strb	w1, [x0]
  4071a0:	b	407320 <printf@plt+0x5ef0>
  4071a4:	ldr	x0, [sp, #296]
  4071a8:	ldrb	w1, [sp, #135]
  4071ac:	strb	w1, [x0]
  4071b0:	ldr	x0, [sp, #288]
  4071b4:	add	x0, x0, #0x1
  4071b8:	str	x0, [sp, #288]
  4071bc:	mov	w0, #0x1                   	// #1
  4071c0:	strb	w0, [sp, #347]
  4071c4:	b	407320 <printf@plt+0x5ef0>
  4071c8:	ldr	x0, [sp, #296]
  4071cc:	mov	w1, #0xa                   	// #10
  4071d0:	strb	w1, [x0]
  4071d4:	ldr	x0, [sp, #288]
  4071d8:	add	x0, x0, #0x1
  4071dc:	str	x0, [sp, #288]
  4071e0:	mov	w0, #0x1                   	// #1
  4071e4:	strb	w0, [sp, #347]
  4071e8:	b	407320 <printf@plt+0x5ef0>
  4071ec:	ldr	x0, [sp, #296]
  4071f0:	mov	w1, #0x9                   	// #9
  4071f4:	strb	w1, [x0]
  4071f8:	ldr	x0, [sp, #288]
  4071fc:	add	x0, x0, #0x1
  407200:	str	x0, [sp, #288]
  407204:	mov	w0, #0x1                   	// #1
  407208:	strb	w0, [sp, #347]
  40720c:	b	407320 <printf@plt+0x5ef0>
  407210:	ldr	x0, [sp, #296]
  407214:	mov	w1, #0xd                   	// #13
  407218:	strb	w1, [x0]
  40721c:	ldr	x0, [sp, #288]
  407220:	add	x0, x0, #0x1
  407224:	str	x0, [sp, #288]
  407228:	mov	w0, #0x1                   	// #1
  40722c:	strb	w0, [sp, #347]
  407230:	b	407320 <printf@plt+0x5ef0>
  407234:	ldr	x0, [sp, #296]
  407238:	mov	w1, #0xc                   	// #12
  40723c:	strb	w1, [x0]
  407240:	ldr	x0, [sp, #288]
  407244:	add	x0, x0, #0x1
  407248:	str	x0, [sp, #288]
  40724c:	mov	w0, #0x1                   	// #1
  407250:	strb	w0, [sp, #347]
  407254:	b	407320 <printf@plt+0x5ef0>
  407258:	ldr	x0, [sp, #296]
  40725c:	mov	w1, #0x8                   	// #8
  407260:	strb	w1, [x0]
  407264:	ldr	x0, [sp, #288]
  407268:	add	x0, x0, #0x1
  40726c:	str	x0, [sp, #288]
  407270:	mov	w0, #0x1                   	// #1
  407274:	strb	w0, [sp, #347]
  407278:	b	407320 <printf@plt+0x5ef0>
  40727c:	ldr	x0, [sp, #296]
  407280:	mov	w1, #0x7                   	// #7
  407284:	strb	w1, [x0]
  407288:	ldr	x0, [sp, #288]
  40728c:	add	x0, x0, #0x1
  407290:	str	x0, [sp, #288]
  407294:	mov	w0, #0x1                   	// #1
  407298:	strb	w0, [sp, #347]
  40729c:	b	407320 <printf@plt+0x5ef0>
  4072a0:	ldr	x0, [sp, #296]
  4072a4:	mov	w1, #0xb                   	// #11
  4072a8:	strb	w1, [x0]
  4072ac:	ldr	x0, [sp, #288]
  4072b0:	add	x0, x0, #0x1
  4072b4:	str	x0, [sp, #288]
  4072b8:	mov	w0, #0x1                   	// #1
  4072bc:	strb	w0, [sp, #347]
  4072c0:	b	407320 <printf@plt+0x5ef0>
  4072c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4072c8:	add	x0, x0, #0x190
  4072cc:	ldr	x19, [x0]
  4072d0:	bl	404fd4 <printf@plt+0x3ba4>
  4072d4:	ldr	w3, [sp, #348]
  4072d8:	mov	x2, x0
  4072dc:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4072e0:	add	x1, x0, #0xf40
  4072e4:	mov	x0, x19
  4072e8:	bl	4011e0 <fprintf@plt>
  4072ec:	mov	w0, #0x1                   	// #1
  4072f0:	bl	4013b0 <exit@plt>
  4072f4:	ldrb	w0, [sp, #135]
  4072f8:	cmp	w0, #0x22
  4072fc:	b.eq	407330 <printf@plt+0x5f00>  // b.none
  407300:	ldr	x0, [sp, #296]
  407304:	ldrb	w1, [sp, #135]
  407308:	strb	w1, [x0]
  40730c:	ldr	x0, [sp, #288]
  407310:	add	x0, x0, #0x1
  407314:	str	x0, [sp, #288]
  407318:	mov	w0, #0x1                   	// #1
  40731c:	strb	w0, [sp, #347]
  407320:	ldr	x0, [sp, #296]
  407324:	add	x0, x0, #0x1
  407328:	str	x0, [sp, #296]
  40732c:	b	406e40 <printf@plt+0x5a10>
  407330:	nop
  407334:	ldr	x0, [sp, #288]
  407338:	add	x0, x0, #0x1
  40733c:	str	x0, [sp, #288]
  407340:	ldr	x1, [sp, #288]
  407344:	ldr	x0, [sp, #328]
  407348:	cmp	x1, x0
  40734c:	b.cs	4073b8 <printf@plt+0x5f88>  // b.hs, b.nlast
  407350:	ldr	x0, [sp, #288]
  407354:	ldrb	w0, [x0]
  407358:	cmp	w0, #0xa
  40735c:	b.eq	4073b8 <printf@plt+0x5f88>  // b.none
  407360:	ldr	x0, [sp, #288]
  407364:	ldrb	w0, [x0]
  407368:	mov	w1, w0
  40736c:	ldr	x0, [sp, #144]
  407370:	bl	401240 <strchr@plt>
  407374:	cmp	x0, #0x0
  407378:	b.ne	4073ac <printf@plt+0x5f7c>  // b.any
  40737c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407380:	add	x0, x0, #0x190
  407384:	ldr	x19, [x0]
  407388:	bl	404fd4 <printf@plt+0x3ba4>
  40738c:	ldr	w3, [sp, #348]
  407390:	mov	x2, x0
  407394:	adrp	x0, 416000 <printf@plt+0x14bd0>
  407398:	add	x1, x0, #0xf70
  40739c:	mov	x0, x19
  4073a0:	bl	4011e0 <fprintf@plt>
  4073a4:	mov	w0, #0x1                   	// #1
  4073a8:	bl	4013b0 <exit@plt>
  4073ac:	ldr	x0, [sp, #288]
  4073b0:	add	x0, x0, #0x1
  4073b4:	str	x0, [sp, #288]
  4073b8:	ldr	x1, [sp, #296]
  4073bc:	ldr	x0, [sp, #320]
  4073c0:	sub	x0, x1, x0
  4073c4:	str	x0, [sp, #312]
  4073c8:	mov	w1, #0x1                   	// #1
  4073cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4073d0:	add	x0, x0, #0x1a0
  4073d4:	bl	404514 <printf@plt+0x30e4>
  4073d8:	and	w0, w0, #0xff
  4073dc:	cmp	w0, #0x0
  4073e0:	b.eq	407474 <printf@plt+0x6044>  // b.none
  4073e4:	ldr	x1, [sp, #328]
  4073e8:	ldr	x0, [sp, #288]
  4073ec:	sub	x0, x1, x0
  4073f0:	add	x0, x0, #0x1
  4073f4:	bl	4011a0 <_Znam@plt>
  4073f8:	str	x0, [sp, #120]
  4073fc:	ldr	x1, [sp, #328]
  407400:	ldr	x0, [sp, #288]
  407404:	sub	x0, x1, x0
  407408:	mov	x2, x0
  40740c:	ldr	x1, [sp, #288]
  407410:	ldr	x0, [sp, #120]
  407414:	bl	4011b0 <memcpy@plt>
  407418:	ldr	x1, [sp, #328]
  40741c:	ldr	x0, [sp, #288]
  407420:	sub	x1, x1, x0
  407424:	ldr	x2, [sp, #328]
  407428:	ldr	x0, [sp, #288]
  40742c:	cmp	x2, x0
  407430:	b.ls	407450 <printf@plt+0x6020>  // b.plast
  407434:	ldr	x0, [sp, #328]
  407438:	sub	x0, x0, #0x1
  40743c:	ldrb	w0, [x0]
  407440:	cmp	w0, #0xa
  407444:	b.ne	407450 <printf@plt+0x6020>  // b.any
  407448:	mov	x0, #0x1                   	// #1
  40744c:	b	407454 <printf@plt+0x6024>
  407450:	mov	x0, #0x0                   	// #0
  407454:	sub	x0, x1, x0
  407458:	mov	x1, x0
  40745c:	ldr	x0, [sp, #120]
  407460:	add	x0, x0, x1
  407464:	strb	wzr, [x0]
  407468:	ldr	x0, [sp, #120]
  40746c:	str	x0, [sp, #304]
  407470:	b	4075f4 <printf@plt+0x61c4>
  407474:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407478:	add	x0, x0, #0x648
  40747c:	str	x0, [sp, #304]
  407480:	b	4075f4 <printf@plt+0x61c4>
  407484:	ldr	x0, [sp, #336]
  407488:	str	x0, [sp, #264]
  40748c:	ldr	x1, [sp, #264]
  407490:	ldr	x0, [sp, #328]
  407494:	cmp	x1, x0
  407498:	b.cs	4074ac <printf@plt+0x607c>  // b.hs, b.nlast
  40749c:	ldr	x0, [sp, #264]
  4074a0:	ldrb	w0, [x0]
  4074a4:	cmp	w0, #0xa
  4074a8:	b.ne	4074d4 <printf@plt+0x60a4>  // b.any
  4074ac:	ldr	x0, [sp, #336]
  4074b0:	str	x0, [sp, #320]
  4074b4:	ldr	x1, [sp, #264]
  4074b8:	ldr	x0, [sp, #336]
  4074bc:	sub	x0, x1, x0
  4074c0:	str	x0, [sp, #312]
  4074c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4074c8:	add	x0, x0, #0x648
  4074cc:	str	x0, [sp, #304]
  4074d0:	b	4075e0 <printf@plt+0x61b0>
  4074d4:	ldr	x0, [sp, #264]
  4074d8:	ldrb	w0, [x0]
  4074dc:	mov	w1, w0
  4074e0:	ldr	x0, [sp, #144]
  4074e4:	bl	401240 <strchr@plt>
  4074e8:	cmp	x0, #0x0
  4074ec:	b.eq	4075d0 <printf@plt+0x61a0>  // b.none
  4074f0:	ldr	x0, [sp, #336]
  4074f4:	str	x0, [sp, #320]
  4074f8:	ldr	x1, [sp, #264]
  4074fc:	ldr	x0, [sp, #336]
  407500:	sub	x0, x1, x0
  407504:	str	x0, [sp, #312]
  407508:	ldr	x0, [sp, #264]
  40750c:	add	x0, x0, #0x1
  407510:	str	x0, [sp, #264]
  407514:	mov	w1, #0x1                   	// #1
  407518:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40751c:	add	x0, x0, #0x1a0
  407520:	bl	404514 <printf@plt+0x30e4>
  407524:	and	w0, w0, #0xff
  407528:	cmp	w0, #0x0
  40752c:	b.eq	4075c0 <printf@plt+0x6190>  // b.none
  407530:	ldr	x1, [sp, #328]
  407534:	ldr	x0, [sp, #264]
  407538:	sub	x0, x1, x0
  40753c:	add	x0, x0, #0x1
  407540:	bl	4011a0 <_Znam@plt>
  407544:	str	x0, [sp, #136]
  407548:	ldr	x1, [sp, #328]
  40754c:	ldr	x0, [sp, #264]
  407550:	sub	x0, x1, x0
  407554:	mov	x2, x0
  407558:	ldr	x1, [sp, #264]
  40755c:	ldr	x0, [sp, #136]
  407560:	bl	4011b0 <memcpy@plt>
  407564:	ldr	x1, [sp, #328]
  407568:	ldr	x0, [sp, #264]
  40756c:	sub	x1, x1, x0
  407570:	ldr	x2, [sp, #328]
  407574:	ldr	x0, [sp, #264]
  407578:	cmp	x2, x0
  40757c:	b.ls	40759c <printf@plt+0x616c>  // b.plast
  407580:	ldr	x0, [sp, #328]
  407584:	sub	x0, x0, #0x1
  407588:	ldrb	w0, [x0]
  40758c:	cmp	w0, #0xa
  407590:	b.ne	40759c <printf@plt+0x616c>  // b.any
  407594:	mov	x0, #0x1                   	// #1
  407598:	b	4075a0 <printf@plt+0x6170>
  40759c:	mov	x0, #0x0                   	// #0
  4075a0:	sub	x0, x1, x0
  4075a4:	mov	x1, x0
  4075a8:	ldr	x0, [sp, #136]
  4075ac:	add	x0, x0, x1
  4075b0:	strb	wzr, [x0]
  4075b4:	ldr	x0, [sp, #136]
  4075b8:	str	x0, [sp, #304]
  4075bc:	b	4075e0 <printf@plt+0x61b0>
  4075c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4075c4:	add	x0, x0, #0x648
  4075c8:	str	x0, [sp, #304]
  4075cc:	b	4075e0 <printf@plt+0x61b0>
  4075d0:	ldr	x0, [sp, #264]
  4075d4:	add	x0, x0, #0x1
  4075d8:	str	x0, [sp, #264]
  4075dc:	b	40748c <printf@plt+0x605c>
  4075e0:	ldr	x0, [sp, #312]
  4075e4:	cmp	x0, #0x0
  4075e8:	b.eq	4075f4 <printf@plt+0x61c4>  // b.none
  4075ec:	mov	w0, #0x1                   	// #1
  4075f0:	strb	w0, [sp, #347]
  4075f4:	ldr	x0, [sp, #56]
  4075f8:	ldr	x5, [x0, #8]
  4075fc:	ldr	x0, [sp, #56]
  407600:	ldr	x0, [x0, #8]
  407604:	ldr	x0, [x0]
  407608:	add	x0, x0, #0x10
  40760c:	ldr	x4, [x0]
  407610:	ldr	x0, [sp, #312]
  407614:	ldr	x3, [sp, #304]
  407618:	mov	w2, w0
  40761c:	ldr	x1, [sp, #320]
  407620:	mov	x0, x5
  407624:	blr	x4
  407628:	str	x0, [sp, #112]
  40762c:	ldr	x0, [sp, #112]
  407630:	ldr	w1, [sp, #348]
  407634:	str	w1, [x0, #24]
  407638:	mov	x0, #0x10                  	// #16
  40763c:	bl	4012f0 <_Znwm@plt>
  407640:	mov	x19, x0
  407644:	ldr	x1, [sp, #112]
  407648:	mov	x0, x19
  40764c:	bl	404bc8 <printf@plt+0x3798>
  407650:	ldr	x0, [sp, #352]
  407654:	str	x19, [x0]
  407658:	ldr	x0, [sp, #352]
  40765c:	ldr	x0, [x0]
  407660:	bl	404f60 <printf@plt+0x3b30>
  407664:	str	x0, [sp, #352]
  407668:	ldr	w0, [sp, #348]
  40766c:	add	w0, w0, #0x1
  407670:	str	w0, [sp, #348]
  407674:	ldr	x0, [sp, #328]
  407678:	str	x0, [sp, #336]
  40767c:	b	406d64 <printf@plt+0x5934>
  407680:	ldr	x0, [sp, #352]
  407684:	str	xzr, [x0]
  407688:	ldr	x0, [sp, #56]
  40768c:	ldr	x0, [x0, #112]
  407690:	cmp	x0, #0x0
  407694:	b.ne	4076c4 <printf@plt+0x6294>  // b.any
  407698:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40769c:	add	x0, x0, #0x190
  4076a0:	ldr	x19, [x0]
  4076a4:	bl	404fd4 <printf@plt+0x3ba4>
  4076a8:	mov	x2, x0
  4076ac:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4076b0:	add	x1, x0, #0xfa0
  4076b4:	mov	x0, x19
  4076b8:	bl	4011e0 <fprintf@plt>
  4076bc:	mov	w0, #0x1                   	// #1
  4076c0:	bl	4013b0 <exit@plt>
  4076c4:	ldr	x0, [sp, #56]
  4076c8:	ldrb	w1, [sp, #347]
  4076cc:	strb	w1, [x0, #120]
  4076d0:	ldr	x1, [sp, #104]
  4076d4:	ldr	x0, [sp, #56]
  4076d8:	str	x1, [x0, #16]
  4076dc:	ldr	x0, [sp, #56]
  4076e0:	ldr	x1, [sp, #248]
  4076e4:	str	x1, [x0, #24]
  4076e8:	b	407704 <printf@plt+0x62d4>
  4076ec:	mov	x20, x0
  4076f0:	mov	x1, #0x10                  	// #16
  4076f4:	mov	x0, x19
  4076f8:	bl	401310 <_ZdlPvm@plt>
  4076fc:	mov	x0, x20
  407700:	bl	4013e0 <_Unwind_Resume@plt>
  407704:	ldp	x19, x20, [sp, #16]
  407708:	ldr	x21, [sp, #32]
  40770c:	ldp	x29, x30, [sp]
  407710:	add	sp, sp, #0x220
  407714:	ret
  407718:	stp	x29, x30, [sp, #-32]!
  40771c:	mov	x29, sp
  407720:	str	x0, [sp, #24]
  407724:	ldr	x0, [sp, #24]
  407728:	ldr	x0, [x0, #96]
  40772c:	cmp	x0, #0x0
  407730:	b.eq	407740 <printf@plt+0x6310>  // b.none
  407734:	ldr	x0, [sp, #24]
  407738:	ldr	x0, [x0, #96]
  40773c:	bl	401360 <_ZdaPv@plt>
  407740:	ldr	x0, [sp, #24]
  407744:	ldr	x0, [x0, #104]
  407748:	cmp	x0, #0x0
  40774c:	b.eq	40775c <printf@plt+0x632c>  // b.none
  407750:	ldr	x0, [sp, #24]
  407754:	ldr	x0, [x0, #104]
  407758:	bl	401360 <_ZdaPv@plt>
  40775c:	ldr	x0, [sp, #24]
  407760:	ldr	x0, [x0, #80]
  407764:	cmp	x0, #0x0
  407768:	b.eq	407778 <printf@plt+0x6348>  // b.none
  40776c:	ldr	x0, [sp, #24]
  407770:	ldr	x0, [x0, #80]
  407774:	bl	401360 <_ZdaPv@plt>
  407778:	ldr	x0, [sp, #24]
  40777c:	ldr	x0, [x0, #16]
  407780:	cmp	x0, #0x0
  407784:	b.eq	407794 <printf@plt+0x6364>  // b.none
  407788:	ldr	x0, [sp, #24]
  40778c:	ldr	x0, [x0, #16]
  407790:	bl	401360 <_ZdaPv@plt>
  407794:	nop
  407798:	ldp	x29, x30, [sp], #32
  40779c:	ret
  4077a0:	stp	x29, x30, [sp, #-32]!
  4077a4:	mov	x29, sp
  4077a8:	str	x0, [sp, #24]
  4077ac:	mov	w1, #0x200000              	// #2097152
  4077b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4077b4:	add	x0, x0, #0x1a0
  4077b8:	bl	404514 <printf@plt+0x30e4>
  4077bc:	and	w0, w0, #0xff
  4077c0:	cmp	w0, #0x0
  4077c4:	b.eq	4077fc <printf@plt+0x63cc>  // b.none
  4077c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4077cc:	add	x0, x0, #0x190
  4077d0:	ldr	x4, [x0]
  4077d4:	ldr	x0, [sp, #24]
  4077d8:	ldr	w1, [x0]
  4077dc:	ldr	x0, [sp, #24]
  4077e0:	ldr	w0, [x0, #4]
  4077e4:	mov	w3, w0
  4077e8:	mov	w2, w1
  4077ec:	adrp	x0, 416000 <printf@plt+0x14bd0>
  4077f0:	add	x1, x0, #0xfc0
  4077f4:	mov	x0, x4
  4077f8:	bl	4011e0 <fprintf@plt>
  4077fc:	ldr	x0, [sp, #24]
  407800:	ldr	x0, [x0, #8]
  407804:	cmp	x0, #0x0
  407808:	b.eq	407818 <printf@plt+0x63e8>  // b.none
  40780c:	ldr	x0, [sp, #24]
  407810:	ldr	x0, [x0, #8]
  407814:	bl	401360 <_ZdaPv@plt>
  407818:	nop
  40781c:	ldp	x29, x30, [sp], #32
  407820:	ret
  407824:	stp	x29, x30, [sp, #-32]!
  407828:	mov	x29, sp
  40782c:	str	x0, [sp, #24]
  407830:	str	w1, [sp, #20]
  407834:	ldr	x0, [sp, #24]
  407838:	ldr	w1, [sp, #20]
  40783c:	str	w1, [x0]
  407840:	ldr	x0, [sp, #24]
  407844:	mov	w1, #0x1                   	// #1
  407848:	str	w1, [x0, #4]
  40784c:	ldr	w0, [sp, #20]
  407850:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407854:	cmp	x0, x1
  407858:	b.hi	4078b0 <printf@plt+0x6480>  // b.pmore
  40785c:	lsl	x0, x0, #2
  407860:	bl	4011a0 <_Znam@plt>
  407864:	mov	x1, x0
  407868:	ldr	x0, [sp, #24]
  40786c:	str	x1, [x0, #8]
  407870:	ldr	x0, [sp, #24]
  407874:	ldr	x3, [x0, #8]
  407878:	ldr	w0, [sp, #20]
  40787c:	lsl	x0, x0, #2
  407880:	mov	x2, x0
  407884:	mov	w1, #0x0                   	// #0
  407888:	mov	x0, x3
  40788c:	bl	401230 <memset@plt>
  407890:	mov	w1, #0x200000              	// #2097152
  407894:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407898:	add	x0, x0, #0x1a0
  40789c:	bl	404514 <printf@plt+0x30e4>
  4078a0:	and	w0, w0, #0xff
  4078a4:	cmp	w0, #0x0
  4078a8:	b.eq	4078ec <printf@plt+0x64bc>  // b.none
  4078ac:	b	4078b4 <printf@plt+0x6484>
  4078b0:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  4078b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4078b8:	add	x0, x0, #0x190
  4078bc:	ldr	x4, [x0]
  4078c0:	ldr	x0, [sp, #24]
  4078c4:	ldr	w1, [x0]
  4078c8:	ldr	x0, [sp, #24]
  4078cc:	ldr	w0, [x0]
  4078d0:	lsl	w0, w0, #2
  4078d4:	mov	w3, w0
  4078d8:	mov	w2, w1
  4078dc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4078e0:	add	x1, x0, #0x18
  4078e4:	mov	x0, x4
  4078e8:	bl	4011e0 <fprintf@plt>
  4078ec:	nop
  4078f0:	ldp	x29, x30, [sp], #32
  4078f4:	ret
  4078f8:	sub	sp, sp, #0x10
  4078fc:	str	x0, [sp, #8]
  407900:	str	w1, [sp, #4]
  407904:	ldr	x0, [sp, #8]
  407908:	ldr	x1, [x0, #8]
  40790c:	ldr	w0, [sp, #4]
  407910:	lsl	x0, x0, #2
  407914:	add	x0, x1, x0
  407918:	ldr	w1, [x0]
  40791c:	ldr	x0, [sp, #8]
  407920:	ldr	w0, [x0, #4]
  407924:	cmp	w1, w0
  407928:	b.ne	407934 <printf@plt+0x6504>  // b.any
  40792c:	mov	w0, #0x1                   	// #1
  407930:	b	407958 <printf@plt+0x6528>
  407934:	ldr	x0, [sp, #8]
  407938:	ldr	x1, [x0, #8]
  40793c:	ldr	w0, [sp, #4]
  407940:	lsl	x0, x0, #2
  407944:	add	x0, x1, x0
  407948:	ldr	x1, [sp, #8]
  40794c:	ldr	w1, [x1, #4]
  407950:	str	w1, [x0]
  407954:	mov	w0, #0x0                   	// #0
  407958:	add	sp, sp, #0x10
  40795c:	ret
  407960:	stp	x29, x30, [sp, #-32]!
  407964:	mov	x29, sp
  407968:	str	x0, [sp, #24]
  40796c:	ldr	x0, [sp, #24]
  407970:	ldr	w0, [x0, #4]
  407974:	add	w1, w0, #0x1
  407978:	ldr	x0, [sp, #24]
  40797c:	str	w1, [x0, #4]
  407980:	ldr	x0, [sp, #24]
  407984:	ldr	w0, [x0, #4]
  407988:	cmp	w0, #0x0
  40798c:	cset	w0, eq  // eq = none
  407990:	and	w0, w0, #0xff
  407994:	cmp	w0, #0x0
  407998:	b.eq	407a20 <printf@plt+0x65f0>  // b.none
  40799c:	ldr	x0, [sp, #24]
  4079a0:	mov	w1, #0x1                   	// #1
  4079a4:	str	w1, [x0, #4]
  4079a8:	ldr	x0, [sp, #24]
  4079ac:	ldr	x3, [x0, #8]
  4079b0:	ldr	x0, [sp, #24]
  4079b4:	ldr	w0, [x0]
  4079b8:	mov	w0, w0
  4079bc:	lsl	x0, x0, #2
  4079c0:	mov	x2, x0
  4079c4:	mov	w1, #0x0                   	// #0
  4079c8:	mov	x0, x3
  4079cc:	bl	401230 <memset@plt>
  4079d0:	mov	w1, #0x200000              	// #2097152
  4079d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4079d8:	add	x0, x0, #0x1a0
  4079dc:	bl	404514 <printf@plt+0x30e4>
  4079e0:	and	w0, w0, #0xff
  4079e4:	cmp	w0, #0x0
  4079e8:	b.eq	407a20 <printf@plt+0x65f0>  // b.none
  4079ec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4079f0:	add	x0, x0, #0x190
  4079f4:	ldr	x0, [x0]
  4079f8:	mov	x3, x0
  4079fc:	mov	x2, #0x1c                  	// #28
  407a00:	mov	x1, #0x1                   	// #1
  407a04:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407a08:	add	x0, x0, #0x48
  407a0c:	bl	4013d0 <fwrite@plt>
  407a10:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407a14:	add	x0, x0, #0x190
  407a18:	ldr	x0, [x0]
  407a1c:	bl	401340 <fflush@plt>
  407a20:	nop
  407a24:	ldp	x29, x30, [sp], #32
  407a28:	ret
  407a2c:	stp	x29, x30, [sp, #-48]!
  407a30:	mov	x29, sp
  407a34:	str	x0, [sp, #24]
  407a38:	str	w1, [sp, #20]
  407a3c:	strb	w2, [sp, #19]
  407a40:	ldr	x0, [sp, #24]
  407a44:	ldrb	w1, [sp, #19]
  407a48:	strb	w1, [x0, #16]
  407a4c:	ldr	x0, [sp, #24]
  407a50:	str	wzr, [x0, #20]
  407a54:	ldr	w1, [sp, #20]
  407a58:	mov	w0, w1
  407a5c:	lsl	w0, w0, #2
  407a60:	add	w0, w0, w1
  407a64:	lsl	w0, w0, #1
  407a68:	str	w0, [sp, #20]
  407a6c:	str	wzr, [sp, #44]
  407a70:	ldr	w0, [sp, #20]
  407a74:	lsr	w0, w0, #16
  407a78:	cmp	w0, #0x0
  407a7c:	b.eq	407a98 <printf@plt+0x6668>  // b.none
  407a80:	ldr	w0, [sp, #20]
  407a84:	lsr	w0, w0, #16
  407a88:	str	w0, [sp, #20]
  407a8c:	ldr	w0, [sp, #44]
  407a90:	add	w0, w0, #0x10
  407a94:	str	w0, [sp, #44]
  407a98:	ldr	w0, [sp, #20]
  407a9c:	lsr	w0, w0, #8
  407aa0:	cmp	w0, #0x0
  407aa4:	b.eq	407ac0 <printf@plt+0x6690>  // b.none
  407aa8:	ldr	w0, [sp, #20]
  407aac:	lsr	w0, w0, #8
  407ab0:	str	w0, [sp, #20]
  407ab4:	ldr	w0, [sp, #44]
  407ab8:	add	w0, w0, #0x8
  407abc:	str	w0, [sp, #44]
  407ac0:	ldr	w0, [sp, #20]
  407ac4:	lsr	w0, w0, #4
  407ac8:	cmp	w0, #0x0
  407acc:	b.eq	407ae8 <printf@plt+0x66b8>  // b.none
  407ad0:	ldr	w0, [sp, #20]
  407ad4:	lsr	w0, w0, #4
  407ad8:	str	w0, [sp, #20]
  407adc:	ldr	w0, [sp, #44]
  407ae0:	add	w0, w0, #0x4
  407ae4:	str	w0, [sp, #44]
  407ae8:	ldr	w0, [sp, #20]
  407aec:	lsr	w0, w0, #2
  407af0:	cmp	w0, #0x0
  407af4:	b.eq	407b10 <printf@plt+0x66e0>  // b.none
  407af8:	ldr	w0, [sp, #20]
  407afc:	lsr	w0, w0, #2
  407b00:	str	w0, [sp, #20]
  407b04:	ldr	w0, [sp, #44]
  407b08:	add	w0, w0, #0x2
  407b0c:	str	w0, [sp, #44]
  407b10:	ldr	w0, [sp, #20]
  407b14:	lsr	w0, w0, #1
  407b18:	cmp	w0, #0x0
  407b1c:	b.eq	407b38 <printf@plt+0x6708>  // b.none
  407b20:	ldr	w0, [sp, #20]
  407b24:	lsr	w0, w0, #1
  407b28:	str	w0, [sp, #20]
  407b2c:	ldr	w0, [sp, #44]
  407b30:	add	w0, w0, #0x1
  407b34:	str	w0, [sp, #44]
  407b38:	ldr	x0, [sp, #24]
  407b3c:	ldr	w1, [sp, #44]
  407b40:	str	w1, [x0, #12]
  407b44:	ldr	w0, [sp, #44]
  407b48:	mov	w1, #0x1                   	// #1
  407b4c:	lsl	w0, w1, w0
  407b50:	mov	w1, w0
  407b54:	ldr	x0, [sp, #24]
  407b58:	str	w1, [x0, #8]
  407b5c:	ldr	x0, [sp, #24]
  407b60:	ldr	w0, [x0, #8]
  407b64:	mov	w0, w0
  407b68:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  407b6c:	cmp	x0, x1
  407b70:	b.hi	407b7c <printf@plt+0x674c>  // b.pmore
  407b74:	lsl	x0, x0, #3
  407b78:	b	407b80 <printf@plt+0x6750>
  407b7c:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  407b80:	bl	4011a0 <_Znam@plt>
  407b84:	mov	x1, x0
  407b88:	ldr	x0, [sp, #24]
  407b8c:	str	x1, [x0]
  407b90:	ldr	x0, [sp, #24]
  407b94:	ldr	x3, [x0]
  407b98:	ldr	x0, [sp, #24]
  407b9c:	ldr	w0, [x0, #8]
  407ba0:	mov	w0, w0
  407ba4:	lsl	x0, x0, #3
  407ba8:	mov	x2, x0
  407bac:	mov	w1, #0x0                   	// #0
  407bb0:	mov	x0, x3
  407bb4:	bl	401230 <memset@plt>
  407bb8:	nop
  407bbc:	ldp	x29, x30, [sp], #48
  407bc0:	ret
  407bc4:	stp	x29, x30, [sp, #-32]!
  407bc8:	mov	x29, sp
  407bcc:	str	x0, [sp, #24]
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	ldr	x0, [x0]
  407bd8:	cmp	x0, #0x0
  407bdc:	b.eq	407bec <printf@plt+0x67bc>  // b.none
  407be0:	ldr	x0, [sp, #24]
  407be4:	ldr	x0, [x0]
  407be8:	bl	401360 <_ZdaPv@plt>
  407bec:	nop
  407bf0:	ldp	x29, x30, [sp], #32
  407bf4:	ret
  407bf8:	stp	x29, x30, [sp, #-48]!
  407bfc:	mov	x29, sp
  407c00:	str	x0, [sp, #24]
  407c04:	str	wzr, [sp, #44]
  407c08:	ldr	x0, [sp, #24]
  407c0c:	ldr	w0, [x0, #8]
  407c10:	sub	w0, w0, #0x1
  407c14:	str	w0, [sp, #40]
  407c18:	ldr	w0, [sp, #40]
  407c1c:	cmp	w0, #0x0
  407c20:	b.lt	407c9c <printf@plt+0x686c>  // b.tstop
  407c24:	ldr	x0, [sp, #24]
  407c28:	ldr	x1, [x0]
  407c2c:	ldrsw	x0, [sp, #40]
  407c30:	lsl	x0, x0, #3
  407c34:	add	x0, x1, x0
  407c38:	ldr	x0, [x0]
  407c3c:	cmp	x0, #0x0
  407c40:	b.eq	407c8c <printf@plt+0x685c>  // b.none
  407c44:	ldr	x0, [sp, #24]
  407c48:	ldr	x1, [x0]
  407c4c:	ldrsw	x0, [sp, #40]
  407c50:	lsl	x0, x0, #3
  407c54:	add	x0, x1, x0
  407c58:	ldr	x0, [x0]
  407c5c:	ldr	w0, [x0, #40]
  407c60:	ldr	w1, [sp, #44]
  407c64:	cmp	w1, w0
  407c68:	b.ge	407c8c <printf@plt+0x685c>  // b.tcont
  407c6c:	ldr	x0, [sp, #24]
  407c70:	ldr	x1, [x0]
  407c74:	ldrsw	x0, [sp, #40]
  407c78:	lsl	x0, x0, #3
  407c7c:	add	x0, x1, x0
  407c80:	ldr	x0, [x0]
  407c84:	ldr	w0, [x0, #40]
  407c88:	str	w0, [sp, #44]
  407c8c:	ldr	w0, [sp, #40]
  407c90:	sub	w0, w0, #0x1
  407c94:	str	w0, [sp, #40]
  407c98:	b	407c18 <printf@plt+0x67e8>
  407c9c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407ca0:	add	x0, x0, #0x190
  407ca4:	ldr	x7, [x0]
  407ca8:	ldr	x0, [sp, #24]
  407cac:	ldr	w1, [x0, #8]
  407cb0:	ldr	x0, [sp, #24]
  407cb4:	ldr	w0, [x0, #8]
  407cb8:	lsl	w2, w0, #3
  407cbc:	ldr	x0, [sp, #24]
  407cc0:	ldr	w3, [x0, #20]
  407cc4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407cc8:	add	x6, x0, #0x70
  407ccc:	ldr	w5, [sp, #44]
  407cd0:	mov	w4, w3
  407cd4:	mov	w3, w2
  407cd8:	mov	w2, w1
  407cdc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407ce0:	add	x1, x0, #0x78
  407ce4:	mov	x0, x7
  407ce8:	bl	4011e0 <fprintf@plt>
  407cec:	ldr	x0, [sp, #24]
  407cf0:	ldr	w0, [x0, #8]
  407cf4:	sub	w0, w0, #0x1
  407cf8:	str	w0, [sp, #36]
  407cfc:	ldr	w0, [sp, #36]
  407d00:	cmp	w0, #0x0
  407d04:	b.lt	407ea8 <printf@plt+0x6a78>  // b.tstop
  407d08:	ldr	x0, [sp, #24]
  407d0c:	ldr	x1, [x0]
  407d10:	ldrsw	x0, [sp, #36]
  407d14:	lsl	x0, x0, #3
  407d18:	add	x0, x1, x0
  407d1c:	ldr	x0, [x0]
  407d20:	cmp	x0, #0x0
  407d24:	b.eq	407e98 <printf@plt+0x6a68>  // b.none
  407d28:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407d2c:	add	x0, x0, #0x190
  407d30:	ldr	x3, [x0]
  407d34:	ldr	w2, [sp, #36]
  407d38:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407d3c:	add	x1, x0, #0xf8
  407d40:	mov	x0, x3
  407d44:	bl	4011e0 <fprintf@plt>
  407d48:	ldr	x0, [sp, #24]
  407d4c:	ldr	x1, [x0]
  407d50:	ldrsw	x0, [sp, #36]
  407d54:	lsl	x0, x0, #3
  407d58:	add	x0, x1, x0
  407d5c:	ldr	x0, [x0]
  407d60:	ldr	w0, [x0, #40]
  407d64:	ldr	w1, [sp, #44]
  407d68:	cmp	w1, w0
  407d6c:	b.le	407dbc <printf@plt+0x698c>
  407d70:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407d74:	add	x0, x0, #0x190
  407d78:	ldr	x4, [x0]
  407d7c:	ldr	x0, [sp, #24]
  407d80:	ldr	x1, [x0]
  407d84:	ldrsw	x0, [sp, #36]
  407d88:	lsl	x0, x0, #3
  407d8c:	add	x0, x1, x0
  407d90:	ldr	x0, [x0]
  407d94:	ldr	w0, [x0, #40]
  407d98:	ldr	w1, [sp, #44]
  407d9c:	sub	w1, w1, w0
  407da0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407da4:	add	x3, x0, #0x100
  407da8:	mov	w2, w1
  407dac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407db0:	add	x1, x0, #0x108
  407db4:	mov	x0, x4
  407db8:	bl	4011e0 <fprintf@plt>
  407dbc:	str	wzr, [sp, #32]
  407dc0:	ldr	x0, [sp, #24]
  407dc4:	ldr	x1, [x0]
  407dc8:	ldrsw	x0, [sp, #36]
  407dcc:	lsl	x0, x0, #3
  407dd0:	add	x0, x1, x0
  407dd4:	ldr	x0, [x0]
  407dd8:	ldr	w0, [x0, #40]
  407ddc:	ldr	w1, [sp, #32]
  407de0:	cmp	w1, w0
  407de4:	b.ge	407e40 <printf@plt+0x6a10>  // b.tcont
  407de8:	ldr	x0, [sp, #24]
  407dec:	ldr	x1, [x0]
  407df0:	ldrsw	x0, [sp, #36]
  407df4:	lsl	x0, x0, #3
  407df8:	add	x0, x1, x0
  407dfc:	ldr	x0, [x0]
  407e00:	ldr	x1, [x0, #32]
  407e04:	ldrsw	x0, [sp, #32]
  407e08:	lsl	x0, x0, #2
  407e0c:	add	x0, x1, x0
  407e10:	ldr	w0, [x0]
  407e14:	mov	w2, w0
  407e18:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407e1c:	add	x0, x0, #0x190
  407e20:	ldr	x0, [x0]
  407e24:	mov	x1, x0
  407e28:	mov	w0, w2
  407e2c:	bl	4011f0 <putc@plt>
  407e30:	ldr	w0, [sp, #32]
  407e34:	add	w0, w0, #0x1
  407e38:	str	w0, [sp, #32]
  407e3c:	b	407dc0 <printf@plt+0x6990>
  407e40:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407e44:	add	x0, x0, #0x190
  407e48:	ldr	x4, [x0]
  407e4c:	ldr	x0, [sp, #24]
  407e50:	ldr	x1, [x0]
  407e54:	ldrsw	x0, [sp, #36]
  407e58:	lsl	x0, x0, #3
  407e5c:	add	x0, x1, x0
  407e60:	ldr	x0, [x0]
  407e64:	ldr	w2, [x0, #8]
  407e68:	ldr	x0, [sp, #24]
  407e6c:	ldr	x1, [x0]
  407e70:	ldrsw	x0, [sp, #36]
  407e74:	lsl	x0, x0, #3
  407e78:	add	x0, x1, x0
  407e7c:	ldr	x0, [x0]
  407e80:	ldr	x0, [x0]
  407e84:	mov	x3, x0
  407e88:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407e8c:	add	x1, x0, #0x110
  407e90:	mov	x0, x4
  407e94:	bl	4011e0 <fprintf@plt>
  407e98:	ldr	w0, [sp, #36]
  407e9c:	sub	w0, w0, #0x1
  407ea0:	str	w0, [sp, #36]
  407ea4:	b	407cfc <printf@plt+0x68cc>
  407ea8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407eac:	add	x0, x0, #0x190
  407eb0:	ldr	x0, [x0]
  407eb4:	mov	x3, x0
  407eb8:	mov	x2, #0x19                  	// #25
  407ebc:	mov	x1, #0x1                   	// #1
  407ec0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  407ec4:	add	x0, x0, #0x118
  407ec8:	bl	4013d0 <fwrite@plt>
  407ecc:	nop
  407ed0:	ldp	x29, x30, [sp], #48
  407ed4:	ret
  407ed8:	stp	x29, x30, [sp, #-48]!
  407edc:	mov	x29, sp
  407ee0:	str	x0, [sp, #24]
  407ee4:	str	x1, [sp, #16]
  407ee8:	ldr	x0, [sp, #16]
  407eec:	ldr	x2, [x0, #32]
  407ef0:	ldr	x0, [sp, #16]
  407ef4:	ldr	w0, [x0, #40]
  407ef8:	sxtw	x0, w0
  407efc:	lsl	w0, w0, #2
  407f00:	mov	w1, w0
  407f04:	mov	x0, x2
  407f08:	bl	4131e4 <printf@plt+0x11db4>
  407f0c:	str	w0, [sp, #40]
  407f10:	ldr	x0, [sp, #24]
  407f14:	ldr	w0, [x0, #8]
  407f18:	sub	w0, w0, #0x1
  407f1c:	ldr	w1, [sp, #40]
  407f20:	and	w0, w1, w0
  407f24:	str	w0, [sp, #44]
  407f28:	ldr	x0, [sp, #24]
  407f2c:	ldr	w0, [x0, #12]
  407f30:	ldr	w1, [sp, #40]
  407f34:	lsr	w0, w1, w0
  407f38:	ldr	x1, [sp, #24]
  407f3c:	ldrb	w1, [x1, #16]
  407f40:	cmp	w1, #0x0
  407f44:	b.eq	407f50 <printf@plt+0x6b20>  // b.none
  407f48:	mov	w1, #0x0                   	// #0
  407f4c:	b	407f58 <printf@plt+0x6b28>
  407f50:	ldr	x1, [sp, #16]
  407f54:	ldr	w1, [x1, #8]
  407f58:	eor	w0, w1, w0
  407f5c:	lsl	w0, w0, #1
  407f60:	add	w0, w0, #0x1
  407f64:	str	w0, [sp, #36]
  407f68:	ldr	x0, [sp, #24]
  407f6c:	ldr	x1, [x0]
  407f70:	ldr	w0, [sp, #44]
  407f74:	lsl	x0, x0, #3
  407f78:	add	x0, x1, x0
  407f7c:	ldr	x0, [x0]
  407f80:	cmp	x0, #0x0
  407f84:	b.eq	408010 <printf@plt+0x6be0>  // b.none
  407f88:	ldr	x0, [sp, #24]
  407f8c:	ldr	x1, [x0]
  407f90:	ldr	w0, [sp, #44]
  407f94:	lsl	x0, x0, #3
  407f98:	add	x0, x1, x0
  407f9c:	ldr	x0, [x0]
  407fa0:	ldr	x2, [sp, #16]
  407fa4:	mov	x1, x0
  407fa8:	ldr	x0, [sp, #24]
  407fac:	bl	408038 <printf@plt+0x6c08>
  407fb0:	and	w0, w0, #0xff
  407fb4:	cmp	w0, #0x0
  407fb8:	b.eq	407fd8 <printf@plt+0x6ba8>  // b.none
  407fbc:	ldr	x0, [sp, #24]
  407fc0:	ldr	x1, [x0]
  407fc4:	ldr	w0, [sp, #44]
  407fc8:	lsl	x0, x0, #3
  407fcc:	add	x0, x1, x0
  407fd0:	ldr	x0, [x0]
  407fd4:	b	408030 <printf@plt+0x6c00>
  407fd8:	ldr	x0, [sp, #24]
  407fdc:	ldr	w0, [x0, #20]
  407fe0:	add	w1, w0, #0x1
  407fe4:	ldr	x0, [sp, #24]
  407fe8:	str	w1, [x0, #20]
  407fec:	ldr	w1, [sp, #44]
  407ff0:	ldr	w0, [sp, #36]
  407ff4:	add	w1, w1, w0
  407ff8:	ldr	x0, [sp, #24]
  407ffc:	ldr	w0, [x0, #8]
  408000:	sub	w0, w0, #0x1
  408004:	and	w0, w1, w0
  408008:	str	w0, [sp, #44]
  40800c:	b	407f68 <printf@plt+0x6b38>
  408010:	ldr	x0, [sp, #24]
  408014:	ldr	x1, [x0]
  408018:	ldr	w0, [sp, #44]
  40801c:	lsl	x0, x0, #3
  408020:	add	x0, x1, x0
  408024:	ldr	x1, [sp, #16]
  408028:	str	x1, [x0]
  40802c:	mov	x0, #0x0                   	// #0
  408030:	ldp	x29, x30, [sp], #48
  408034:	ret
  408038:	stp	x29, x30, [sp, #-48]!
  40803c:	mov	x29, sp
  408040:	str	x0, [sp, #40]
  408044:	str	x1, [sp, #32]
  408048:	str	x2, [sp, #24]
  40804c:	ldr	x0, [sp, #32]
  408050:	ldr	w1, [x0, #40]
  408054:	ldr	x0, [sp, #24]
  408058:	ldr	w0, [x0, #40]
  40805c:	cmp	w1, w0
  408060:	b.ne	4080c8 <printf@plt+0x6c98>  // b.any
  408064:	ldr	x0, [sp, #32]
  408068:	ldr	x3, [x0, #32]
  40806c:	ldr	x0, [sp, #24]
  408070:	ldr	x1, [x0, #32]
  408074:	ldr	x0, [sp, #24]
  408078:	ldr	w0, [x0, #40]
  40807c:	sxtw	x0, w0
  408080:	lsl	x0, x0, #2
  408084:	mov	x2, x0
  408088:	mov	x0, x3
  40808c:	bl	401200 <memcmp@plt>
  408090:	cmp	w0, #0x0
  408094:	b.ne	4080c8 <printf@plt+0x6c98>  // b.any
  408098:	ldr	x0, [sp, #40]
  40809c:	ldrb	w0, [x0, #16]
  4080a0:	cmp	w0, #0x0
  4080a4:	b.ne	4080c0 <printf@plt+0x6c90>  // b.any
  4080a8:	ldr	x0, [sp, #32]
  4080ac:	ldr	w1, [x0, #8]
  4080b0:	ldr	x0, [sp, #24]
  4080b4:	ldr	w0, [x0, #8]
  4080b8:	cmp	w1, w0
  4080bc:	b.ne	4080c8 <printf@plt+0x6c98>  // b.any
  4080c0:	mov	w0, #0x1                   	// #1
  4080c4:	b	4080cc <printf@plt+0x6c9c>
  4080c8:	mov	w0, #0x0                   	// #0
  4080cc:	ldp	x29, x30, [sp], #48
  4080d0:	ret
  4080d4:	stp	x29, x30, [sp, #-32]!
  4080d8:	mov	x29, sp
  4080dc:	str	x0, [sp, #24]
  4080e0:	str	x1, [sp, #16]
  4080e4:	ldr	x0, [sp, #24]
  4080e8:	ldr	x1, [sp, #16]
  4080ec:	str	x1, [x0]
  4080f0:	ldr	x0, [sp, #24]
  4080f4:	add	x0, x0, #0x18
  4080f8:	bl	401b24 <printf@plt+0x6f4>
  4080fc:	nop
  408100:	ldp	x29, x30, [sp], #32
  408104:	ret
  408108:	stp	x29, x30, [sp, #-96]!
  40810c:	mov	x29, sp
  408110:	str	x0, [sp, #24]
  408114:	ldr	x0, [sp, #24]
  408118:	str	wzr, [x0, #8]
  40811c:	ldr	x0, [sp, #24]
  408120:	ldr	x0, [x0]
  408124:	str	x0, [sp, #88]
  408128:	ldr	x0, [sp, #88]
  40812c:	cmp	x0, #0x0
  408130:	b.eq	40815c <printf@plt+0x6d2c>  // b.none
  408134:	ldr	x0, [sp, #24]
  408138:	ldr	w0, [x0, #8]
  40813c:	add	w1, w0, #0x1
  408140:	ldr	x0, [sp, #24]
  408144:	str	w1, [x0, #8]
  408148:	ldr	x0, [sp, #88]
  40814c:	bl	404f8c <printf@plt+0x3b5c>
  408150:	ldr	x0, [x0]
  408154:	str	x0, [sp, #88]
  408158:	b	408128 <printf@plt+0x6cf8>
  40815c:	ldr	x0, [sp, #24]
  408160:	mov	w1, #0x80000000            	// #-2147483648
  408164:	str	w1, [x0, #12]
  408168:	ldr	x0, [sp, #24]
  40816c:	mov	w1, #0x7fffffff            	// #2147483647
  408170:	str	w1, [x0, #16]
  408174:	ldr	x0, [sp, #24]
  408178:	ldr	x0, [x0]
  40817c:	str	x0, [sp, #80]
  408180:	ldr	x0, [sp, #80]
  408184:	cmp	x0, #0x0
  408188:	b.eq	4081fc <printf@plt+0x6dcc>  // b.none
  40818c:	ldr	x0, [sp, #80]
  408190:	bl	404f74 <printf@plt+0x3b44>
  408194:	str	x0, [sp, #48]
  408198:	ldr	x0, [sp, #24]
  40819c:	ldr	w1, [x0, #12]
  4081a0:	ldr	x0, [sp, #48]
  4081a4:	ldr	w0, [x0, #8]
  4081a8:	cmp	w1, w0
  4081ac:	b.ge	4081c0 <printf@plt+0x6d90>  // b.tcont
  4081b0:	ldr	x0, [sp, #48]
  4081b4:	ldr	w1, [x0, #8]
  4081b8:	ldr	x0, [sp, #24]
  4081bc:	str	w1, [x0, #12]
  4081c0:	ldr	x0, [sp, #24]
  4081c4:	ldr	w1, [x0, #16]
  4081c8:	ldr	x0, [sp, #48]
  4081cc:	ldr	w0, [x0, #8]
  4081d0:	cmp	w1, w0
  4081d4:	b.le	4081e8 <printf@plt+0x6db8>
  4081d8:	ldr	x0, [sp, #48]
  4081dc:	ldr	w1, [x0, #8]
  4081e0:	ldr	x0, [sp, #24]
  4081e4:	str	w1, [x0, #16]
  4081e8:	ldr	x0, [sp, #80]
  4081ec:	bl	404f8c <printf@plt+0x3b5c>
  4081f0:	ldr	x0, [x0]
  4081f4:	str	x0, [sp, #80]
  4081f8:	b	408180 <printf@plt+0x6d50>
  4081fc:	ldr	x0, [sp, #24]
  408200:	ldr	w0, [x0, #16]
  408204:	cmp	w0, #0x0
  408208:	b.ne	408238 <printf@plt+0x6e08>  // b.any
  40820c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408210:	add	x0, x0, #0x190
  408214:	ldr	x0, [x0]
  408218:	mov	x3, x0
  40821c:	mov	x2, #0xa1                  	// #161
  408220:	mov	x1, #0x1                   	// #1
  408224:	adrp	x0, 417000 <printf@plt+0x15bd0>
  408228:	add	x0, x0, #0x138
  40822c:	bl	4013d0 <fwrite@plt>
  408230:	mov	w0, #0x1                   	// #1
  408234:	bl	4013b0 <exit@plt>
  408238:	mov	w1, #0x40                  	// #64
  40823c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408240:	add	x0, x0, #0x1a0
  408244:	bl	404514 <printf@plt+0x30e4>
  408248:	and	w0, w0, #0xff
  40824c:	cmp	w0, #0x0
  408250:	b.eq	40831c <printf@plt+0x6eec>  // b.none
  408254:	ldr	x0, [sp, #24]
  408258:	ldr	x0, [x0]
  40825c:	str	x0, [sp, #72]
  408260:	ldr	x0, [sp, #72]
  408264:	cmp	x0, #0x0
  408268:	b.eq	40831c <printf@plt+0x6eec>  // b.none
  40826c:	ldr	x0, [sp, #72]
  408270:	bl	404f74 <printf@plt+0x3b44>
  408274:	str	x0, [sp, #40]
  408278:	ldr	x0, [sp, #40]
  40827c:	ldr	x0, [x0]
  408280:	str	x0, [sp, #64]
  408284:	ldr	x0, [sp, #40]
  408288:	ldr	w0, [x0, #8]
  40828c:	str	w0, [sp, #60]
  408290:	ldr	w0, [sp, #60]
  408294:	cmp	w0, #0x0
  408298:	b.le	408308 <printf@plt+0x6ed8>
  40829c:	ldr	x0, [sp, #64]
  4082a0:	ldrb	w0, [x0]
  4082a4:	sxtb	w0, w0
  4082a8:	cmp	w0, #0x0
  4082ac:	b.ge	4082ec <printf@plt+0x6ebc>  // b.tcont
  4082b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4082b4:	add	x0, x0, #0x190
  4082b8:	ldr	x4, [x0]
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	ldr	w1, [x0, #8]
  4082c4:	ldr	x0, [sp, #40]
  4082c8:	ldr	x0, [x0]
  4082cc:	mov	x3, x0
  4082d0:	mov	w2, w1
  4082d4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4082d8:	add	x1, x0, #0x1e0
  4082dc:	mov	x0, x4
  4082e0:	bl	4011e0 <fprintf@plt>
  4082e4:	mov	w0, #0x1                   	// #1
  4082e8:	bl	4013b0 <exit@plt>
  4082ec:	ldr	x0, [sp, #64]
  4082f0:	add	x0, x0, #0x1
  4082f4:	str	x0, [sp, #64]
  4082f8:	ldr	w0, [sp, #60]
  4082fc:	sub	w0, w0, #0x1
  408300:	str	w0, [sp, #60]
  408304:	b	408290 <printf@plt+0x6e60>
  408308:	ldr	x0, [sp, #72]
  40830c:	bl	404f8c <printf@plt+0x3b5c>
  408310:	ldr	x0, [x0]
  408314:	str	x0, [sp, #72]
  408318:	b	408260 <printf@plt+0x6e30>
  40831c:	mov	w1, #0x80000               	// #524288
  408320:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408324:	add	x0, x0, #0x1a0
  408328:	bl	404514 <printf@plt+0x30e4>
  40832c:	and	w0, w0, #0xff
  408330:	eor	w0, w0, #0x1
  408334:	and	w0, w0, #0xff
  408338:	cmp	w0, #0x0
  40833c:	b.eq	408360 <printf@plt+0x6f30>  // b.none
  408340:	ldr	x0, [sp, #24]
  408344:	ldr	w1, [x0, #16]
  408348:	ldr	x0, [sp, #24]
  40834c:	ldr	w0, [x0, #12]
  408350:	cmp	w1, w0
  408354:	b.eq	408360 <printf@plt+0x6f30>  // b.none
  408358:	mov	w1, #0x1                   	// #1
  40835c:	b	408364 <printf@plt+0x6f34>
  408360:	mov	w1, #0x0                   	// #0
  408364:	ldr	x0, [sp, #24]
  408368:	strb	w1, [x0, #20]
  40836c:	nop
  408370:	ldp	x29, x30, [sp], #96
  408374:	ret
  408378:	stp	x29, x30, [sp, #-32]!
  40837c:	mov	x29, sp
  408380:	str	x0, [sp, #24]
  408384:	mov	w1, #0x40                  	// #64
  408388:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40838c:	add	x0, x0, #0x1a0
  408390:	bl	404514 <printf@plt+0x30e4>
  408394:	and	w0, w0, #0xff
  408398:	cmp	w0, #0x0
  40839c:	b.eq	4083a8 <printf@plt+0x6f78>  // b.none
  4083a0:	mov	w0, #0x80                  	// #128
  4083a4:	b	4083ac <printf@plt+0x6f7c>
  4083a8:	mov	w0, #0x100                 	// #256
  4083ac:	ldp	x29, x30, [sp], #32
  4083b0:	ret
  4083b4:	stp	x29, x30, [sp, #-64]!
  4083b8:	mov	x29, sp
  4083bc:	str	x0, [sp, #24]
  4083c0:	mov	w1, #0x2                   	// #2
  4083c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4083c8:	add	x0, x0, #0x1a0
  4083cc:	bl	404514 <printf@plt+0x30e4>
  4083d0:	and	w0, w0, #0xff
  4083d4:	cmp	w0, #0x0
  4083d8:	b.eq	408490 <printf@plt+0x7060>  // b.none
  4083dc:	ldr	x0, [sp, #24]
  4083e0:	bl	408378 <printf@plt+0x6f48>
  4083e4:	str	w0, [sp, #52]
  4083e8:	ldr	w0, [sp, #52]
  4083ec:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4083f0:	cmp	x0, x1
  4083f4:	b.hi	40840c <printf@plt+0x6fdc>  // b.pmore
  4083f8:	lsl	x0, x0, #2
  4083fc:	bl	4011a0 <_Znam@plt>
  408400:	str	x0, [sp, #40]
  408404:	str	wzr, [sp, #60]
  408408:	b	408410 <printf@plt+0x6fe0>
  40840c:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  408410:	ldr	w1, [sp, #60]
  408414:	ldr	w0, [sp, #52]
  408418:	cmp	w1, w0
  40841c:	b.cs	408448 <printf@plt+0x7018>  // b.hs, b.nlast
  408420:	ldr	w0, [sp, #60]
  408424:	lsl	x0, x0, #2
  408428:	ldr	x1, [sp, #40]
  40842c:	add	x0, x1, x0
  408430:	ldr	w1, [sp, #60]
  408434:	str	w1, [x0]
  408438:	ldr	w0, [sp, #60]
  40843c:	add	w0, w0, #0x1
  408440:	str	w0, [sp, #60]
  408444:	b	408410 <printf@plt+0x6fe0>
  408448:	mov	w0, #0x41                  	// #65
  40844c:	str	w0, [sp, #56]
  408450:	ldr	w0, [sp, #56]
  408454:	cmp	w0, #0x5a
  408458:	b.hi	408488 <printf@plt+0x7058>  // b.pmore
  40845c:	ldr	w0, [sp, #56]
  408460:	lsl	x0, x0, #2
  408464:	ldr	x1, [sp, #40]
  408468:	add	x0, x1, x0
  40846c:	ldr	w1, [sp, #56]
  408470:	add	w1, w1, #0x20
  408474:	str	w1, [x0]
  408478:	ldr	w0, [sp, #56]
  40847c:	add	w0, w0, #0x1
  408480:	str	w0, [sp, #56]
  408484:	b	408450 <printf@plt+0x7020>
  408488:	ldr	x0, [sp, #40]
  40848c:	b	408494 <printf@plt+0x7064>
  408490:	mov	x0, #0x0                   	// #0
  408494:	ldp	x29, x30, [sp], #64
  408498:	ret
  40849c:	stp	x29, x30, [sp, #-64]!
  4084a0:	mov	x29, sp
  4084a4:	str	x0, [sp, #40]
  4084a8:	str	x1, [sp, #32]
  4084ac:	str	x2, [sp, #24]
  4084b0:	ldr	x0, [sp, #40]
  4084b4:	ldr	x0, [x0]
  4084b8:	str	x0, [sp, #56]
  4084bc:	ldr	x0, [sp, #56]
  4084c0:	cmp	x0, #0x0
  4084c4:	b.eq	4084f0 <printf@plt+0x70c0>  // b.none
  4084c8:	ldr	x0, [sp, #56]
  4084cc:	bl	404f74 <printf@plt+0x3b44>
  4084d0:	ldr	x2, [sp, #24]
  4084d4:	ldr	x1, [sp, #32]
  4084d8:	bl	404a18 <printf@plt+0x35e8>
  4084dc:	ldr	x0, [sp, #56]
  4084e0:	bl	404f8c <printf@plt+0x3b5c>
  4084e4:	ldr	x0, [x0]
  4084e8:	str	x0, [sp, #56]
  4084ec:	b	4084bc <printf@plt+0x708c>
  4084f0:	nop
  4084f4:	ldp	x29, x30, [sp], #64
  4084f8:	ret
  4084fc:	stp	x29, x30, [sp, #-48]!
  408500:	mov	x29, sp
  408504:	str	x0, [sp, #24]
  408508:	ldr	x0, [sp, #24]
  40850c:	ldr	x0, [x0]
  408510:	str	x0, [sp, #40]
  408514:	ldr	x0, [sp, #40]
  408518:	cmp	x0, #0x0
  40851c:	b.eq	408540 <printf@plt+0x7110>  // b.none
  408520:	ldr	x0, [sp, #40]
  408524:	bl	404f74 <printf@plt+0x3b44>
  408528:	bl	404a9c <printf@plt+0x366c>
  40852c:	ldr	x0, [sp, #40]
  408530:	bl	404f8c <printf@plt+0x3b5c>
  408534:	ldr	x0, [x0]
  408538:	str	x0, [sp, #40]
  40853c:	b	408514 <printf@plt+0x70e4>
  408540:	nop
  408544:	ldp	x29, x30, [sp], #48
  408548:	ret
  40854c:	stp	x29, x30, [sp, #-112]!
  408550:	mov	x29, sp
  408554:	str	x19, [sp, #16]
  408558:	str	x0, [sp, #56]
  40855c:	str	x1, [sp, #48]
  408560:	str	x2, [sp, #40]
  408564:	ldr	x2, [sp, #40]
  408568:	ldr	x1, [sp, #48]
  40856c:	ldr	x0, [sp, #56]
  408570:	bl	40849c <printf@plt+0x706c>
  408574:	str	wzr, [sp, #108]
  408578:	ldr	x0, [sp, #56]
  40857c:	ldr	w0, [x0, #8]
  408580:	mov	w3, w0
  408584:	ldr	x0, [sp, #56]
  408588:	ldrb	w0, [x0, #20]
  40858c:	eor	w0, w0, #0x1
  408590:	and	w1, w0, #0xff
  408594:	add	x0, sp, #0x40
  408598:	mov	w2, w1
  40859c:	mov	w1, w3
  4085a0:	bl	407a2c <printf@plt+0x65fc>
  4085a4:	ldr	x0, [sp, #56]
  4085a8:	ldr	x0, [x0]
  4085ac:	str	x0, [sp, #96]
  4085b0:	ldr	x0, [sp, #96]
  4085b4:	cmp	x0, #0x0
  4085b8:	b.eq	408608 <printf@plt+0x71d8>  // b.none
  4085bc:	ldr	x0, [sp, #96]
  4085c0:	bl	404f74 <printf@plt+0x3b44>
  4085c4:	str	x0, [sp, #88]
  4085c8:	add	x0, sp, #0x40
  4085cc:	ldr	x1, [sp, #88]
  4085d0:	bl	407ed8 <printf@plt+0x6aa8>
  4085d4:	cmp	x0, #0x0
  4085d8:	cset	w0, ne  // ne = any
  4085dc:	and	w0, w0, #0xff
  4085e0:	cmp	w0, #0x0
  4085e4:	b.eq	4085f4 <printf@plt+0x71c4>  // b.none
  4085e8:	ldr	w0, [sp, #108]
  4085ec:	add	w0, w0, #0x1
  4085f0:	str	w0, [sp, #108]
  4085f4:	ldr	x0, [sp, #96]
  4085f8:	bl	404f8c <printf@plt+0x3b5c>
  4085fc:	ldr	x0, [x0]
  408600:	str	x0, [sp, #96]
  408604:	b	4085b0 <printf@plt+0x7180>
  408608:	add	x0, sp, #0x40
  40860c:	bl	407bc4 <printf@plt+0x6794>
  408610:	ldr	x0, [sp, #56]
  408614:	bl	4084fc <printf@plt+0x70cc>
  408618:	ldr	w0, [sp, #108]
  40861c:	b	408634 <printf@plt+0x7204>
  408620:	mov	x19, x0
  408624:	add	x0, sp, #0x40
  408628:	bl	407bc4 <printf@plt+0x6794>
  40862c:	mov	x0, x19
  408630:	bl	4013e0 <_Unwind_Resume@plt>
  408634:	ldr	x19, [sp, #16]
  408638:	ldp	x29, x30, [sp], #112
  40863c:	ret
  408640:	mov	x12, #0x10e0                	// #4320
  408644:	sub	sp, sp, x12
  408648:	stp	x29, x30, [sp]
  40864c:	mov	x29, sp
  408650:	str	x19, [sp, #16]
  408654:	str	x0, [sp, #40]
  408658:	mov	w1, #0x20000               	// #131072
  40865c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408660:	add	x0, x0, #0x1a0
  408664:	bl	404514 <printf@plt+0x30e4>
  408668:	and	w0, w0, #0xff
  40866c:	cmp	w0, #0x0
  408670:	b.eq	408698 <printf@plt+0x7268>  // b.none
  408674:	ldr	x0, [sp, #40]
  408678:	add	x19, x0, #0x18
  40867c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408680:	add	x0, x0, #0x1a0
  408684:	bl	40470c <printf@plt+0x32dc>
  408688:	mov	x1, x0
  40868c:	mov	x0, x19
  408690:	bl	401c30 <printf@plt+0x800>
  408694:	b	408ff8 <printf@plt+0x7bc8>
  408698:	ldr	x0, [sp, #40]
  40869c:	bl	4083b4 <printf@plt+0x6f84>
  4086a0:	str	x0, [sp, #4240]
  4086a4:	add	x0, sp, #0xc60
  4086a8:	bl	401b24 <printf@plt+0x6f4>
  4086ac:	mov	w1, #0x40000               	// #262144
  4086b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4086b4:	add	x0, x0, #0x1a0
  4086b8:	bl	404514 <printf@plt+0x30e4>
  4086bc:	and	w0, w0, #0xff
  4086c0:	eor	w0, w0, #0x1
  4086c4:	and	w0, w0, #0xff
  4086c8:	cmp	w0, #0x0
  4086cc:	b.eq	4089e4 <printf@plt+0x75b4>  // b.none
  4086d0:	ldr	x0, [sp, #40]
  4086d4:	ldr	x0, [x0]
  4086d8:	str	x0, [sp, #4312]
  4086dc:	ldr	x0, [sp, #4312]
  4086e0:	cmp	x0, #0x0
  4086e4:	b.eq	408704 <printf@plt+0x72d4>  // b.none
  4086e8:	ldr	x0, [sp, #4312]
  4086ec:	bl	404f8c <printf@plt+0x3b5c>
  4086f0:	ldr	x0, [x0]
  4086f4:	cmp	x0, #0x0
  4086f8:	b.eq	408704 <printf@plt+0x72d4>  // b.none
  4086fc:	mov	w0, #0x1                   	// #1
  408700:	b	408708 <printf@plt+0x72d8>
  408704:	mov	w0, #0x0                   	// #0
  408708:	cmp	w0, #0x0
  40870c:	b.eq	4089e4 <printf@plt+0x75b4>  // b.none
  408710:	ldr	x0, [sp, #4312]
  408714:	bl	404f74 <printf@plt+0x3b44>
  408718:	str	x0, [sp, #4232]
  40871c:	ldr	x0, [sp, #4312]
  408720:	bl	404f8c <printf@plt+0x3b5c>
  408724:	ldr	x0, [x0]
  408728:	str	x0, [sp, #4304]
  40872c:	ldr	x0, [sp, #4304]
  408730:	cmp	x0, #0x0
  408734:	b.eq	4089d0 <printf@plt+0x75a0>  // b.none
  408738:	ldr	x0, [sp, #4304]
  40873c:	bl	404f74 <printf@plt+0x3b44>
  408740:	str	x0, [sp, #4224]
  408744:	ldr	x0, [sp, #4232]
  408748:	ldr	w1, [x0, #8]
  40874c:	ldr	x0, [sp, #4224]
  408750:	ldr	w0, [x0, #8]
  408754:	cmp	w1, w0
  408758:	b.ne	4089bc <printf@plt+0x758c>  // b.any
  40875c:	ldr	x0, [sp, #4232]
  408760:	ldr	w0, [x0, #8]
  408764:	str	w0, [sp, #4220]
  408768:	str	wzr, [sp, #4300]
  40876c:	ldr	w0, [sp, #4220]
  408770:	sub	w0, w0, #0x1
  408774:	ldr	w1, [sp, #4300]
  408778:	cmp	w1, w0
  40877c:	b.ge	408868 <printf@plt+0x7438>  // b.tcont
  408780:	ldr	x0, [sp, #4232]
  408784:	ldr	x1, [x0]
  408788:	ldrsw	x0, [sp, #4300]
  40878c:	add	x0, x1, x0
  408790:	ldrb	w0, [x0]
  408794:	add	x1, sp, #0x1, lsl #12
  408798:	strb	w0, [x1, #203]
  40879c:	ldr	x0, [sp, #4224]
  4087a0:	ldr	x1, [x0]
  4087a4:	ldrsw	x0, [sp, #4300]
  4087a8:	add	x0, x1, x0
  4087ac:	ldrb	w0, [x0]
  4087b0:	add	x1, sp, #0x1, lsl #12
  4087b4:	strb	w0, [x1, #202]
  4087b8:	mov	w1, #0x2                   	// #2
  4087bc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4087c0:	add	x0, x0, #0x1a0
  4087c4:	bl	404514 <printf@plt+0x30e4>
  4087c8:	and	w0, w0, #0xff
  4087cc:	cmp	w0, #0x0
  4087d0:	b.eq	40883c <printf@plt+0x740c>  // b.none
  4087d4:	add	x0, sp, #0x1, lsl #12
  4087d8:	ldrb	w0, [x0, #203]
  4087dc:	cmp	w0, #0x40
  4087e0:	b.ls	408808 <printf@plt+0x73d8>  // b.plast
  4087e4:	add	x0, sp, #0x1, lsl #12
  4087e8:	ldrb	w0, [x0, #203]
  4087ec:	cmp	w0, #0x5a
  4087f0:	b.hi	408808 <printf@plt+0x73d8>  // b.pmore
  4087f4:	add	x0, sp, #0x1, lsl #12
  4087f8:	ldrb	w0, [x0, #203]
  4087fc:	add	w0, w0, #0x20
  408800:	add	x1, sp, #0x1, lsl #12
  408804:	strb	w0, [x1, #203]
  408808:	add	x0, sp, #0x1, lsl #12
  40880c:	ldrb	w0, [x0, #202]
  408810:	cmp	w0, #0x40
  408814:	b.ls	40883c <printf@plt+0x740c>  // b.plast
  408818:	add	x0, sp, #0x1, lsl #12
  40881c:	ldrb	w0, [x0, #202]
  408820:	cmp	w0, #0x5a
  408824:	b.hi	40883c <printf@plt+0x740c>  // b.pmore
  408828:	add	x0, sp, #0x1, lsl #12
  40882c:	ldrb	w0, [x0, #202]
  408830:	add	w0, w0, #0x20
  408834:	add	x1, sp, #0x1, lsl #12
  408838:	strb	w0, [x1, #202]
  40883c:	add	x0, sp, #0x1, lsl #12
  408840:	ldrb	w1, [x0, #203]
  408844:	add	x0, sp, #0x1, lsl #12
  408848:	ldrb	w0, [x0, #202]
  40884c:	cmp	w1, w0
  408850:	b.ne	408864 <printf@plt+0x7434>  // b.any
  408854:	ldr	w0, [sp, #4300]
  408858:	add	w0, w0, #0x1
  40885c:	str	w0, [sp, #4300]
  408860:	b	40876c <printf@plt+0x733c>
  408864:	nop
  408868:	ldr	w0, [sp, #4220]
  40886c:	sub	w0, w0, #0x1
  408870:	ldr	w1, [sp, #4300]
  408874:	cmp	w1, w0
  408878:	b.ge	4089bc <printf@plt+0x758c>  // b.tcont
  40887c:	ldr	w0, [sp, #4300]
  408880:	add	w0, w0, #0x1
  408884:	str	w0, [sp, #4292]
  408888:	ldr	w1, [sp, #4292]
  40888c:	ldr	w0, [sp, #4220]
  408890:	cmp	w1, w0
  408894:	b.ge	408980 <printf@plt+0x7550>  // b.tcont
  408898:	ldr	x0, [sp, #4232]
  40889c:	ldr	x1, [x0]
  4088a0:	ldrsw	x0, [sp, #4292]
  4088a4:	add	x0, x1, x0
  4088a8:	ldrb	w0, [x0]
  4088ac:	add	x1, sp, #0x1, lsl #12
  4088b0:	strb	w0, [x1, #195]
  4088b4:	ldr	x0, [sp, #4224]
  4088b8:	ldr	x1, [x0]
  4088bc:	ldrsw	x0, [sp, #4292]
  4088c0:	add	x0, x1, x0
  4088c4:	ldrb	w0, [x0]
  4088c8:	add	x1, sp, #0x1, lsl #12
  4088cc:	strb	w0, [x1, #194]
  4088d0:	mov	w1, #0x2                   	// #2
  4088d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4088d8:	add	x0, x0, #0x1a0
  4088dc:	bl	404514 <printf@plt+0x30e4>
  4088e0:	and	w0, w0, #0xff
  4088e4:	cmp	w0, #0x0
  4088e8:	b.eq	408954 <printf@plt+0x7524>  // b.none
  4088ec:	add	x0, sp, #0x1, lsl #12
  4088f0:	ldrb	w0, [x0, #195]
  4088f4:	cmp	w0, #0x40
  4088f8:	b.ls	408920 <printf@plt+0x74f0>  // b.plast
  4088fc:	add	x0, sp, #0x1, lsl #12
  408900:	ldrb	w0, [x0, #195]
  408904:	cmp	w0, #0x5a
  408908:	b.hi	408920 <printf@plt+0x74f0>  // b.pmore
  40890c:	add	x0, sp, #0x1, lsl #12
  408910:	ldrb	w0, [x0, #195]
  408914:	add	w0, w0, #0x20
  408918:	add	x1, sp, #0x1, lsl #12
  40891c:	strb	w0, [x1, #195]
  408920:	add	x0, sp, #0x1, lsl #12
  408924:	ldrb	w0, [x0, #194]
  408928:	cmp	w0, #0x40
  40892c:	b.ls	408954 <printf@plt+0x7524>  // b.plast
  408930:	add	x0, sp, #0x1, lsl #12
  408934:	ldrb	w0, [x0, #194]
  408938:	cmp	w0, #0x5a
  40893c:	b.hi	408954 <printf@plt+0x7524>  // b.pmore
  408940:	add	x0, sp, #0x1, lsl #12
  408944:	ldrb	w0, [x0, #194]
  408948:	add	w0, w0, #0x20
  40894c:	add	x1, sp, #0x1, lsl #12
  408950:	strb	w0, [x1, #194]
  408954:	add	x0, sp, #0x1, lsl #12
  408958:	ldrb	w1, [x0, #195]
  40895c:	add	x0, sp, #0x1, lsl #12
  408960:	ldrb	w0, [x0, #194]
  408964:	cmp	w1, w0
  408968:	b.ne	40897c <printf@plt+0x754c>  // b.any
  40896c:	ldr	w0, [sp, #4292]
  408970:	add	w0, w0, #0x1
  408974:	str	w0, [sp, #4292]
  408978:	b	408888 <printf@plt+0x7458>
  40897c:	nop
  408980:	ldr	w1, [sp, #4292]
  408984:	ldr	w0, [sp, #4220]
  408988:	cmp	w1, w0
  40898c:	b.lt	4089bc <printf@plt+0x758c>  // b.tstop
  408990:	add	x0, sp, #0xc60
  408994:	ldr	w1, [sp, #4300]
  408998:	bl	401608 <printf@plt+0x1d8>
  40899c:	and	w0, w0, #0xff
  4089a0:	eor	w0, w0, #0x1
  4089a4:	and	w0, w0, #0xff
  4089a8:	cmp	w0, #0x0
  4089ac:	b.eq	4089bc <printf@plt+0x758c>  // b.none
  4089b0:	add	x0, sp, #0xc60
  4089b4:	ldr	w1, [sp, #4300]
  4089b8:	bl	4016ac <printf@plt+0x27c>
  4089bc:	ldr	x0, [sp, #4304]
  4089c0:	bl	404f8c <printf@plt+0x3b5c>
  4089c4:	ldr	x0, [x0]
  4089c8:	str	x0, [sp, #4304]
  4089cc:	b	40872c <printf@plt+0x72fc>
  4089d0:	ldr	x0, [sp, #4312]
  4089d4:	bl	404f8c <printf@plt+0x3b5c>
  4089d8:	ldr	x0, [x0]
  4089dc:	str	x0, [sp, #4312]
  4089e0:	b	4086dc <printf@plt+0x72ac>
  4089e4:	ldr	x0, [sp, #40]
  4089e8:	ldr	w0, [x0, #12]
  4089ec:	mov	w1, #0xff                  	// #255
  4089f0:	cmp	w0, #0xff
  4089f4:	csel	w0, w0, w1, le
  4089f8:	sub	w0, w0, #0x1
  4089fc:	str	w0, [sp, #4216]
  408a00:	add	x1, sp, #0xc60
  408a04:	add	x0, sp, #0x858
  408a08:	bl	401bc8 <printf@plt+0x798>
  408a0c:	add	x0, sp, #0x858
  408a10:	ldr	x2, [sp, #4240]
  408a14:	mov	x1, x0
  408a18:	ldr	x0, [sp, #40]
  408a1c:	bl	40854c <printf@plt+0x711c>
  408a20:	str	w0, [sp, #4284]
  408a24:	add	x0, sp, #0x38
  408a28:	bl	401b24 <printf@plt+0x6f4>
  408a2c:	mov	w0, #0xffffffff            	// #-1
  408a30:	str	w0, [sp, #4280]
  408a34:	ldr	w0, [sp, #4216]
  408a38:	str	w0, [sp, #4276]
  408a3c:	ldr	w0, [sp, #4276]
  408a40:	cmn	w0, #0x1
  408a44:	b.lt	408ae8 <printf@plt+0x76b8>  // b.tstop
  408a48:	add	x0, sp, #0x858
  408a4c:	ldr	w1, [sp, #4276]
  408a50:	bl	401608 <printf@plt+0x1d8>
  408a54:	and	w0, w0, #0xff
  408a58:	eor	w0, w0, #0x1
  408a5c:	and	w0, w0, #0xff
  408a60:	cmp	w0, #0x0
  408a64:	b.eq	408ad8 <printf@plt+0x76a8>  // b.none
  408a68:	add	x1, sp, #0x858
  408a6c:	add	x0, sp, #0x440
  408a70:	bl	401bc8 <printf@plt+0x798>
  408a74:	add	x0, sp, #0x440
  408a78:	ldr	w1, [sp, #4276]
  408a7c:	bl	4016ac <printf@plt+0x27c>
  408a80:	add	x0, sp, #0x440
  408a84:	ldr	x2, [sp, #4240]
  408a88:	mov	x1, x0
  408a8c:	ldr	x0, [sp, #40]
  408a90:	bl	40854c <printf@plt+0x711c>
  408a94:	str	w0, [sp, #4212]
  408a98:	ldr	w1, [sp, #4212]
  408a9c:	ldr	w0, [sp, #4280]
  408aa0:	cmp	w1, w0
  408aa4:	b.cc	408ac4 <printf@plt+0x7694>  // b.lo, b.ul, b.last
  408aa8:	ldr	w1, [sp, #4212]
  408aac:	ldr	w0, [sp, #4280]
  408ab0:	cmp	w1, w0
  408ab4:	b.ne	408ad8 <printf@plt+0x76a8>  // b.any
  408ab8:	ldr	w0, [sp, #4276]
  408abc:	cmp	w0, #0x0
  408ac0:	b.lt	408ad8 <printf@plt+0x76a8>  // b.tstop
  408ac4:	add	x1, sp, #0x440
  408ac8:	add	x0, sp, #0x38
  408acc:	bl	401c30 <printf@plt+0x800>
  408ad0:	ldr	w0, [sp, #4212]
  408ad4:	str	w0, [sp, #4280]
  408ad8:	ldr	w0, [sp, #4276]
  408adc:	sub	w0, w0, #0x1
  408ae0:	str	w0, [sp, #4276]
  408ae4:	b	408a3c <printf@plt+0x760c>
  408ae8:	ldr	w1, [sp, #4280]
  408aec:	ldr	w0, [sp, #4284]
  408af0:	cmp	w1, w0
  408af4:	b.cc	408afc <printf@plt+0x76cc>  // b.lo, b.ul, b.last
  408af8:	b	408b14 <printf@plt+0x76e4>
  408afc:	add	x1, sp, #0x38
  408b00:	add	x0, sp, #0x858
  408b04:	bl	401c30 <printf@plt+0x800>
  408b08:	ldr	w0, [sp, #4280]
  408b0c:	str	w0, [sp, #4284]
  408b10:	b	408a24 <printf@plt+0x75f4>
  408b14:	add	x0, sp, #0x38
  408b18:	bl	401b24 <printf@plt+0x6f4>
  408b1c:	mov	w0, #0xffffffff            	// #-1
  408b20:	str	w0, [sp, #4272]
  408b24:	ldr	w0, [sp, #4216]
  408b28:	str	w0, [sp, #4268]
  408b2c:	ldr	w0, [sp, #4268]
  408b30:	cmn	w0, #0x1
  408b34:	b.lt	408c04 <printf@plt+0x77d4>  // b.tstop
  408b38:	add	x0, sp, #0x858
  408b3c:	ldr	w1, [sp, #4268]
  408b40:	bl	401608 <printf@plt+0x1d8>
  408b44:	and	w0, w0, #0xff
  408b48:	cmp	w0, #0x0
  408b4c:	b.eq	408b78 <printf@plt+0x7748>  // b.none
  408b50:	add	x0, sp, #0xc60
  408b54:	ldr	w1, [sp, #4268]
  408b58:	bl	401608 <printf@plt+0x1d8>
  408b5c:	and	w0, w0, #0xff
  408b60:	eor	w0, w0, #0x1
  408b64:	and	w0, w0, #0xff
  408b68:	cmp	w0, #0x0
  408b6c:	b.eq	408b78 <printf@plt+0x7748>  // b.none
  408b70:	mov	w0, #0x1                   	// #1
  408b74:	b	408b7c <printf@plt+0x774c>
  408b78:	mov	w0, #0x0                   	// #0
  408b7c:	cmp	w0, #0x0
  408b80:	b.eq	408bf4 <printf@plt+0x77c4>  // b.none
  408b84:	add	x1, sp, #0x858
  408b88:	add	x0, sp, #0x440
  408b8c:	bl	401bc8 <printf@plt+0x798>
  408b90:	add	x0, sp, #0x440
  408b94:	ldr	w1, [sp, #4268]
  408b98:	bl	4017f4 <printf@plt+0x3c4>
  408b9c:	add	x0, sp, #0x440
  408ba0:	ldr	x2, [sp, #4240]
  408ba4:	mov	x1, x0
  408ba8:	ldr	x0, [sp, #40]
  408bac:	bl	40854c <printf@plt+0x711c>
  408bb0:	str	w0, [sp, #4208]
  408bb4:	ldr	w1, [sp, #4208]
  408bb8:	ldr	w0, [sp, #4272]
  408bbc:	cmp	w1, w0
  408bc0:	b.cc	408be0 <printf@plt+0x77b0>  // b.lo, b.ul, b.last
  408bc4:	ldr	w1, [sp, #4208]
  408bc8:	ldr	w0, [sp, #4272]
  408bcc:	cmp	w1, w0
  408bd0:	b.ne	408bf4 <printf@plt+0x77c4>  // b.any
  408bd4:	ldr	w0, [sp, #4268]
  408bd8:	cmn	w0, #0x1
  408bdc:	b.ne	408bf4 <printf@plt+0x77c4>  // b.any
  408be0:	add	x1, sp, #0x440
  408be4:	add	x0, sp, #0x38
  408be8:	bl	401c30 <printf@plt+0x800>
  408bec:	ldr	w0, [sp, #4208]
  408bf0:	str	w0, [sp, #4272]
  408bf4:	ldr	w0, [sp, #4268]
  408bf8:	sub	w0, w0, #0x1
  408bfc:	str	w0, [sp, #4268]
  408c00:	b	408b2c <printf@plt+0x76fc>
  408c04:	ldr	w1, [sp, #4272]
  408c08:	ldr	w0, [sp, #4284]
  408c0c:	cmp	w1, w0
  408c10:	b.ls	408c18 <printf@plt+0x77e8>  // b.plast
  408c14:	b	408c30 <printf@plt+0x7800>
  408c18:	add	x1, sp, #0x38
  408c1c:	add	x0, sp, #0x858
  408c20:	bl	401c30 <printf@plt+0x800>
  408c24:	ldr	w0, [sp, #4272]
  408c28:	str	w0, [sp, #4284]
  408c2c:	b	408b14 <printf@plt+0x76e4>
  408c30:	add	x0, sp, #0x38
  408c34:	bl	401b24 <printf@plt+0x6f4>
  408c38:	mov	w0, #0xffffffff            	// #-1
  408c3c:	str	w0, [sp, #4264]
  408c40:	ldr	w0, [sp, #4216]
  408c44:	str	w0, [sp, #4260]
  408c48:	ldr	w0, [sp, #4260]
  408c4c:	cmn	w0, #0x1
  408c50:	b.lt	408e14 <printf@plt+0x79e4>  // b.tstop
  408c54:	add	x0, sp, #0x858
  408c58:	ldr	w1, [sp, #4260]
  408c5c:	bl	401608 <printf@plt+0x1d8>
  408c60:	and	w0, w0, #0xff
  408c64:	cmp	w0, #0x0
  408c68:	b.eq	408c94 <printf@plt+0x7864>  // b.none
  408c6c:	add	x0, sp, #0xc60
  408c70:	ldr	w1, [sp, #4260]
  408c74:	bl	401608 <printf@plt+0x1d8>
  408c78:	and	w0, w0, #0xff
  408c7c:	eor	w0, w0, #0x1
  408c80:	and	w0, w0, #0xff
  408c84:	cmp	w0, #0x0
  408c88:	b.eq	408c94 <printf@plt+0x7864>  // b.none
  408c8c:	mov	w0, #0x1                   	// #1
  408c90:	b	408c98 <printf@plt+0x7868>
  408c94:	mov	w0, #0x0                   	// #0
  408c98:	cmp	w0, #0x0
  408c9c:	b.eq	408e04 <printf@plt+0x79d4>  // b.none
  408ca0:	ldr	w0, [sp, #4216]
  408ca4:	str	w0, [sp, #4256]
  408ca8:	ldr	w0, [sp, #4256]
  408cac:	cmn	w0, #0x1
  408cb0:	b.lt	408e04 <printf@plt+0x79d4>  // b.tstop
  408cb4:	add	x0, sp, #0x858
  408cb8:	ldr	w1, [sp, #4256]
  408cbc:	bl	401608 <printf@plt+0x1d8>
  408cc0:	and	w0, w0, #0xff
  408cc4:	cmp	w0, #0x0
  408cc8:	b.eq	408d04 <printf@plt+0x78d4>  // b.none
  408ccc:	add	x0, sp, #0xc60
  408cd0:	ldr	w1, [sp, #4256]
  408cd4:	bl	401608 <printf@plt+0x1d8>
  408cd8:	and	w0, w0, #0xff
  408cdc:	eor	w0, w0, #0x1
  408ce0:	and	w0, w0, #0xff
  408ce4:	cmp	w0, #0x0
  408ce8:	b.eq	408d04 <printf@plt+0x78d4>  // b.none
  408cec:	ldr	w1, [sp, #4256]
  408cf0:	ldr	w0, [sp, #4260]
  408cf4:	cmp	w1, w0
  408cf8:	b.eq	408d04 <printf@plt+0x78d4>  // b.none
  408cfc:	mov	w0, #0x1                   	// #1
  408d00:	b	408d08 <printf@plt+0x78d8>
  408d04:	mov	w0, #0x0                   	// #0
  408d08:	cmp	w0, #0x0
  408d0c:	b.eq	408df4 <printf@plt+0x79c4>  // b.none
  408d10:	ldr	w0, [sp, #4216]
  408d14:	str	w0, [sp, #4252]
  408d18:	ldr	w0, [sp, #4252]
  408d1c:	cmp	w0, #0x0
  408d20:	b.lt	408df4 <printf@plt+0x79c4>  // b.tstop
  408d24:	add	x0, sp, #0x858
  408d28:	ldr	w1, [sp, #4252]
  408d2c:	bl	401608 <printf@plt+0x1d8>
  408d30:	and	w0, w0, #0xff
  408d34:	eor	w0, w0, #0x1
  408d38:	and	w0, w0, #0xff
  408d3c:	cmp	w0, #0x0
  408d40:	b.eq	408de4 <printf@plt+0x79b4>  // b.none
  408d44:	add	x1, sp, #0x858
  408d48:	add	x0, sp, #0x440
  408d4c:	bl	401bc8 <printf@plt+0x798>
  408d50:	add	x0, sp, #0x440
  408d54:	ldr	w1, [sp, #4260]
  408d58:	bl	4017f4 <printf@plt+0x3c4>
  408d5c:	add	x0, sp, #0x440
  408d60:	ldr	w1, [sp, #4256]
  408d64:	bl	4017f4 <printf@plt+0x3c4>
  408d68:	add	x0, sp, #0x440
  408d6c:	ldr	w1, [sp, #4252]
  408d70:	bl	4016ac <printf@plt+0x27c>
  408d74:	add	x0, sp, #0x440
  408d78:	ldr	x2, [sp, #4240]
  408d7c:	mov	x1, x0
  408d80:	ldr	x0, [sp, #40]
  408d84:	bl	40854c <printf@plt+0x711c>
  408d88:	str	w0, [sp, #4204]
  408d8c:	ldr	w1, [sp, #4204]
  408d90:	ldr	w0, [sp, #4264]
  408d94:	cmp	w1, w0
  408d98:	b.cc	408dd0 <printf@plt+0x79a0>  // b.lo, b.ul, b.last
  408d9c:	ldr	w1, [sp, #4204]
  408da0:	ldr	w0, [sp, #4264]
  408da4:	cmp	w1, w0
  408da8:	b.ne	408de4 <printf@plt+0x79b4>  // b.any
  408dac:	ldr	w0, [sp, #4260]
  408db0:	cmn	w0, #0x1
  408db4:	b.eq	408dd0 <printf@plt+0x79a0>  // b.none
  408db8:	ldr	w0, [sp, #4256]
  408dbc:	cmn	w0, #0x1
  408dc0:	b.eq	408dd0 <printf@plt+0x79a0>  // b.none
  408dc4:	ldr	w0, [sp, #4252]
  408dc8:	cmp	w0, #0x0
  408dcc:	b.lt	408de4 <printf@plt+0x79b4>  // b.tstop
  408dd0:	add	x1, sp, #0x440
  408dd4:	add	x0, sp, #0x38
  408dd8:	bl	401c30 <printf@plt+0x800>
  408ddc:	ldr	w0, [sp, #4204]
  408de0:	str	w0, [sp, #4264]
  408de4:	ldr	w0, [sp, #4252]
  408de8:	sub	w0, w0, #0x1
  408dec:	str	w0, [sp, #4252]
  408df0:	b	408d18 <printf@plt+0x78e8>
  408df4:	ldr	w0, [sp, #4256]
  408df8:	sub	w0, w0, #0x1
  408dfc:	str	w0, [sp, #4256]
  408e00:	b	408ca8 <printf@plt+0x7878>
  408e04:	ldr	w0, [sp, #4260]
  408e08:	sub	w0, w0, #0x1
  408e0c:	str	w0, [sp, #4260]
  408e10:	b	408c48 <printf@plt+0x7818>
  408e14:	ldr	w1, [sp, #4264]
  408e18:	ldr	w0, [sp, #4284]
  408e1c:	cmp	w1, w0
  408e20:	b.ls	408e54 <printf@plt+0x7a24>  // b.plast
  408e24:	ldr	x0, [sp, #40]
  408e28:	add	x0, x0, #0x18
  408e2c:	add	x1, sp, #0x858
  408e30:	bl	401c30 <printf@plt+0x800>
  408e34:	mov	w1, #0x200000              	// #2097152
  408e38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408e3c:	add	x0, x0, #0x1a0
  408e40:	bl	404514 <printf@plt+0x30e4>
  408e44:	and	w0, w0, #0xff
  408e48:	cmp	w0, #0x0
  408e4c:	b.ne	408e6c <printf@plt+0x7a3c>  // b.any
  408e50:	b	408fe4 <printf@plt+0x7bb4>
  408e54:	add	x1, sp, #0x38
  408e58:	add	x0, sp, #0x858
  408e5c:	bl	401c30 <printf@plt+0x800>
  408e60:	ldr	w0, [sp, #4264]
  408e64:	str	w0, [sp, #4284]
  408e68:	b	408c30 <printf@plt+0x7800>
  408e6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408e70:	add	x0, x0, #0x190
  408e74:	ldr	x0, [x0]
  408e78:	mov	x3, x0
  408e7c:	mov	x2, #0x15                  	// #21
  408e80:	mov	x1, #0x1                   	// #1
  408e84:	adrp	x0, 417000 <printf@plt+0x15bd0>
  408e88:	add	x0, x0, #0x260
  408e8c:	bl	4013d0 <fwrite@plt>
  408e90:	ldr	x0, [sp, #40]
  408e94:	add	x0, x0, #0x18
  408e98:	add	x1, sp, #0x848
  408e9c:	mov	x8, x1
  408ea0:	bl	401f54 <printf@plt+0xb24>
  408ea4:	add	x0, sp, #0x1, lsl #12
  408ea8:	strb	wzr, [x0, #155]
  408eac:	mov	w0, #0x1                   	// #1
  408eb0:	add	x1, sp, #0x1, lsl #12
  408eb4:	strb	w0, [x1, #154]
  408eb8:	add	x0, sp, #0x848
  408ebc:	bl	402274 <printf@plt+0xe44>
  408ec0:	str	w0, [sp, #4200]
  408ec4:	ldr	w0, [sp, #4200]
  408ec8:	cmn	w0, #0x2
  408ecc:	cset	w0, ne  // ne = any
  408ed0:	and	w0, w0, #0xff
  408ed4:	cmp	w0, #0x0
  408ed8:	b.eq	408f68 <printf@plt+0x7b38>  // b.none
  408edc:	add	x0, sp, #0x1, lsl #12
  408ee0:	ldrb	w0, [x0, #154]
  408ee4:	eor	w0, w0, #0x1
  408ee8:	and	w0, w0, #0xff
  408eec:	cmp	w0, #0x0
  408ef0:	b.eq	408f18 <printf@plt+0x7ae8>  // b.none
  408ef4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408ef8:	add	x0, x0, #0x190
  408efc:	ldr	x0, [x0]
  408f00:	mov	x3, x0
  408f04:	mov	x2, #0x2                   	// #2
  408f08:	mov	x1, #0x1                   	// #1
  408f0c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  408f10:	add	x0, x0, #0x278
  408f14:	bl	4013d0 <fwrite@plt>
  408f18:	ldr	w0, [sp, #4200]
  408f1c:	cmn	w0, #0x1
  408f20:	b.ne	408f34 <printf@plt+0x7b04>  // b.any
  408f24:	mov	w0, #0x1                   	// #1
  408f28:	add	x1, sp, #0x1, lsl #12
  408f2c:	strb	w0, [x1, #155]
  408f30:	b	408eb8 <printf@plt+0x7a88>
  408f34:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408f38:	add	x0, x0, #0x190
  408f3c:	ldr	x3, [x0]
  408f40:	ldr	w0, [sp, #4200]
  408f44:	add	w0, w0, #0x1
  408f48:	mov	w2, w0
  408f4c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  408f50:	add	x1, x0, #0x280
  408f54:	mov	x0, x3
  408f58:	bl	4011e0 <fprintf@plt>
  408f5c:	add	x0, sp, #0x1, lsl #12
  408f60:	strb	wzr, [x0, #154]
  408f64:	b	408eb8 <printf@plt+0x7a88>
  408f68:	add	x0, sp, #0x1, lsl #12
  408f6c:	ldrb	w0, [x0, #155]
  408f70:	cmp	w0, #0x0
  408f74:	b.eq	408fcc <printf@plt+0x7b9c>  // b.none
  408f78:	add	x0, sp, #0x1, lsl #12
  408f7c:	ldrb	w0, [x0, #154]
  408f80:	eor	w0, w0, #0x1
  408f84:	and	w0, w0, #0xff
  408f88:	cmp	w0, #0x0
  408f8c:	b.eq	408fb4 <printf@plt+0x7b84>  // b.none
  408f90:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408f94:	add	x0, x0, #0x190
  408f98:	ldr	x0, [x0]
  408f9c:	mov	x3, x0
  408fa0:	mov	x2, #0x2                   	// #2
  408fa4:	mov	x1, #0x1                   	// #1
  408fa8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  408fac:	add	x0, x0, #0x278
  408fb0:	bl	4013d0 <fwrite@plt>
  408fb4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408fb8:	add	x0, x0, #0x190
  408fbc:	ldr	x0, [x0]
  408fc0:	mov	x1, x0
  408fc4:	mov	w0, #0x24                  	// #36
  408fc8:	bl	401320 <fputc@plt>
  408fcc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  408fd0:	add	x0, x0, #0x190
  408fd4:	ldr	x0, [x0]
  408fd8:	mov	x1, x0
  408fdc:	mov	w0, #0xa                   	// #10
  408fe0:	bl	401320 <fputc@plt>
  408fe4:	ldr	x0, [sp, #4240]
  408fe8:	cmp	x0, #0x0
  408fec:	b.eq	408ff8 <printf@plt+0x7bc8>  // b.none
  408ff0:	ldr	x0, [sp, #4240]
  408ff4:	bl	401360 <_ZdaPv@plt>
  408ff8:	ldr	x19, [sp, #16]
  408ffc:	ldp	x29, x30, [sp]
  409000:	mov	x12, #0x10e0                	// #4320
  409004:	add	sp, sp, x12
  409008:	ret
  40900c:	stp	x29, x30, [sp, #-48]!
  409010:	mov	x29, sp
  409014:	str	x0, [sp, #24]
  409018:	ldr	x0, [sp, #24]
  40901c:	bl	4083b4 <printf@plt+0x6f84>
  409020:	str	x0, [sp, #40]
  409024:	ldr	x0, [sp, #24]
  409028:	add	x0, x0, #0x18
  40902c:	ldr	x2, [sp, #40]
  409030:	mov	x1, x0
  409034:	ldr	x0, [sp, #24]
  409038:	bl	40854c <printf@plt+0x711c>
  40903c:	str	w0, [sp, #36]
  409040:	ldr	x0, [sp, #40]
  409044:	cmp	x0, #0x0
  409048:	b.eq	409054 <printf@plt+0x7c24>  // b.none
  40904c:	ldr	x0, [sp, #40]
  409050:	bl	401360 <_ZdaPv@plt>
  409054:	ldr	w0, [sp, #36]
  409058:	ldp	x29, x30, [sp], #48
  40905c:	ret
  409060:	stp	x29, x30, [sp, #-48]!
  409064:	mov	x29, sp
  409068:	str	x0, [sp, #24]
  40906c:	str	x1, [sp, #16]
  409070:	str	wzr, [sp, #44]
  409074:	str	wzr, [sp, #40]
  409078:	ldr	x0, [sp, #24]
  40907c:	ldr	w0, [x0, #12]
  409080:	ldr	w1, [sp, #40]
  409084:	cmp	w1, w0
  409088:	b.ge	4090d4 <printf@plt+0x7ca4>  // b.tcont
  40908c:	ldrsw	x0, [sp, #40]
  409090:	lsl	x0, x0, #2
  409094:	ldr	x1, [sp, #16]
  409098:	add	x0, x1, x0
  40909c:	ldr	w0, [x0]
  4090a0:	ldr	w1, [sp, #44]
  4090a4:	cmp	w1, w0
  4090a8:	b.cs	4090c4 <printf@plt+0x7c94>  // b.hs, b.nlast
  4090ac:	ldrsw	x0, [sp, #40]
  4090b0:	lsl	x0, x0, #2
  4090b4:	ldr	x1, [sp, #16]
  4090b8:	add	x0, x1, x0
  4090bc:	ldr	w0, [x0]
  4090c0:	str	w0, [sp, #44]
  4090c4:	ldr	w0, [sp, #40]
  4090c8:	add	w0, w0, #0x1
  4090cc:	str	w0, [sp, #40]
  4090d0:	b	409078 <printf@plt+0x7c48>
  4090d4:	mov	w1, #0x40                  	// #64
  4090d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4090dc:	add	x0, x0, #0x1a0
  4090e0:	bl	404514 <printf@plt+0x30e4>
  4090e4:	and	w0, w0, #0xff
  4090e8:	cmp	w0, #0x0
  4090ec:	b.eq	4090f8 <printf@plt+0x7cc8>  // b.none
  4090f0:	mov	w0, #0x80                  	// #128
  4090f4:	b	4090fc <printf@plt+0x7ccc>
  4090f8:	mov	w0, #0x100                 	// #256
  4090fc:	ldr	w1, [sp, #44]
  409100:	add	w0, w0, w1
  409104:	ldp	x29, x30, [sp], #48
  409108:	ret
  40910c:	stp	x29, x30, [sp, #-128]!
  409110:	mov	x29, sp
  409114:	str	x0, [sp, #40]
  409118:	str	x1, [sp, #32]
  40911c:	str	x2, [sp, #24]
  409120:	mov	w1, #0x2                   	// #2
  409124:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409128:	add	x0, x0, #0x1a0
  40912c:	bl	404514 <printf@plt+0x30e4>
  409130:	and	w0, w0, #0xff
  409134:	cmp	w0, #0x0
  409138:	b.eq	40937c <printf@plt+0x7f4c>  // b.none
  40913c:	ldr	x1, [sp, #24]
  409140:	ldr	x0, [sp, #40]
  409144:	bl	409060 <printf@plt+0x7c30>
  409148:	str	w0, [sp, #100]
  40914c:	ldr	w0, [sp, #100]
  409150:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409154:	cmp	x0, x1
  409158:	b.hi	409170 <printf@plt+0x7d40>  // b.pmore
  40915c:	lsl	x0, x0, #2
  409160:	bl	4011a0 <_Znam@plt>
  409164:	str	x0, [sp, #88]
  409168:	str	wzr, [sp, #124]
  40916c:	b	409174 <printf@plt+0x7d44>
  409170:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  409174:	ldr	w1, [sp, #124]
  409178:	ldr	w0, [sp, #100]
  40917c:	cmp	w1, w0
  409180:	b.cs	4091ac <printf@plt+0x7d7c>  // b.hs, b.nlast
  409184:	ldr	w0, [sp, #124]
  409188:	lsl	x0, x0, #2
  40918c:	ldr	x1, [sp, #88]
  409190:	add	x0, x1, x0
  409194:	ldr	w1, [sp, #124]
  409198:	str	w1, [x0]
  40919c:	ldr	w0, [sp, #124]
  4091a0:	add	w0, w0, #0x1
  4091a4:	str	w0, [sp, #124]
  4091a8:	b	409174 <printf@plt+0x7d44>
  4091ac:	ldr	x0, [sp, #40]
  4091b0:	ldr	x0, [x0]
  4091b4:	str	x0, [sp, #112]
  4091b8:	ldr	x0, [sp, #112]
  4091bc:	cmp	x0, #0x0
  4091c0:	b.eq	409374 <printf@plt+0x7f44>  // b.none
  4091c4:	ldr	x0, [sp, #112]
  4091c8:	bl	404f74 <printf@plt+0x3b44>
  4091cc:	str	x0, [sp, #80]
  4091d0:	ldr	x0, [sp, #80]
  4091d4:	ldr	w0, [x0, #8]
  4091d8:	add	x1, sp, #0x30
  4091dc:	mov	x8, x1
  4091e0:	mov	w1, w0
  4091e4:	ldr	x0, [sp, #32]
  4091e8:	bl	401f1c <printf@plt+0xaec>
  4091ec:	add	x0, sp, #0x30
  4091f0:	bl	4020a4 <printf@plt+0xc74>
  4091f4:	str	w0, [sp, #76]
  4091f8:	ldr	w0, [sp, #76]
  4091fc:	cmn	w0, #0x2
  409200:	cset	w0, ne  // ne = any
  409204:	and	w0, w0, #0xff
  409208:	cmp	w0, #0x0
  40920c:	b.eq	409360 <printf@plt+0x7f30>  // b.none
  409210:	ldr	w0, [sp, #76]
  409214:	cmn	w0, #0x1
  409218:	b.ne	409244 <printf@plt+0x7e14>  // b.any
  40921c:	ldr	x0, [sp, #80]
  409220:	ldr	x1, [x0]
  409224:	ldr	x0, [sp, #80]
  409228:	ldr	w0, [x0, #8]
  40922c:	sxtw	x0, w0
  409230:	sub	x0, x0, #0x1
  409234:	add	x0, x1, x0
  409238:	ldrb	w0, [x0]
  40923c:	str	w0, [sp, #108]
  409240:	b	409278 <printf@plt+0x7e48>
  409244:	ldr	x0, [sp, #80]
  409248:	ldr	w0, [x0, #8]
  40924c:	ldr	w1, [sp, #76]
  409250:	cmp	w1, w0
  409254:	b.ge	409274 <printf@plt+0x7e44>  // b.tcont
  409258:	ldr	x0, [sp, #80]
  40925c:	ldr	x1, [x0]
  409260:	ldrsw	x0, [sp, #76]
  409264:	add	x0, x1, x0
  409268:	ldrb	w0, [x0]
  40926c:	str	w0, [sp, #108]
  409270:	b	409278 <printf@plt+0x7e48>
  409274:	bl	401390 <abort@plt>
  409278:	ldr	w0, [sp, #108]
  40927c:	cmp	w0, #0x40
  409280:	b.ls	40929c <printf@plt+0x7e6c>  // b.plast
  409284:	ldr	w0, [sp, #108]
  409288:	cmp	w0, #0x5a
  40928c:	b.hi	40929c <printf@plt+0x7e6c>  // b.pmore
  409290:	ldr	w0, [sp, #108]
  409294:	add	w0, w0, #0x20
  409298:	str	w0, [sp, #108]
  40929c:	ldr	w0, [sp, #108]
  4092a0:	cmp	w0, #0x60
  4092a4:	b.ls	4091ec <printf@plt+0x7dbc>  // b.plast
  4092a8:	ldr	w0, [sp, #108]
  4092ac:	cmp	w0, #0x7a
  4092b0:	b.hi	4091ec <printf@plt+0x7dbc>  // b.pmore
  4092b4:	ldr	w0, [sp, #76]
  4092b8:	cmn	w0, #0x1
  4092bc:	b.eq	4092e0 <printf@plt+0x7eb0>  // b.none
  4092c0:	ldrsw	x0, [sp, #76]
  4092c4:	lsl	x0, x0, #2
  4092c8:	ldr	x1, [sp, #24]
  4092cc:	add	x0, x1, x0
  4092d0:	ldr	w0, [x0]
  4092d4:	ldr	w1, [sp, #108]
  4092d8:	add	w0, w1, w0
  4092dc:	str	w0, [sp, #108]
  4092e0:	ldr	w0, [sp, #108]
  4092e4:	lsl	x0, x0, #2
  4092e8:	ldr	x1, [sp, #88]
  4092ec:	add	x0, x1, x0
  4092f0:	ldr	w0, [x0]
  4092f4:	str	w0, [sp, #72]
  4092f8:	ldr	w0, [sp, #108]
  4092fc:	sub	w0, w0, #0x20
  409300:	str	w0, [sp, #68]
  409304:	ldr	w0, [sp, #68]
  409308:	str	w0, [sp, #104]
  40930c:	ldr	w0, [sp, #104]
  409310:	cmp	w0, #0x0
  409314:	b.lt	4091ec <printf@plt+0x7dbc>  // b.tstop
  409318:	ldrsw	x0, [sp, #104]
  40931c:	lsl	x0, x0, #2
  409320:	ldr	x1, [sp, #88]
  409324:	add	x0, x1, x0
  409328:	ldr	w0, [x0]
  40932c:	ldr	w1, [sp, #68]
  409330:	cmp	w1, w0
  409334:	b.ne	4091ec <printf@plt+0x7dbc>  // b.any
  409338:	ldrsw	x0, [sp, #104]
  40933c:	lsl	x0, x0, #2
  409340:	ldr	x1, [sp, #88]
  409344:	add	x0, x1, x0
  409348:	ldr	w1, [sp, #72]
  40934c:	str	w1, [x0]
  409350:	ldr	w0, [sp, #104]
  409354:	sub	w0, w0, #0x20
  409358:	str	w0, [sp, #104]
  40935c:	b	40930c <printf@plt+0x7edc>
  409360:	ldr	x0, [sp, #112]
  409364:	bl	404f8c <printf@plt+0x3b5c>
  409368:	ldr	x0, [x0]
  40936c:	str	x0, [sp, #112]
  409370:	b	4091b8 <printf@plt+0x7d88>
  409374:	ldr	x0, [sp, #88]
  409378:	b	409380 <printf@plt+0x7f50>
  40937c:	mov	x0, #0x0                   	// #0
  409380:	ldp	x29, x30, [sp], #128
  409384:	ret
  409388:	stp	x29, x30, [sp, #-64]!
  40938c:	mov	x29, sp
  409390:	str	x0, [sp, #40]
  409394:	str	x1, [sp, #32]
  409398:	str	x2, [sp, #24]
  40939c:	str	x3, [sp, #16]
  4093a0:	ldr	x0, [sp, #40]
  4093a4:	ldr	x0, [x0]
  4093a8:	str	x0, [sp, #56]
  4093ac:	ldr	x0, [sp, #56]
  4093b0:	cmp	x0, #0x0
  4093b4:	b.eq	4093e4 <printf@plt+0x7fb4>  // b.none
  4093b8:	ldr	x0, [sp, #56]
  4093bc:	bl	404f74 <printf@plt+0x3b44>
  4093c0:	ldr	x3, [sp, #16]
  4093c4:	ldr	x2, [sp, #24]
  4093c8:	ldr	x1, [sp, #32]
  4093cc:	bl	404a4c <printf@plt+0x361c>
  4093d0:	ldr	x0, [sp, #56]
  4093d4:	bl	404f8c <printf@plt+0x3b5c>
  4093d8:	ldr	x0, [x0]
  4093dc:	str	x0, [sp, #56]
  4093e0:	b	4093ac <printf@plt+0x7f7c>
  4093e4:	nop
  4093e8:	ldp	x29, x30, [sp], #64
  4093ec:	ret
  4093f0:	stp	x29, x30, [sp, #-112]!
  4093f4:	mov	x29, sp
  4093f8:	str	x19, [sp, #16]
  4093fc:	str	x0, [sp, #40]
  409400:	str	x1, [sp, #32]
  409404:	ldr	x0, [sp, #40]
  409408:	add	x0, x0, #0x18
  40940c:	ldr	x2, [sp, #32]
  409410:	mov	x1, x0
  409414:	ldr	x0, [sp, #40]
  409418:	bl	40910c <printf@plt+0x7cdc>
  40941c:	str	x0, [sp, #88]
  409420:	ldr	x0, [sp, #40]
  409424:	add	x0, x0, #0x18
  409428:	ldr	x3, [sp, #32]
  40942c:	ldr	x2, [sp, #88]
  409430:	mov	x1, x0
  409434:	ldr	x0, [sp, #40]
  409438:	bl	409388 <printf@plt+0x7f58>
  40943c:	str	wzr, [sp, #108]
  409440:	ldr	x0, [sp, #40]
  409444:	ldr	w0, [x0, #8]
  409448:	mov	w3, w0
  40944c:	ldr	x0, [sp, #40]
  409450:	ldrb	w0, [x0, #20]
  409454:	eor	w0, w0, #0x1
  409458:	and	w1, w0, #0xff
  40945c:	add	x0, sp, #0x38
  409460:	mov	w2, w1
  409464:	mov	w1, w3
  409468:	bl	407a2c <printf@plt+0x65fc>
  40946c:	ldr	x0, [sp, #40]
  409470:	ldr	x0, [x0]
  409474:	str	x0, [sp, #96]
  409478:	ldr	x0, [sp, #96]
  40947c:	cmp	x0, #0x0
  409480:	b.eq	4094d0 <printf@plt+0x80a0>  // b.none
  409484:	ldr	x0, [sp, #96]
  409488:	bl	404f74 <printf@plt+0x3b44>
  40948c:	str	x0, [sp, #80]
  409490:	add	x0, sp, #0x38
  409494:	ldr	x1, [sp, #80]
  409498:	bl	407ed8 <printf@plt+0x6aa8>
  40949c:	cmp	x0, #0x0
  4094a0:	cset	w0, ne  // ne = any
  4094a4:	and	w0, w0, #0xff
  4094a8:	cmp	w0, #0x0
  4094ac:	b.eq	4094bc <printf@plt+0x808c>  // b.none
  4094b0:	ldr	w0, [sp, #108]
  4094b4:	add	w0, w0, #0x1
  4094b8:	str	w0, [sp, #108]
  4094bc:	ldr	x0, [sp, #96]
  4094c0:	bl	404f8c <printf@plt+0x3b5c>
  4094c4:	ldr	x0, [x0]
  4094c8:	str	x0, [sp, #96]
  4094cc:	b	409478 <printf@plt+0x8048>
  4094d0:	add	x0, sp, #0x38
  4094d4:	bl	407bc4 <printf@plt+0x6794>
  4094d8:	ldr	x0, [sp, #40]
  4094dc:	bl	4084fc <printf@plt+0x70cc>
  4094e0:	ldr	x0, [sp, #88]
  4094e4:	cmp	x0, #0x0
  4094e8:	b.eq	4094f4 <printf@plt+0x80c4>  // b.none
  4094ec:	ldr	x0, [sp, #88]
  4094f0:	bl	401360 <_ZdaPv@plt>
  4094f4:	ldr	w0, [sp, #108]
  4094f8:	b	409510 <printf@plt+0x80e0>
  4094fc:	mov	x19, x0
  409500:	add	x0, sp, #0x38
  409504:	bl	407bc4 <printf@plt+0x6794>
  409508:	mov	x0, x19
  40950c:	bl	4013e0 <_Unwind_Resume@plt>
  409510:	ldr	x19, [sp, #16]
  409514:	ldp	x29, x30, [sp], #112
  409518:	ret
  40951c:	stp	x29, x30, [sp, #-400]!
  409520:	mov	x29, sp
  409524:	stp	x19, x20, [sp, #16]
  409528:	stp	x21, x22, [sp, #32]
  40952c:	stp	x23, x24, [sp, #48]
  409530:	stp	x25, x26, [sp, #64]
  409534:	str	x27, [sp, #80]
  409538:	str	x0, [x29, #232]
  40953c:	ldr	x0, [x29, #232]
  409540:	bl	40900c <printf@plt+0x7bdc>
  409544:	str	w0, [x29, #360]
  409548:	ldr	x0, [x29, #232]
  40954c:	ldr	w0, [x0, #12]
  409550:	sxtw	x0, w0
  409554:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409558:	cmp	x0, x1
  40955c:	b.hi	409574 <printf@plt+0x8144>  // b.pmore
  409560:	lsl	x0, x0, #2
  409564:	bl	4011a0 <_Znam@plt>
  409568:	str	x0, [x29, #352]
  40956c:	str	wzr, [x29, #364]
  409570:	b	409578 <printf@plt+0x8148>
  409574:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  409578:	ldr	x0, [x29, #232]
  40957c:	ldr	w0, [x0, #12]
  409580:	ldr	w1, [x29, #364]
  409584:	cmp	w1, w0
  409588:	b.ge	4095b0 <printf@plt+0x8180>  // b.tcont
  40958c:	ldrsw	x0, [x29, #364]
  409590:	lsl	x0, x0, #2
  409594:	ldr	x1, [x29, #352]
  409598:	add	x0, x1, x0
  40959c:	str	wzr, [x0]
  4095a0:	ldr	w0, [x29, #364]
  4095a4:	add	w0, w0, #0x1
  4095a8:	str	w0, [x29, #364]
  4095ac:	b	409578 <printf@plt+0x8148>
  4095b0:	ldr	x1, [x29, #352]
  4095b4:	ldr	x0, [x29, #232]
  4095b8:	bl	4093f0 <printf@plt+0x7fc0>
  4095bc:	str	w0, [x29, #368]
  4095c0:	ldr	w1, [x29, #368]
  4095c4:	ldr	w0, [x29, #360]
  4095c8:	cmp	w1, w0
  4095cc:	b.ls	409b38 <printf@plt+0x8708>  // b.plast
  4095d0:	mov	x0, sp
  4095d4:	mov	x19, x0
  4095d8:	str	wzr, [x29, #372]
  4095dc:	ldr	x0, [x29, #232]
  4095e0:	add	x2, x0, #0x18
  4095e4:	ldr	x0, [x29, #232]
  4095e8:	ldr	w0, [x0, #12]
  4095ec:	add	x1, x29, #0x108
  4095f0:	mov	x8, x1
  4095f4:	mov	w1, w0
  4095f8:	mov	x0, x2
  4095fc:	bl	401f1c <printf@plt+0xaec>
  409600:	add	x0, x29, #0x108
  409604:	bl	4020a4 <printf@plt+0xc74>
  409608:	str	w0, [x29, #348]
  40960c:	ldr	w0, [x29, #348]
  409610:	cmn	w0, #0x2
  409614:	b.eq	409634 <printf@plt+0x8204>  // b.none
  409618:	ldr	w0, [x29, #348]
  40961c:	cmn	w0, #0x1
  409620:	b.eq	409600 <printf@plt+0x81d0>  // b.none
  409624:	ldr	w0, [x29, #372]
  409628:	add	w0, w0, #0x1
  40962c:	str	w0, [x29, #372]
  409630:	b	409600 <printf@plt+0x81d0>
  409634:	nop
  409638:	ldr	w0, [x29, #372]
  40963c:	sub	x0, x0, #0x1
  409640:	str	x0, [x29, #336]
  409644:	mov	x1, x0
  409648:	add	x1, x1, #0x1
  40964c:	str	x1, [x29, #176]
  409650:	str	xzr, [x29, #184]
  409654:	ldp	x2, x3, [x29, #176]
  409658:	mov	x1, x2
  40965c:	lsr	x1, x1, #59
  409660:	mov	x4, x3
  409664:	lsl	x4, x4, #5
  409668:	str	x4, [x29, #216]
  40966c:	ldr	x4, [x29, #216]
  409670:	orr	x1, x1, x4
  409674:	str	x1, [x29, #216]
  409678:	mov	x1, x2
  40967c:	lsl	x1, x1, #5
  409680:	str	x1, [x29, #208]
  409684:	mov	x1, x0
  409688:	add	x1, x1, #0x1
  40968c:	str	x1, [x29, #160]
  409690:	str	xzr, [x29, #168]
  409694:	ldp	x2, x3, [x29, #160]
  409698:	mov	x1, x2
  40969c:	lsr	x1, x1, #59
  4096a0:	mov	x4, x3
  4096a4:	lsl	x4, x4, #5
  4096a8:	str	x4, [x29, #200]
  4096ac:	ldr	x4, [x29, #200]
  4096b0:	orr	x1, x1, x4
  4096b4:	str	x1, [x29, #200]
  4096b8:	mov	x1, x2
  4096bc:	lsl	x1, x1, #5
  4096c0:	str	x1, [x29, #192]
  4096c4:	add	x0, x0, #0x1
  4096c8:	lsl	x0, x0, #2
  4096cc:	add	x0, x0, #0xf
  4096d0:	lsr	x0, x0, #4
  4096d4:	lsl	x0, x0, #4
  4096d8:	sub	sp, sp, x0
  4096dc:	mov	x0, sp
  4096e0:	add	x0, x0, #0x3
  4096e4:	lsr	x0, x0, #2
  4096e8:	lsl	x0, x0, #2
  4096ec:	str	x0, [x29, #328]
  4096f0:	str	wzr, [x29, #376]
  4096f4:	ldr	x0, [x29, #232]
  4096f8:	add	x2, x0, #0x18
  4096fc:	ldr	x0, [x29, #232]
  409700:	ldr	w0, [x0, #12]
  409704:	add	x1, x29, #0xf8
  409708:	mov	x8, x1
  40970c:	mov	w1, w0
  409710:	mov	x0, x2
  409714:	bl	401f1c <printf@plt+0xaec>
  409718:	add	x0, x29, #0xf8
  40971c:	bl	4020a4 <printf@plt+0xc74>
  409720:	str	w0, [x29, #324]
  409724:	ldr	w0, [x29, #324]
  409728:	cmn	w0, #0x2
  40972c:	b.eq	40975c <printf@plt+0x832c>  // b.none
  409730:	ldr	w0, [x29, #324]
  409734:	cmn	w0, #0x1
  409738:	b.eq	409718 <printf@plt+0x82e8>  // b.none
  40973c:	ldr	w0, [x29, #376]
  409740:	add	w1, w0, #0x1
  409744:	str	w1, [x29, #376]
  409748:	ldr	w2, [x29, #324]
  40974c:	ldr	x1, [x29, #328]
  409750:	mov	w0, w0
  409754:	str	w2, [x1, x0, lsl #2]
  409758:	b	409718 <printf@plt+0x82e8>
  40975c:	nop
  409760:	ldr	w1, [x29, #376]
  409764:	ldr	w0, [x29, #372]
  409768:	cmp	w1, w0
  40976c:	b.eq	409774 <printf@plt+0x8344>  // b.none
  409770:	bl	401390 <abort@plt>
  409774:	ldr	x0, [x29, #232]
  409778:	ldr	w0, [x0, #12]
  40977c:	sxtw	x0, w0
  409780:	sub	x0, x0, #0x1
  409784:	str	x0, [x29, #312]
  409788:	mov	x1, x0
  40978c:	add	x1, x1, #0x1
  409790:	str	x1, [x29, #144]
  409794:	str	xzr, [x29, #152]
  409798:	ldp	x2, x3, [x29, #144]
  40979c:	mov	x1, x2
  4097a0:	lsr	x1, x1, #59
  4097a4:	mov	x4, x3
  4097a8:	lsl	x27, x4, #5
  4097ac:	orr	x27, x1, x27
  4097b0:	mov	x1, x2
  4097b4:	lsl	x26, x1, #5
  4097b8:	mov	x1, x0
  4097bc:	add	x1, x1, #0x1
  4097c0:	str	x1, [x29, #128]
  4097c4:	str	xzr, [x29, #136]
  4097c8:	ldp	x2, x3, [x29, #128]
  4097cc:	mov	x1, x2
  4097d0:	lsr	x1, x1, #59
  4097d4:	mov	x4, x3
  4097d8:	lsl	x25, x4, #5
  4097dc:	orr	x25, x1, x25
  4097e0:	mov	x1, x2
  4097e4:	lsl	x24, x1, #5
  4097e8:	add	x0, x0, #0x1
  4097ec:	lsl	x0, x0, #2
  4097f0:	add	x0, x0, #0xf
  4097f4:	lsr	x0, x0, #4
  4097f8:	lsl	x0, x0, #4
  4097fc:	sub	sp, sp, x0
  409800:	mov	x0, sp
  409804:	add	x0, x0, #0x3
  409808:	lsr	x0, x0, #2
  40980c:	lsl	x0, x0, #2
  409810:	str	x0, [x29, #304]
  409814:	ldr	x0, [x29, #232]
  409818:	ldr	w0, [x0, #12]
  40981c:	sxtw	x0, w0
  409820:	sub	x0, x0, #0x1
  409824:	str	x0, [x29, #296]
  409828:	mov	x1, x0
  40982c:	add	x1, x1, #0x1
  409830:	str	x1, [x29, #112]
  409834:	str	xzr, [x29, #120]
  409838:	ldp	x2, x3, [x29, #112]
  40983c:	mov	x1, x2
  409840:	lsr	x1, x1, #59
  409844:	mov	x4, x3
  409848:	lsl	x23, x4, #5
  40984c:	orr	x23, x1, x23
  409850:	mov	x1, x2
  409854:	lsl	x22, x1, #5
  409858:	mov	x1, x0
  40985c:	add	x1, x1, #0x1
  409860:	str	x1, [x29, #96]
  409864:	str	xzr, [x29, #104]
  409868:	ldp	x2, x3, [x29, #96]
  40986c:	mov	x1, x2
  409870:	lsr	x1, x1, #59
  409874:	mov	x4, x3
  409878:	lsl	x21, x4, #5
  40987c:	orr	x21, x1, x21
  409880:	mov	x1, x2
  409884:	lsl	x20, x1, #5
  409888:	add	x0, x0, #0x1
  40988c:	lsl	x0, x0, #2
  409890:	add	x0, x0, #0xf
  409894:	lsr	x0, x0, #4
  409898:	lsl	x0, x0, #4
  40989c:	sub	sp, sp, x0
  4098a0:	mov	x0, sp
  4098a4:	add	x0, x0, #0x3
  4098a8:	lsr	x0, x0, #2
  4098ac:	lsl	x0, x0, #2
  4098b0:	str	x0, [x29, #288]
  4098b4:	mov	w0, #0x1                   	// #1
  4098b8:	str	w0, [x29, #380]
  4098bc:	mov	w0, #0xffffffff            	// #-1
  4098c0:	str	w0, [x29, #384]
  4098c4:	str	wzr, [x29, #388]
  4098c8:	ldr	w1, [x29, #388]
  4098cc:	ldr	w0, [x29, #372]
  4098d0:	cmp	w1, w0
  4098d4:	b.cs	409994 <printf@plt+0x8564>  // b.hs, b.nlast
  4098d8:	ldr	x3, [x29, #288]
  4098dc:	ldr	x0, [x29, #232]
  4098e0:	ldr	w0, [x0, #12]
  4098e4:	sxtw	x0, w0
  4098e8:	lsl	x0, x0, #2
  4098ec:	mov	x2, x0
  4098f0:	ldr	x1, [x29, #352]
  4098f4:	mov	x0, x3
  4098f8:	bl	4011b0 <memcpy@plt>
  4098fc:	ldr	x0, [x29, #328]
  409900:	ldr	w1, [x29, #388]
  409904:	ldr	w1, [x0, x1, lsl #2]
  409908:	ldr	x0, [x29, #288]
  40990c:	mov	w1, w1
  409910:	ldr	w1, [x0, x1, lsl #2]
  409914:	ldr	x0, [x29, #328]
  409918:	ldr	w2, [x29, #388]
  40991c:	ldr	w3, [x0, x2, lsl #2]
  409920:	ldr	w0, [x29, #380]
  409924:	add	w2, w1, w0
  409928:	ldr	x0, [x29, #288]
  40992c:	mov	w1, w3
  409930:	str	w2, [x0, x1, lsl #2]
  409934:	ldr	x0, [x29, #288]
  409938:	mov	x1, x0
  40993c:	ldr	x0, [x29, #232]
  409940:	bl	4093f0 <printf@plt+0x7fc0>
  409944:	str	w0, [x29, #284]
  409948:	ldr	w1, [x29, #284]
  40994c:	ldr	w0, [x29, #384]
  409950:	cmp	w1, w0
  409954:	b.cs	409984 <printf@plt+0x8554>  // b.hs, b.nlast
  409958:	ldr	x3, [x29, #304]
  40995c:	ldr	x1, [x29, #288]
  409960:	ldr	x0, [x29, #232]
  409964:	ldr	w0, [x0, #12]
  409968:	sxtw	x0, w0
  40996c:	lsl	x0, x0, #2
  409970:	mov	x2, x0
  409974:	mov	x0, x3
  409978:	bl	4011b0 <memcpy@plt>
  40997c:	ldr	w0, [x29, #284]
  409980:	str	w0, [x29, #384]
  409984:	ldr	w0, [x29, #388]
  409988:	add	w0, w0, #0x1
  40998c:	str	w0, [x29, #388]
  409990:	b	4098c8 <printf@plt+0x8498>
  409994:	ldr	w1, [x29, #384]
  409998:	ldr	w0, [x29, #368]
  40999c:	cmp	w1, w0
  4099a0:	b.cs	4099e4 <printf@plt+0x85b4>  // b.hs, b.nlast
  4099a4:	ldr	x1, [x29, #304]
  4099a8:	ldr	x0, [x29, #232]
  4099ac:	ldr	w0, [x0, #12]
  4099b0:	sxtw	x0, w0
  4099b4:	lsl	x0, x0, #2
  4099b8:	mov	x2, x0
  4099bc:	ldr	x0, [x29, #352]
  4099c0:	bl	4011b0 <memcpy@plt>
  4099c4:	ldr	w0, [x29, #384]
  4099c8:	str	w0, [x29, #368]
  4099cc:	nop
  4099d0:	ldr	w1, [x29, #368]
  4099d4:	ldr	w0, [x29, #360]
  4099d8:	cmp	w1, w0
  4099dc:	b.ls	4099f4 <printf@plt+0x85c4>  // b.plast
  4099e0:	b	4098b4 <printf@plt+0x8484>
  4099e4:	ldr	w0, [x29, #380]
  4099e8:	add	w0, w0, #0x1
  4099ec:	str	w0, [x29, #380]
  4099f0:	b	4098bc <printf@plt+0x848c>
  4099f4:	mov	w1, #0x200000              	// #2097152
  4099f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4099fc:	add	x0, x0, #0x1a0
  409a00:	bl	404514 <printf@plt+0x30e4>
  409a04:	and	w0, w0, #0xff
  409a08:	cmp	w0, #0x0
  409a0c:	b.eq	409b34 <printf@plt+0x8704>  // b.none
  409a10:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409a14:	add	x0, x0, #0x190
  409a18:	ldr	x0, [x0]
  409a1c:	mov	x3, x0
  409a20:	mov	x2, #0x1c                  	// #28
  409a24:	mov	x1, #0x1                   	// #1
  409a28:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409a2c:	add	x0, x0, #0x288
  409a30:	bl	4013d0 <fwrite@plt>
  409a34:	mov	w0, #0x1                   	// #1
  409a38:	strb	w0, [x29, #395]
  409a3c:	ldr	w0, [x29, #372]
  409a40:	str	w0, [x29, #396]
  409a44:	ldr	w0, [x29, #396]
  409a48:	sub	w1, w0, #0x1
  409a4c:	str	w1, [x29, #396]
  409a50:	cmp	w0, #0x0
  409a54:	cset	w0, ne  // ne = any
  409a58:	and	w0, w0, #0xff
  409a5c:	cmp	w0, #0x0
  409a60:	b.eq	409b1c <printf@plt+0x86ec>  // b.none
  409a64:	ldr	x0, [x29, #328]
  409a68:	ldr	w1, [x29, #396]
  409a6c:	ldr	w0, [x0, x1, lsl #2]
  409a70:	mov	w0, w0
  409a74:	lsl	x0, x0, #2
  409a78:	ldr	x1, [x29, #352]
  409a7c:	add	x0, x1, x0
  409a80:	ldr	w0, [x0]
  409a84:	cmp	w0, #0x0
  409a88:	b.eq	409a44 <printf@plt+0x8614>  // b.none
  409a8c:	ldrb	w0, [x29, #395]
  409a90:	eor	w0, w0, #0x1
  409a94:	and	w0, w0, #0xff
  409a98:	cmp	w0, #0x0
  409a9c:	b.eq	409ac4 <printf@plt+0x8694>  // b.none
  409aa0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409aa4:	add	x0, x0, #0x190
  409aa8:	ldr	x0, [x0]
  409aac:	mov	x3, x0
  409ab0:	mov	x2, #0x2                   	// #2
  409ab4:	mov	x1, #0x1                   	// #1
  409ab8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409abc:	add	x0, x0, #0x278
  409ac0:	bl	4013d0 <fwrite@plt>
  409ac4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409ac8:	add	x0, x0, #0x190
  409acc:	ldr	x4, [x0]
  409ad0:	ldr	x0, [x29, #328]
  409ad4:	ldr	w1, [x29, #396]
  409ad8:	ldr	w0, [x0, x1, lsl #2]
  409adc:	add	w2, w0, #0x1
  409ae0:	ldr	x0, [x29, #328]
  409ae4:	ldr	w1, [x29, #396]
  409ae8:	ldr	w0, [x0, x1, lsl #2]
  409aec:	mov	w0, w0
  409af0:	lsl	x0, x0, #2
  409af4:	ldr	x1, [x29, #352]
  409af8:	add	x0, x1, x0
  409afc:	ldr	w0, [x0]
  409b00:	mov	w3, w0
  409b04:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409b08:	add	x1, x0, #0x2a8
  409b0c:	mov	x0, x4
  409b10:	bl	4011e0 <fprintf@plt>
  409b14:	strb	wzr, [x29, #395]
  409b18:	b	409a44 <printf@plt+0x8614>
  409b1c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409b20:	add	x0, x0, #0x190
  409b24:	ldr	x0, [x0]
  409b28:	mov	x1, x0
  409b2c:	mov	w0, #0xa                   	// #10
  409b30:	bl	401320 <fputc@plt>
  409b34:	mov	sp, x19
  409b38:	ldr	x0, [x29, #232]
  409b3c:	ldr	x1, [x29, #352]
  409b40:	str	x1, [x0, #1056]
  409b44:	ldr	x0, [x29, #232]
  409b48:	ldr	x0, [x0, #1056]
  409b4c:	mov	x1, x0
  409b50:	ldr	x0, [x29, #232]
  409b54:	bl	409060 <printf@plt+0x7c30>
  409b58:	mov	w1, w0
  409b5c:	ldr	x0, [x29, #232]
  409b60:	str	w1, [x0, #1064]
  409b64:	ldr	x0, [x29, #232]
  409b68:	add	x1, x0, #0x18
  409b6c:	ldr	x0, [x29, #232]
  409b70:	ldr	x0, [x0, #1056]
  409b74:	mov	x2, x0
  409b78:	ldr	x0, [x29, #232]
  409b7c:	bl	40910c <printf@plt+0x7cdc>
  409b80:	mov	x1, x0
  409b84:	ldr	x0, [x29, #232]
  409b88:	str	x1, [x0, #1072]
  409b8c:	nop
  409b90:	mov	sp, x29
  409b94:	ldp	x19, x20, [sp, #16]
  409b98:	ldp	x21, x22, [sp, #32]
  409b9c:	ldp	x23, x24, [sp, #48]
  409ba0:	ldp	x25, x26, [sp, #64]
  409ba4:	ldr	x27, [sp, #80]
  409ba8:	ldp	x29, x30, [sp], #400
  409bac:	ret
  409bb0:	stp	x29, x30, [sp, #-240]!
  409bb4:	mov	x29, sp
  409bb8:	stp	x19, x20, [sp, #16]
  409bbc:	str	d8, [sp, #32]
  409bc0:	str	x0, [sp, #56]
  409bc4:	ldr	x0, [sp, #56]
  409bc8:	add	x1, x0, #0x18
  409bcc:	ldr	x0, [sp, #56]
  409bd0:	ldr	x2, [x0, #1072]
  409bd4:	ldr	x0, [sp, #56]
  409bd8:	ldr	x0, [x0, #1056]
  409bdc:	mov	x3, x0
  409be0:	ldr	x0, [sp, #56]
  409be4:	bl	409388 <printf@plt+0x7f58>
  409be8:	ldr	x0, [sp, #56]
  409bec:	add	x2, x0, #0x18
  409bf0:	ldr	x0, [sp, #56]
  409bf4:	ldr	w0, [x0, #12]
  409bf8:	add	x1, sp, #0x58
  409bfc:	mov	x8, x1
  409c00:	mov	w1, w0
  409c04:	mov	x0, x2
  409c08:	bl	401f1c <printf@plt+0xaec>
  409c0c:	add	x0, sp, #0x58
  409c10:	bl	402104 <printf@plt+0xcd4>
  409c14:	mov	w1, w0
  409c18:	ldr	x0, [sp, #56]
  409c1c:	str	w1, [x0, #1080]
  409c20:	ldr	x0, [sp, #56]
  409c24:	ldr	w1, [x0, #8]
  409c28:	ldr	x0, [sp, #56]
  409c2c:	str	w1, [x0, #1104]
  409c30:	ldr	x0, [sp, #56]
  409c34:	str	wzr, [x0, #1084]
  409c38:	ldr	x0, [sp, #56]
  409c3c:	ldr	w0, [x0, #1104]
  409c40:	mov	w3, w0
  409c44:	ldr	x0, [sp, #56]
  409c48:	ldrb	w0, [x0, #20]
  409c4c:	eor	w0, w0, #0x1
  409c50:	and	w1, w0, #0xff
  409c54:	add	x0, sp, #0x40
  409c58:	mov	w2, w1
  409c5c:	mov	w1, w3
  409c60:	bl	407a2c <printf@plt+0x65fc>
  409c64:	str	xzr, [sp, #224]
  409c68:	ldr	x0, [sp, #56]
  409c6c:	ldr	x0, [x0]
  409c70:	str	x0, [sp, #232]
  409c74:	ldr	x0, [sp, #232]
  409c78:	cmp	x0, #0x0
  409c7c:	b.eq	409e80 <printf@plt+0x8a50>  // b.none
  409c80:	ldr	x0, [sp, #232]
  409c84:	bl	404f74 <printf@plt+0x3b44>
  409c88:	str	x0, [sp, #144]
  409c8c:	add	x0, sp, #0x40
  409c90:	ldr	x1, [sp, #144]
  409c94:	bl	407ed8 <printf@plt+0x6aa8>
  409c98:	str	x0, [sp, #136]
  409c9c:	str	xzr, [sp, #216]
  409ca0:	ldr	x0, [sp, #136]
  409ca4:	cmp	x0, #0x0
  409ca8:	b.eq	409e3c <printf@plt+0x8a0c>  // b.none
  409cac:	ldr	x0, [sp, #56]
  409cb0:	ldr	w0, [x0, #1084]
  409cb4:	add	w1, w0, #0x1
  409cb8:	ldr	x0, [sp, #56]
  409cbc:	str	w1, [x0, #1084]
  409cc0:	ldr	x0, [sp, #56]
  409cc4:	ldr	w0, [x0, #1104]
  409cc8:	sub	w1, w0, #0x1
  409ccc:	ldr	x0, [sp, #56]
  409cd0:	str	w1, [x0, #1104]
  409cd4:	ldr	x0, [sp, #232]
  409cd8:	bl	404f8c <printf@plt+0x3b5c>
  409cdc:	mov	x19, x0
  409ce0:	ldr	x0, [sp, #224]
  409ce4:	bl	404f8c <printf@plt+0x3b5c>
  409ce8:	mov	x1, x0
  409cec:	ldr	x0, [x19]
  409cf0:	str	x0, [x1]
  409cf4:	ldr	x0, [sp, #232]
  409cf8:	str	x0, [sp, #216]
  409cfc:	ldr	x0, [sp, #136]
  409d00:	ldr	x1, [x0, #48]
  409d04:	ldr	x0, [sp, #144]
  409d08:	str	x1, [x0, #48]
  409d0c:	ldr	x0, [sp, #136]
  409d10:	ldr	x1, [sp, #144]
  409d14:	str	x1, [x0, #48]
  409d18:	mov	w1, #0x40000               	// #262144
  409d1c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409d20:	add	x0, x0, #0x1a0
  409d24:	bl	404514 <printf@plt+0x30e4>
  409d28:	and	w0, w0, #0xff
  409d2c:	eor	w0, w0, #0x1
  409d30:	and	w0, w0, #0xff
  409d34:	cmp	w0, #0x0
  409d38:	b.ne	409d58 <printf@plt+0x8928>  // b.any
  409d3c:	mov	w1, #0x200000              	// #2097152
  409d40:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409d44:	add	x0, x0, #0x1a0
  409d48:	bl	404514 <printf@plt+0x30e4>
  409d4c:	and	w0, w0, #0xff
  409d50:	cmp	w0, #0x0
  409d54:	b.eq	409d60 <printf@plt+0x8930>  // b.none
  409d58:	mov	w0, #0x1                   	// #1
  409d5c:	b	409d64 <printf@plt+0x8934>
  409d60:	mov	w0, #0x0                   	// #0
  409d64:	cmp	w0, #0x0
  409d68:	b.eq	409e4c <printf@plt+0x8a1c>  // b.none
  409d6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409d70:	add	x0, x0, #0x190
  409d74:	ldr	x6, [x0]
  409d78:	ldr	x0, [sp, #144]
  409d7c:	ldr	w1, [x0, #8]
  409d80:	ldr	x0, [sp, #144]
  409d84:	ldr	x2, [x0]
  409d88:	ldr	x0, [sp, #136]
  409d8c:	ldr	w3, [x0, #8]
  409d90:	ldr	x0, [sp, #136]
  409d94:	ldr	x0, [x0]
  409d98:	mov	x5, x0
  409d9c:	mov	w4, w3
  409da0:	mov	x3, x2
  409da4:	mov	w2, w1
  409da8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409dac:	add	x1, x0, #0x2b0
  409db0:	mov	x0, x6
  409db4:	bl	4011e0 <fprintf@plt>
  409db8:	str	wzr, [sp, #212]
  409dbc:	ldr	x0, [sp, #144]
  409dc0:	ldr	w0, [x0, #40]
  409dc4:	ldr	w1, [sp, #212]
  409dc8:	cmp	w1, w0
  409dcc:	b.ge	409e14 <printf@plt+0x89e4>  // b.tcont
  409dd0:	ldr	x0, [sp, #144]
  409dd4:	ldr	x1, [x0, #32]
  409dd8:	ldrsw	x0, [sp, #212]
  409ddc:	lsl	x0, x0, #2
  409de0:	add	x0, x1, x0
  409de4:	ldr	w0, [x0]
  409de8:	mov	w2, w0
  409dec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409df0:	add	x0, x0, #0x190
  409df4:	ldr	x0, [x0]
  409df8:	mov	x1, x0
  409dfc:	mov	w0, w2
  409e00:	bl	4011f0 <putc@plt>
  409e04:	ldr	w0, [sp, #212]
  409e08:	add	w0, w0, #0x1
  409e0c:	str	w0, [sp, #212]
  409e10:	b	409dbc <printf@plt+0x898c>
  409e14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409e18:	add	x0, x0, #0x190
  409e1c:	ldr	x0, [x0]
  409e20:	mov	x3, x0
  409e24:	mov	x2, #0x3                   	// #3
  409e28:	mov	x1, #0x1                   	// #1
  409e2c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409e30:	add	x0, x0, #0x2e0
  409e34:	bl	4013d0 <fwrite@plt>
  409e38:	b	409e4c <printf@plt+0x8a1c>
  409e3c:	ldr	x0, [sp, #144]
  409e40:	str	xzr, [x0, #48]
  409e44:	ldr	x0, [sp, #232]
  409e48:	str	x0, [sp, #224]
  409e4c:	ldr	x0, [sp, #232]
  409e50:	bl	404f8c <printf@plt+0x3b5c>
  409e54:	ldr	x0, [x0]
  409e58:	str	x0, [sp, #232]
  409e5c:	ldr	x0, [sp, #216]
  409e60:	cmp	x0, #0x0
  409e64:	b.eq	409c74 <printf@plt+0x8844>  // b.none
  409e68:	ldr	x0, [sp, #216]
  409e6c:	cmp	x0, #0x0
  409e70:	b.eq	409c74 <printf@plt+0x8844>  // b.none
  409e74:	mov	x1, #0x10                  	// #16
  409e78:	bl	401310 <_ZdlPvm@plt>
  409e7c:	b	409c74 <printf@plt+0x8844>
  409e80:	mov	w1, #0x200000              	// #2097152
  409e84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409e88:	add	x0, x0, #0x1a0
  409e8c:	bl	404514 <printf@plt+0x30e4>
  409e90:	and	w0, w0, #0xff
  409e94:	cmp	w0, #0x0
  409e98:	b.eq	409ea4 <printf@plt+0x8a74>  // b.none
  409e9c:	add	x0, sp, #0x40
  409ea0:	bl	407bf8 <printf@plt+0x67c8>
  409ea4:	add	x0, sp, #0x40
  409ea8:	bl	407bc4 <printf@plt+0x6794>
  409eac:	ldr	x0, [sp, #56]
  409eb0:	ldr	w0, [x0, #1084]
  409eb4:	cmp	w0, #0x0
  409eb8:	b.eq	409f9c <printf@plt+0x8b6c>  // b.none
  409ebc:	mov	w1, #0x40000               	// #262144
  409ec0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409ec4:	add	x0, x0, #0x1a0
  409ec8:	bl	404514 <printf@plt+0x30e4>
  409ecc:	and	w0, w0, #0xff
  409ed0:	cmp	w0, #0x0
  409ed4:	b.eq	409f04 <printf@plt+0x8ad4>  // b.none
  409ed8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409edc:	add	x0, x0, #0x190
  409ee0:	ldr	x3, [x0]
  409ee4:	ldr	x0, [sp, #56]
  409ee8:	ldr	w0, [x0, #1084]
  409eec:	mov	w2, w0
  409ef0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409ef4:	add	x1, x0, #0x2e8
  409ef8:	mov	x0, x3
  409efc:	bl	4011e0 <fprintf@plt>
  409f00:	b	409f9c <printf@plt+0x8b6c>
  409f04:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409f08:	add	x0, x0, #0x190
  409f0c:	ldr	x3, [x0]
  409f10:	ldr	x0, [sp, #56]
  409f14:	ldr	w0, [x0, #1084]
  409f18:	mov	w2, w0
  409f1c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409f20:	add	x1, x0, #0x330
  409f24:	mov	x0, x3
  409f28:	bl	4011e0 <fprintf@plt>
  409f2c:	mov	w1, #0x20000               	// #131072
  409f30:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409f34:	add	x0, x0, #0x1a0
  409f38:	bl	404514 <printf@plt+0x30e4>
  409f3c:	and	w0, w0, #0xff
  409f40:	cmp	w0, #0x0
  409f44:	b.eq	409f70 <printf@plt+0x8b40>  // b.none
  409f48:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409f4c:	add	x0, x0, #0x190
  409f50:	ldr	x0, [x0]
  409f54:	mov	x3, x0
  409f58:	mov	x2, #0x2e                  	// #46
  409f5c:	mov	x1, #0x1                   	// #1
  409f60:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409f64:	add	x0, x0, #0x360
  409f68:	bl	4013d0 <fwrite@plt>
  409f6c:	b	409f94 <printf@plt+0x8b64>
  409f70:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  409f74:	add	x0, x0, #0x190
  409f78:	ldr	x0, [x0]
  409f7c:	mov	x3, x0
  409f80:	mov	x2, #0xf                   	// #15
  409f84:	mov	x1, #0x1                   	// #1
  409f88:	adrp	x0, 417000 <printf@plt+0x15bd0>
  409f8c:	add	x0, x0, #0x390
  409f90:	bl	4013d0 <fwrite@plt>
  409f94:	mov	w0, #0x1                   	// #1
  409f98:	bl	4013b0 <exit@plt>
  409f9c:	ldr	x0, [sp, #56]
  409fa0:	ldr	w0, [x0, #1064]
  409fa4:	mov	w0, w0
  409fa8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409fac:	cmp	x0, x1
  409fb0:	b.hi	40a000 <printf@plt+0x8bd0>  // b.pmore
  409fb4:	lsl	x0, x0, #2
  409fb8:	bl	4011a0 <_Znam@plt>
  409fbc:	mov	x1, x0
  409fc0:	ldr	x0, [sp, #56]
  409fc4:	str	x1, [x0, #1088]
  409fc8:	ldr	x0, [sp, #56]
  409fcc:	ldr	x3, [x0, #1088]
  409fd0:	ldr	x0, [sp, #56]
  409fd4:	ldr	w0, [x0, #1064]
  409fd8:	mov	w0, w0
  409fdc:	lsl	x0, x0, #2
  409fe0:	mov	x2, x0
  409fe4:	mov	w1, #0x0                   	// #0
  409fe8:	mov	x0, x3
  409fec:	bl	401230 <memset@plt>
  409ff0:	ldr	x0, [sp, #56]
  409ff4:	ldr	x0, [x0]
  409ff8:	str	x0, [sp, #232]
  409ffc:	b	40a004 <printf@plt+0x8bd4>
  40a000:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40a004:	ldr	x0, [sp, #232]
  40a008:	cmp	x0, #0x0
  40a00c:	b.eq	40a098 <printf@plt+0x8c68>  // b.none
  40a010:	ldr	x0, [sp, #232]
  40a014:	bl	404f74 <printf@plt+0x3b44>
  40a018:	str	x0, [sp, #128]
  40a01c:	ldr	x0, [sp, #128]
  40a020:	ldr	x0, [x0, #32]
  40a024:	str	x0, [sp, #200]
  40a028:	ldr	x0, [sp, #128]
  40a02c:	ldr	w0, [x0, #40]
  40a030:	str	w0, [sp, #196]
  40a034:	ldr	w0, [sp, #196]
  40a038:	cmp	w0, #0x0
  40a03c:	b.le	40a084 <printf@plt+0x8c54>
  40a040:	ldr	x0, [sp, #56]
  40a044:	ldr	x1, [x0, #1088]
  40a048:	ldr	x0, [sp, #200]
  40a04c:	ldr	w0, [x0]
  40a050:	mov	w0, w0
  40a054:	lsl	x0, x0, #2
  40a058:	add	x0, x1, x0
  40a05c:	ldr	w1, [x0]
  40a060:	add	w1, w1, #0x1
  40a064:	str	w1, [x0]
  40a068:	ldr	x0, [sp, #200]
  40a06c:	add	x0, x0, #0x4
  40a070:	str	x0, [sp, #200]
  40a074:	ldr	w0, [sp, #196]
  40a078:	sub	w0, w0, #0x1
  40a07c:	str	w0, [sp, #196]
  40a080:	b	40a034 <printf@plt+0x8c04>
  40a084:	ldr	x0, [sp, #232]
  40a088:	bl	404f8c <printf@plt+0x3b5c>
  40a08c:	ldr	x0, [x0]
  40a090:	str	x0, [sp, #232]
  40a094:	b	40a004 <printf@plt+0x8bd4>
  40a098:	ldr	x0, [sp, #56]
  40a09c:	ldr	w0, [x0, #1064]
  40a0a0:	mov	w0, w0
  40a0a4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40a0a8:	cmp	x0, x1
  40a0ac:	b.hi	40a100 <printf@plt+0x8cd0>  // b.pmore
  40a0b0:	lsl	x0, x0, #2
  40a0b4:	bl	4011a0 <_Znam@plt>
  40a0b8:	mov	x1, x0
  40a0bc:	ldr	x0, [sp, #56]
  40a0c0:	str	x1, [x0, #1096]
  40a0c4:	ldr	x0, [sp, #56]
  40a0c8:	ldr	w0, [x0, #1104]
  40a0cc:	str	w0, [sp, #124]
  40a0d0:	ldr	s0, [sp, #124]
  40a0d4:	scvtf	s8, s0
  40a0d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a0dc:	add	x0, x0, #0x1a0
  40a0e0:	bl	404604 <printf@plt+0x31d4>
  40a0e4:	fmul	s0, s8, s0
  40a0e8:	fcvtzu	s0, s0
  40a0ec:	str	s0, [sp, #192]
  40a0f0:	ldr	w0, [sp, #192]
  40a0f4:	cmp	w0, #0x0
  40a0f8:	b.ne	40a10c <printf@plt+0x8cdc>  // b.any
  40a0fc:	b	40a104 <printf@plt+0x8cd4>
  40a100:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40a104:	mov	w0, #0x1                   	// #1
  40a108:	str	w0, [sp, #192]
  40a10c:	ldr	w0, [sp, #192]
  40a110:	lsr	w0, w0, #1
  40a114:	ldr	w1, [sp, #192]
  40a118:	orr	w0, w1, w0
  40a11c:	str	w0, [sp, #192]
  40a120:	ldr	w0, [sp, #192]
  40a124:	lsr	w0, w0, #2
  40a128:	ldr	w1, [sp, #192]
  40a12c:	orr	w0, w1, w0
  40a130:	str	w0, [sp, #192]
  40a134:	ldr	w0, [sp, #192]
  40a138:	lsr	w0, w0, #4
  40a13c:	ldr	w1, [sp, #192]
  40a140:	orr	w0, w1, w0
  40a144:	str	w0, [sp, #192]
  40a148:	ldr	w0, [sp, #192]
  40a14c:	lsr	w0, w0, #8
  40a150:	ldr	w1, [sp, #192]
  40a154:	orr	w0, w1, w0
  40a158:	str	w0, [sp, #192]
  40a15c:	ldr	w0, [sp, #192]
  40a160:	lsr	w0, w0, #16
  40a164:	ldr	w1, [sp, #192]
  40a168:	orr	w0, w1, w0
  40a16c:	str	w0, [sp, #192]
  40a170:	ldr	w0, [sp, #192]
  40a174:	add	w0, w0, #0x1
  40a178:	str	w0, [sp, #192]
  40a17c:	ldr	x0, [sp, #56]
  40a180:	ldr	w1, [sp, #192]
  40a184:	str	w1, [x0, #1108]
  40a188:	ldr	x0, [sp, #56]
  40a18c:	ldrb	w0, [x0, #20]
  40a190:	cmp	w0, #0x0
  40a194:	b.eq	40a1a8 <printf@plt+0x8d78>  // b.none
  40a198:	ldr	x0, [sp, #56]
  40a19c:	ldr	w0, [x0, #12]
  40a1a0:	mov	w2, w0
  40a1a4:	b	40a1ac <printf@plt+0x8d7c>
  40a1a8:	mov	w2, #0x0                   	// #0
  40a1ac:	ldr	x0, [sp, #56]
  40a1b0:	ldr	w0, [x0, #1108]
  40a1b4:	sub	w1, w0, #0x1
  40a1b8:	ldr	x0, [sp, #56]
  40a1bc:	ldr	w0, [x0, #1080]
  40a1c0:	mul	w0, w1, w0
  40a1c4:	add	w0, w2, w0
  40a1c8:	mov	w1, w0
  40a1cc:	ldr	x0, [sp, #56]
  40a1d0:	str	w1, [x0, #1120]
  40a1d4:	mov	x0, #0x10                  	// #16
  40a1d8:	bl	4012f0 <_Znwm@plt>
  40a1dc:	mov	x19, x0
  40a1e0:	ldr	x0, [sp, #56]
  40a1e4:	ldr	w0, [x0, #1120]
  40a1e8:	add	w0, w0, #0x1
  40a1ec:	mov	w1, w0
  40a1f0:	mov	x0, x19
  40a1f4:	bl	407824 <printf@plt+0x63f4>
  40a1f8:	ldr	x0, [sp, #56]
  40a1fc:	str	x19, [x0, #1128]
  40a200:	mov	w1, #0x200000              	// #2097152
  40a204:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a208:	add	x0, x0, #0x1a0
  40a20c:	bl	404514 <printf@plt+0x30e4>
  40a210:	and	w0, w0, #0xff
  40a214:	cmp	w0, #0x0
  40a218:	b.eq	40a45c <printf@plt+0x902c>  // b.none
  40a21c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a220:	add	x0, x0, #0x190
  40a224:	ldr	x5, [x0]
  40a228:	ldr	x0, [sp, #56]
  40a22c:	ldr	w0, [x0, #1120]
  40a230:	mov	w4, w0
  40a234:	ldr	w3, [sp, #192]
  40a238:	ldr	w2, [sp, #124]
  40a23c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a240:	add	x1, x0, #0x3a0
  40a244:	mov	x0, x5
  40a248:	bl	4011e0 <fprintf@plt>
  40a24c:	str	wzr, [sp, #188]
  40a250:	ldr	x0, [sp, #56]
  40a254:	ldr	x0, [x0]
  40a258:	str	x0, [sp, #176]
  40a25c:	ldr	x0, [sp, #176]
  40a260:	cmp	x0, #0x0
  40a264:	b.eq	40a2a8 <printf@plt+0x8e78>  // b.none
  40a268:	ldr	x0, [sp, #176]
  40a26c:	bl	404f74 <printf@plt+0x3b44>
  40a270:	str	x0, [sp, #112]
  40a274:	ldr	x0, [sp, #112]
  40a278:	ldr	w0, [x0, #40]
  40a27c:	ldr	w1, [sp, #188]
  40a280:	cmp	w1, w0
  40a284:	b.ge	40a294 <printf@plt+0x8e64>  // b.tcont
  40a288:	ldr	x0, [sp, #112]
  40a28c:	ldr	w0, [x0, #40]
  40a290:	str	w0, [sp, #188]
  40a294:	ldr	x0, [sp, #176]
  40a298:	bl	404f8c <printf@plt+0x3b5c>
  40a29c:	ldr	x0, [x0]
  40a2a0:	str	x0, [sp, #176]
  40a2a4:	b	40a25c <printf@plt+0x8e2c>
  40a2a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a2ac:	add	x0, x0, #0x190
  40a2b0:	ldr	x0, [x0]
  40a2b4:	mov	x3, x0
  40a2b8:	mov	x2, #0x2d                  	// #45
  40a2bc:	mov	x1, #0x1                   	// #1
  40a2c0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a2c4:	add	x0, x0, #0x408
  40a2c8:	bl	4013d0 <fwrite@plt>
  40a2cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a2d0:	add	x0, x0, #0x190
  40a2d4:	ldr	x4, [x0]
  40a2d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a2dc:	add	x3, x0, #0x438
  40a2e0:	ldr	w2, [sp, #188]
  40a2e4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a2e8:	add	x1, x0, #0x440
  40a2ec:	mov	x0, x4
  40a2f0:	bl	4011e0 <fprintf@plt>
  40a2f4:	str	wzr, [sp, #172]
  40a2f8:	ldr	x0, [sp, #56]
  40a2fc:	ldr	x0, [x0]
  40a300:	str	x0, [sp, #160]
  40a304:	ldr	x0, [sp, #160]
  40a308:	cmp	x0, #0x0
  40a30c:	b.eq	40a438 <printf@plt+0x9008>  // b.none
  40a310:	ldr	x0, [sp, #160]
  40a314:	bl	404f74 <printf@plt+0x3b44>
  40a318:	str	x0, [sp, #104]
  40a31c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a320:	add	x0, x0, #0x190
  40a324:	ldr	x3, [x0]
  40a328:	ldr	w0, [sp, #172]
  40a32c:	add	w0, w0, #0x1
  40a330:	str	w0, [sp, #172]
  40a334:	ldr	w2, [sp, #172]
  40a338:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a33c:	add	x1, x0, #0x460
  40a340:	mov	x0, x3
  40a344:	bl	4011e0 <fprintf@plt>
  40a348:	ldr	x0, [sp, #104]
  40a34c:	ldr	w0, [x0, #40]
  40a350:	ldr	w1, [sp, #188]
  40a354:	cmp	w1, w0
  40a358:	b.le	40a394 <printf@plt+0x8f64>
  40a35c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a360:	add	x0, x0, #0x190
  40a364:	ldr	x4, [x0]
  40a368:	ldr	x0, [sp, #104]
  40a36c:	ldr	w0, [x0, #40]
  40a370:	ldr	w1, [sp, #188]
  40a374:	sub	w1, w1, w0
  40a378:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a37c:	add	x3, x0, #0x468
  40a380:	mov	w2, w1
  40a384:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a388:	add	x1, x0, #0x470
  40a38c:	mov	x0, x4
  40a390:	bl	4011e0 <fprintf@plt>
  40a394:	str	wzr, [sp, #156]
  40a398:	ldr	x0, [sp, #104]
  40a39c:	ldr	w0, [x0, #40]
  40a3a0:	ldr	w1, [sp, #156]
  40a3a4:	cmp	w1, w0
  40a3a8:	b.ge	40a3f0 <printf@plt+0x8fc0>  // b.tcont
  40a3ac:	ldr	x0, [sp, #104]
  40a3b0:	ldr	x1, [x0, #32]
  40a3b4:	ldrsw	x0, [sp, #156]
  40a3b8:	lsl	x0, x0, #2
  40a3bc:	add	x0, x1, x0
  40a3c0:	ldr	w0, [x0]
  40a3c4:	mov	w2, w0
  40a3c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a3cc:	add	x0, x0, #0x190
  40a3d0:	ldr	x0, [x0]
  40a3d4:	mov	x1, x0
  40a3d8:	mov	w0, w2
  40a3dc:	bl	4011f0 <putc@plt>
  40a3e0:	ldr	w0, [sp, #156]
  40a3e4:	add	w0, w0, #0x1
  40a3e8:	str	w0, [sp, #156]
  40a3ec:	b	40a398 <printf@plt+0x8f68>
  40a3f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a3f4:	add	x0, x0, #0x190
  40a3f8:	ldr	x4, [x0]
  40a3fc:	ldr	x0, [sp, #104]
  40a400:	ldr	w1, [x0, #8]
  40a404:	ldr	x0, [sp, #104]
  40a408:	ldr	x0, [x0]
  40a40c:	mov	x3, x0
  40a410:	mov	w2, w1
  40a414:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a418:	add	x1, x0, #0x478
  40a41c:	mov	x0, x4
  40a420:	bl	4011e0 <fprintf@plt>
  40a424:	ldr	x0, [sp, #160]
  40a428:	bl	404f8c <printf@plt+0x3b5c>
  40a42c:	ldr	x0, [x0]
  40a430:	str	x0, [sp, #160]
  40a434:	b	40a304 <printf@plt+0x8ed4>
  40a438:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a43c:	add	x0, x0, #0x190
  40a440:	ldr	x0, [x0]
  40a444:	mov	x3, x0
  40a448:	mov	x2, #0x16                  	// #22
  40a44c:	mov	x1, #0x1                   	// #1
  40a450:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40a454:	add	x0, x0, #0x480
  40a458:	bl	4013d0 <fwrite@plt>
  40a45c:	mov	w1, #0x100000              	// #1048576
  40a460:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a464:	add	x0, x0, #0x1a0
  40a468:	bl	404514 <printf@plt+0x30e4>
  40a46c:	and	w0, w0, #0xff
  40a470:	cmp	w0, #0x0
  40a474:	b.ne	40a48c <printf@plt+0x905c>  // b.any
  40a478:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a47c:	add	x0, x0, #0x1a0
  40a480:	bl	4045a4 <printf@plt+0x3174>
  40a484:	cmp	w0, #0x0
  40a488:	b.ne	40a494 <printf@plt+0x9064>  // b.any
  40a48c:	mov	w0, #0x1                   	// #1
  40a490:	b	40a498 <printf@plt+0x9068>
  40a494:	mov	w0, #0x0                   	// #0
  40a498:	cmp	w0, #0x0
  40a49c:	b.eq	40a4ac <printf@plt+0x907c>  // b.none
  40a4a0:	mov	x0, #0x0                   	// #0
  40a4a4:	bl	401350 <time@plt>
  40a4a8:	bl	401250 <srand@plt>
  40a4ac:	mov	w1, #0x100000              	// #1048576
  40a4b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a4b4:	add	x0, x0, #0x1a0
  40a4b8:	bl	404514 <printf@plt+0x30e4>
  40a4bc:	and	w0, w0, #0xff
  40a4c0:	cmp	w0, #0x0
  40a4c4:	b.eq	40a4d0 <printf@plt+0x90a0>  // b.none
  40a4c8:	mov	w0, #0xffffffff            	// #-1
  40a4cc:	b	40a4dc <printf@plt+0x90ac>
  40a4d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a4d4:	add	x0, x0, #0x1a0
  40a4d8:	bl	4045bc <printf@plt+0x318c>
  40a4dc:	ldr	x1, [sp, #56]
  40a4e0:	str	w0, [x1, #1112]
  40a4e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a4e8:	add	x0, x0, #0x1a0
  40a4ec:	bl	4045a4 <printf@plt+0x3174>
  40a4f0:	mov	w1, w0
  40a4f4:	ldr	x0, [sp, #56]
  40a4f8:	str	w1, [x0, #1116]
  40a4fc:	b	40a52c <printf@plt+0x90fc>
  40a500:	mov	x19, x0
  40a504:	add	x0, sp, #0x40
  40a508:	bl	407bc4 <printf@plt+0x6794>
  40a50c:	mov	x0, x19
  40a510:	bl	4013e0 <_Unwind_Resume@plt>
  40a514:	mov	x20, x0
  40a518:	mov	x1, #0x10                  	// #16
  40a51c:	mov	x0, x19
  40a520:	bl	401310 <_ZdlPvm@plt>
  40a524:	mov	x0, x20
  40a528:	bl	4013e0 <_Unwind_Resume@plt>
  40a52c:	ldp	x19, x20, [sp, #16]
  40a530:	ldr	d8, [sp, #32]
  40a534:	ldp	x29, x30, [sp], #240
  40a538:	ret
  40a53c:	sub	sp, sp, #0x20
  40a540:	str	x0, [sp, #24]
  40a544:	str	x1, [sp, #16]
  40a548:	str	w2, [sp, #12]
  40a54c:	ldr	w0, [sp, #12]
  40a550:	cmp	w0, #0x0
  40a554:	b.eq	40a5a0 <printf@plt+0x9170>  // b.none
  40a558:	ldr	x0, [sp, #24]
  40a55c:	ldr	w1, [x0]
  40a560:	ldr	x0, [sp, #16]
  40a564:	ldr	w0, [x0]
  40a568:	cmp	w1, w0
  40a56c:	b.eq	40a578 <printf@plt+0x9148>  // b.none
  40a570:	mov	w0, #0x0                   	// #0
  40a574:	b	40a5a4 <printf@plt+0x9174>
  40a578:	ldr	x0, [sp, #24]
  40a57c:	add	x0, x0, #0x4
  40a580:	str	x0, [sp, #24]
  40a584:	ldr	x0, [sp, #16]
  40a588:	add	x0, x0, #0x4
  40a58c:	str	x0, [sp, #16]
  40a590:	ldr	w0, [sp, #12]
  40a594:	sub	w0, w0, #0x1
  40a598:	str	w0, [sp, #12]
  40a59c:	b	40a54c <printf@plt+0x911c>
  40a5a0:	mov	w0, #0x1                   	// #1
  40a5a4:	add	sp, sp, #0x20
  40a5a8:	ret
  40a5ac:	stp	x29, x30, [sp, #-128]!
  40a5b0:	mov	x29, sp
  40a5b4:	stp	x19, x20, [sp, #16]
  40a5b8:	str	x0, [sp, #40]
  40a5bc:	str	x1, [sp, #32]
  40a5c0:	str	xzr, [sp, #120]
  40a5c4:	str	xzr, [sp, #112]
  40a5c8:	ldr	x0, [sp, #40]
  40a5cc:	ldr	x0, [x0]
  40a5d0:	str	x0, [sp, #104]
  40a5d4:	ldr	x0, [sp, #104]
  40a5d8:	cmp	x0, #0x0
  40a5dc:	b.eq	40a850 <printf@plt+0x9420>  // b.none
  40a5e0:	ldr	x0, [sp, #104]
  40a5e4:	bl	404f74 <printf@plt+0x3b44>
  40a5e8:	str	x0, [sp, #72]
  40a5ec:	ldr	x0, [sp, #72]
  40a5f0:	ldr	w0, [x0, #40]
  40a5f4:	sxtw	x0, w0
  40a5f8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40a5fc:	cmp	x0, x1
  40a600:	b.hi	40a61c <printf@plt+0x91ec>  // b.pmore
  40a604:	lsl	x0, x0, #2
  40a608:	bl	4011a0 <_Znam@plt>
  40a60c:	str	x0, [sp, #64]
  40a610:	str	wzr, [sp, #100]
  40a614:	str	wzr, [sp, #96]
  40a618:	b	40a620 <printf@plt+0x91f0>
  40a61c:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40a620:	ldr	x0, [sp, #72]
  40a624:	ldr	w0, [x0, #40]
  40a628:	ldr	w1, [sp, #96]
  40a62c:	cmp	w1, w0
  40a630:	b.ge	40a6ac <printf@plt+0x927c>  // b.tcont
  40a634:	ldr	x0, [sp, #72]
  40a638:	ldr	x1, [x0, #32]
  40a63c:	ldrsw	x0, [sp, #96]
  40a640:	lsl	x0, x0, #2
  40a644:	add	x0, x1, x0
  40a648:	ldr	w0, [x0]
  40a64c:	mov	w0, w0
  40a650:	ldr	x1, [sp, #32]
  40a654:	add	x0, x1, x0
  40a658:	ldrb	w0, [x0]
  40a65c:	cmp	w0, #0x0
  40a660:	b.eq	40a69c <printf@plt+0x926c>  // b.none
  40a664:	ldr	x0, [sp, #72]
  40a668:	ldr	x1, [x0, #32]
  40a66c:	ldrsw	x0, [sp, #96]
  40a670:	lsl	x0, x0, #2
  40a674:	add	x1, x1, x0
  40a678:	ldr	w0, [sp, #100]
  40a67c:	add	w2, w0, #0x1
  40a680:	str	w2, [sp, #100]
  40a684:	mov	w0, w0
  40a688:	lsl	x0, x0, #2
  40a68c:	ldr	x2, [sp, #64]
  40a690:	add	x0, x2, x0
  40a694:	ldr	w1, [x1]
  40a698:	str	w1, [x0]
  40a69c:	ldr	w0, [sp, #96]
  40a6a0:	add	w0, w0, #0x1
  40a6a4:	str	w0, [sp, #96]
  40a6a8:	b	40a620 <printf@plt+0x91f0>
  40a6ac:	ldr	x0, [sp, #120]
  40a6b0:	str	x0, [sp, #88]
  40a6b4:	ldr	x0, [sp, #88]
  40a6b8:	cmp	x0, #0x0
  40a6bc:	b.eq	40a71c <printf@plt+0x92ec>  // b.none
  40a6c0:	ldr	x0, [sp, #88]
  40a6c4:	ldr	w0, [x0, #32]
  40a6c8:	ldr	w1, [sp, #100]
  40a6cc:	cmp	w1, w0
  40a6d0:	b.ne	40a6fc <printf@plt+0x92cc>  // b.any
  40a6d4:	ldr	x0, [sp, #88]
  40a6d8:	ldr	x0, [x0, #24]
  40a6dc:	ldr	w2, [sp, #100]
  40a6e0:	ldr	x1, [sp, #64]
  40a6e4:	bl	40a53c <printf@plt+0x910c>
  40a6e8:	and	w0, w0, #0xff
  40a6ec:	cmp	w0, #0x0
  40a6f0:	b.eq	40a6fc <printf@plt+0x92cc>  // b.none
  40a6f4:	mov	w0, #0x1                   	// #1
  40a6f8:	b	40a700 <printf@plt+0x92d0>
  40a6fc:	mov	w0, #0x0                   	// #0
  40a700:	cmp	w0, #0x0
  40a704:	b.ne	40a718 <printf@plt+0x92e8>  // b.any
  40a708:	ldr	x0, [sp, #88]
  40a70c:	ldr	x0, [x0, #40]
  40a710:	str	x0, [sp, #88]
  40a714:	b	40a6b4 <printf@plt+0x9284>
  40a718:	nop
  40a71c:	ldr	x0, [sp, #88]
  40a720:	cmp	x0, #0x0
  40a724:	b.ne	40a7b4 <printf@plt+0x9384>  // b.any
  40a728:	mov	x0, #0x30                  	// #48
  40a72c:	bl	4012f0 <_Znwm@plt>
  40a730:	str	xzr, [x0]
  40a734:	str	xzr, [x0, #8]
  40a738:	str	wzr, [x0, #16]
  40a73c:	str	xzr, [x0, #24]
  40a740:	str	wzr, [x0, #32]
  40a744:	str	xzr, [x0, #40]
  40a748:	str	x0, [sp, #88]
  40a74c:	ldr	x0, [sp, #88]
  40a750:	str	xzr, [x0]
  40a754:	ldr	x0, [sp, #88]
  40a758:	str	xzr, [x0, #8]
  40a75c:	ldr	x0, [sp, #88]
  40a760:	str	wzr, [x0, #16]
  40a764:	ldr	x0, [sp, #88]
  40a768:	ldr	x1, [sp, #64]
  40a76c:	str	x1, [x0, #24]
  40a770:	ldr	x0, [sp, #88]
  40a774:	ldr	w1, [sp, #100]
  40a778:	str	w1, [x0, #32]
  40a77c:	ldr	x0, [sp, #88]
  40a780:	str	xzr, [x0, #40]
  40a784:	ldr	x0, [sp, #120]
  40a788:	cmp	x0, #0x0
  40a78c:	b.eq	40a7a0 <printf@plt+0x9370>  // b.none
  40a790:	ldr	x0, [sp, #112]
  40a794:	ldr	x1, [sp, #88]
  40a798:	str	x1, [x0, #40]
  40a79c:	b	40a7a8 <printf@plt+0x9378>
  40a7a0:	ldr	x0, [sp, #88]
  40a7a4:	str	x0, [sp, #120]
  40a7a8:	ldr	x0, [sp, #88]
  40a7ac:	str	x0, [sp, #112]
  40a7b0:	b	40a7c8 <printf@plt+0x9398>
  40a7b4:	ldr	x0, [sp, #64]
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.eq	40a7c8 <printf@plt+0x9398>  // b.none
  40a7c0:	ldr	x0, [sp, #64]
  40a7c4:	bl	401360 <_ZdaPv@plt>
  40a7c8:	mov	x0, #0x10                  	// #16
  40a7cc:	bl	4012f0 <_Znwm@plt>
  40a7d0:	mov	x19, x0
  40a7d4:	ldr	x1, [sp, #72]
  40a7d8:	mov	x0, x19
  40a7dc:	bl	404bf4 <printf@plt+0x37c4>
  40a7e0:	str	x19, [sp, #56]
  40a7e4:	ldr	x0, [sp, #88]
  40a7e8:	ldr	x0, [x0]
  40a7ec:	cmp	x0, #0x0
  40a7f0:	b.eq	40a810 <printf@plt+0x93e0>  // b.none
  40a7f4:	ldr	x0, [sp, #88]
  40a7f8:	ldr	x0, [x0, #8]
  40a7fc:	bl	404f8c <printf@plt+0x3b5c>
  40a800:	mov	x1, x0
  40a804:	ldr	x0, [sp, #56]
  40a808:	str	x0, [x1]
  40a80c:	b	40a81c <printf@plt+0x93ec>
  40a810:	ldr	x0, [sp, #88]
  40a814:	ldr	x1, [sp, #56]
  40a818:	str	x1, [x0]
  40a81c:	ldr	x0, [sp, #88]
  40a820:	ldr	x1, [sp, #56]
  40a824:	str	x1, [x0, #8]
  40a828:	ldr	x0, [sp, #88]
  40a82c:	ldr	w0, [x0, #16]
  40a830:	add	w1, w0, #0x1
  40a834:	ldr	x0, [sp, #88]
  40a838:	str	w1, [x0, #16]
  40a83c:	ldr	x0, [sp, #104]
  40a840:	bl	404f8c <printf@plt+0x3b5c>
  40a844:	ldr	x0, [x0]
  40a848:	str	x0, [sp, #104]
  40a84c:	b	40a5d4 <printf@plt+0x91a4>
  40a850:	ldr	x0, [sp, #120]
  40a854:	str	x0, [sp, #80]
  40a858:	ldr	x0, [sp, #80]
  40a85c:	cmp	x0, #0x0
  40a860:	b.eq	40a890 <printf@plt+0x9460>  // b.none
  40a864:	ldr	x0, [sp, #80]
  40a868:	ldr	x0, [x0, #24]
  40a86c:	cmp	x0, #0x0
  40a870:	b.eq	40a880 <printf@plt+0x9450>  // b.none
  40a874:	ldr	x0, [sp, #80]
  40a878:	ldr	x0, [x0, #24]
  40a87c:	bl	401360 <_ZdaPv@plt>
  40a880:	ldr	x0, [sp, #80]
  40a884:	ldr	x0, [x0, #40]
  40a888:	str	x0, [sp, #80]
  40a88c:	b	40a858 <printf@plt+0x9428>
  40a890:	ldr	x0, [sp, #120]
  40a894:	b	40a8b0 <printf@plt+0x9480>
  40a898:	mov	x20, x0
  40a89c:	mov	x1, #0x10                  	// #16
  40a8a0:	mov	x0, x19
  40a8a4:	bl	401310 <_ZdlPvm@plt>
  40a8a8:	mov	x0, x20
  40a8ac:	bl	4013e0 <_Unwind_Resume@plt>
  40a8b0:	ldp	x19, x20, [sp, #16]
  40a8b4:	ldp	x29, x30, [sp], #128
  40a8b8:	ret
  40a8bc:	stp	x29, x30, [sp, #-48]!
  40a8c0:	mov	x29, sp
  40a8c4:	str	x0, [sp, #24]
  40a8c8:	ldr	x0, [sp, #24]
  40a8cc:	cmp	x0, #0x0
  40a8d0:	b.eq	40a90c <printf@plt+0x94dc>  // b.none
  40a8d4:	ldr	x0, [sp, #24]
  40a8d8:	str	x0, [sp, #40]
  40a8dc:	ldr	x0, [sp, #40]
  40a8e0:	ldr	x0, [x0, #40]
  40a8e4:	str	x0, [sp, #24]
  40a8e8:	ldr	x0, [sp, #40]
  40a8ec:	ldr	x0, [x0]
  40a8f0:	bl	404cc8 <printf@plt+0x3898>
  40a8f4:	ldr	x0, [sp, #40]
  40a8f8:	cmp	x0, #0x0
  40a8fc:	b.eq	40a8c8 <printf@plt+0x9498>  // b.none
  40a900:	mov	x1, #0x30                  	// #48
  40a904:	bl	401310 <_ZdlPvm@plt>
  40a908:	b	40a8c8 <printf@plt+0x9498>
  40a90c:	nop
  40a910:	ldp	x29, x30, [sp], #48
  40a914:	ret
  40a918:	stp	x29, x30, [sp, #-144]!
  40a91c:	mov	x29, sp
  40a920:	str	x19, [sp, #16]
  40a924:	str	x0, [x29, #56]
  40a928:	str	x1, [x29, #48]
  40a92c:	str	w2, [x29, #44]
  40a930:	mov	x0, sp
  40a934:	mov	x19, x0
  40a938:	str	wzr, [x29, #116]
  40a93c:	ldr	x0, [x29, #56]
  40a940:	ldr	w0, [x0, #1080]
  40a944:	str	w0, [x29, #100]
  40a948:	ldr	w0, [x29, #100]
  40a94c:	add	w0, w0, #0x1
  40a950:	mov	w0, w0
  40a954:	sub	x0, x0, #0x1
  40a958:	str	x0, [x29, #88]
  40a95c:	mov	x1, x0
  40a960:	add	x1, x1, #0x1
  40a964:	mov	x10, x1
  40a968:	mov	x11, #0x0                   	// #0
  40a96c:	lsr	x1, x10, #59
  40a970:	lsl	x7, x11, #5
  40a974:	orr	x7, x1, x7
  40a978:	lsl	x6, x10, #5
  40a97c:	mov	x1, x0
  40a980:	add	x1, x1, #0x1
  40a984:	mov	x8, x1
  40a988:	mov	x9, #0x0                   	// #0
  40a98c:	lsr	x1, x8, #59
  40a990:	lsl	x5, x9, #5
  40a994:	orr	x5, x1, x5
  40a998:	lsl	x4, x8, #5
  40a99c:	add	x0, x0, #0x1
  40a9a0:	lsl	x0, x0, #2
  40a9a4:	add	x0, x0, #0xf
  40a9a8:	lsr	x0, x0, #4
  40a9ac:	lsl	x0, x0, #4
  40a9b0:	sub	sp, sp, x0
  40a9b4:	mov	x0, sp
  40a9b8:	add	x0, x0, #0x3
  40a9bc:	lsr	x0, x0, #2
  40a9c0:	lsl	x0, x0, #2
  40a9c4:	str	x0, [x29, #80]
  40a9c8:	ldr	x0, [x29, #48]
  40a9cc:	str	x0, [x29, #120]
  40a9d0:	ldr	x0, [x29, #120]
  40a9d4:	cmp	x0, #0x0
  40a9d8:	b.eq	40ab38 <printf@plt+0x9708>  // b.none
  40a9dc:	str	wzr, [x29, #132]
  40a9e0:	ldr	w1, [x29, #132]
  40a9e4:	ldr	w0, [x29, #100]
  40a9e8:	cmp	w1, w0
  40a9ec:	b.hi	40aa0c <printf@plt+0x95dc>  // b.pmore
  40a9f0:	ldr	x0, [x29, #80]
  40a9f4:	ldr	w1, [x29, #132]
  40a9f8:	str	wzr, [x0, x1, lsl #2]
  40a9fc:	ldr	w0, [x29, #132]
  40aa00:	add	w0, w0, #0x1
  40aa04:	str	w0, [x29, #132]
  40aa08:	b	40a9e0 <printf@plt+0x95b0>
  40aa0c:	ldr	x0, [x29, #120]
  40aa10:	ldr	x0, [x0]
  40aa14:	str	x0, [x29, #136]
  40aa18:	ldr	x0, [x29, #136]
  40aa1c:	cmp	x0, #0x0
  40aa20:	b.eq	40aabc <printf@plt+0x968c>  // b.none
  40aa24:	ldr	x0, [x29, #136]
  40aa28:	bl	404f74 <printf@plt+0x3b44>
  40aa2c:	str	x0, [x29, #72]
  40aa30:	str	wzr, [x29, #112]
  40aa34:	str	wzr, [x29, #108]
  40aa38:	ldr	x0, [x29, #72]
  40aa3c:	ldr	w0, [x0, #40]
  40aa40:	ldr	w1, [x29, #108]
  40aa44:	cmp	w1, w0
  40aa48:	b.ge	40aa8c <printf@plt+0x965c>  // b.tcont
  40aa4c:	ldr	x0, [x29, #72]
  40aa50:	ldr	x1, [x0, #32]
  40aa54:	ldrsw	x0, [x29, #108]
  40aa58:	lsl	x0, x0, #2
  40aa5c:	add	x0, x1, x0
  40aa60:	ldr	w0, [x0]
  40aa64:	ldr	w1, [x29, #44]
  40aa68:	cmp	w1, w0
  40aa6c:	b.ne	40aa7c <printf@plt+0x964c>  // b.any
  40aa70:	ldr	w0, [x29, #112]
  40aa74:	add	w0, w0, #0x1
  40aa78:	str	w0, [x29, #112]
  40aa7c:	ldr	w0, [x29, #108]
  40aa80:	add	w0, w0, #0x1
  40aa84:	str	w0, [x29, #108]
  40aa88:	b	40aa38 <printf@plt+0x9608>
  40aa8c:	ldr	x0, [x29, #80]
  40aa90:	ldr	w1, [x29, #112]
  40aa94:	ldr	w0, [x0, x1, lsl #2]
  40aa98:	add	w2, w0, #0x1
  40aa9c:	ldr	x0, [x29, #80]
  40aaa0:	ldr	w1, [x29, #112]
  40aaa4:	str	w2, [x0, x1, lsl #2]
  40aaa8:	ldr	x0, [x29, #136]
  40aaac:	bl	404f8c <printf@plt+0x3b5c>
  40aab0:	ldr	x0, [x0]
  40aab4:	str	x0, [x29, #136]
  40aab8:	b	40aa18 <printf@plt+0x95e8>
  40aabc:	ldr	x0, [x29, #120]
  40aac0:	ldr	w1, [x0, #16]
  40aac4:	ldr	x0, [x29, #120]
  40aac8:	ldr	w0, [x0, #16]
  40aacc:	mul	w0, w1, w0
  40aad0:	ldr	w1, [x29, #116]
  40aad4:	add	w0, w1, w0
  40aad8:	str	w0, [x29, #116]
  40aadc:	str	wzr, [x29, #104]
  40aae0:	ldr	w1, [x29, #104]
  40aae4:	ldr	w0, [x29, #100]
  40aae8:	cmp	w1, w0
  40aaec:	b.hi	40ab28 <printf@plt+0x96f8>  // b.pmore
  40aaf0:	ldr	x0, [x29, #80]
  40aaf4:	ldr	w1, [x29, #104]
  40aaf8:	ldr	w1, [x0, x1, lsl #2]
  40aafc:	ldr	x0, [x29, #80]
  40ab00:	ldr	w2, [x29, #104]
  40ab04:	ldr	w0, [x0, x2, lsl #2]
  40ab08:	mul	w0, w1, w0
  40ab0c:	ldr	w1, [x29, #116]
  40ab10:	sub	w0, w1, w0
  40ab14:	str	w0, [x29, #116]
  40ab18:	ldr	w0, [x29, #104]
  40ab1c:	add	w0, w0, #0x1
  40ab20:	str	w0, [x29, #104]
  40ab24:	b	40aae0 <printf@plt+0x96b0>
  40ab28:	ldr	x0, [x29, #120]
  40ab2c:	ldr	x0, [x0, #40]
  40ab30:	str	x0, [x29, #120]
  40ab34:	b	40a9d0 <printf@plt+0x95a0>
  40ab38:	ldr	w0, [x29, #116]
  40ab3c:	mov	sp, x19
  40ab40:	mov	sp, x29
  40ab44:	ldr	x19, [sp, #16]
  40ab48:	ldp	x29, x30, [sp], #144
  40ab4c:	ret
  40ab50:	stp	x29, x30, [sp, #-96]!
  40ab54:	mov	x29, sp
  40ab58:	str	x0, [sp, #40]
  40ab5c:	str	x1, [sp, #32]
  40ab60:	str	w2, [sp, #28]
  40ab64:	ldr	x0, [sp, #32]
  40ab68:	str	x0, [sp, #88]
  40ab6c:	ldr	x0, [sp, #88]
  40ab70:	cmp	x0, #0x0
  40ab74:	b.eq	40ac5c <printf@plt+0x982c>  // b.none
  40ab78:	mov	w0, #0xffffffff            	// #-1
  40ab7c:	str	w0, [sp, #84]
  40ab80:	ldr	x0, [sp, #88]
  40ab84:	ldr	x0, [x0]
  40ab88:	str	x0, [sp, #72]
  40ab8c:	ldr	x0, [sp, #72]
  40ab90:	cmp	x0, #0x0
  40ab94:	b.eq	40ac4c <printf@plt+0x981c>  // b.none
  40ab98:	ldr	x0, [sp, #72]
  40ab9c:	bl	404f74 <printf@plt+0x3b44>
  40aba0:	str	x0, [sp, #56]
  40aba4:	str	wzr, [sp, #68]
  40aba8:	str	wzr, [sp, #64]
  40abac:	ldr	x0, [sp, #56]
  40abb0:	ldr	w0, [x0, #40]
  40abb4:	ldr	w1, [sp, #64]
  40abb8:	cmp	w1, w0
  40abbc:	b.ge	40ac00 <printf@plt+0x97d0>  // b.tcont
  40abc0:	ldr	x0, [sp, #56]
  40abc4:	ldr	x1, [x0, #32]
  40abc8:	ldrsw	x0, [sp, #64]
  40abcc:	lsl	x0, x0, #2
  40abd0:	add	x0, x1, x0
  40abd4:	ldr	w0, [x0]
  40abd8:	ldr	w1, [sp, #28]
  40abdc:	cmp	w1, w0
  40abe0:	b.ne	40abf0 <printf@plt+0x97c0>  // b.any
  40abe4:	ldr	w0, [sp, #68]
  40abe8:	add	w0, w0, #0x1
  40abec:	str	w0, [sp, #68]
  40abf0:	ldr	w0, [sp, #64]
  40abf4:	add	w0, w0, #0x1
  40abf8:	str	w0, [sp, #64]
  40abfc:	b	40abac <printf@plt+0x977c>
  40ac00:	ldr	x0, [sp, #88]
  40ac04:	ldr	x0, [x0]
  40ac08:	ldr	x1, [sp, #72]
  40ac0c:	cmp	x1, x0
  40ac10:	b.ne	40ac20 <printf@plt+0x97f0>  // b.any
  40ac14:	ldr	w0, [sp, #68]
  40ac18:	str	w0, [sp, #84]
  40ac1c:	b	40ac38 <printf@plt+0x9808>
  40ac20:	ldr	w1, [sp, #68]
  40ac24:	ldr	w0, [sp, #84]
  40ac28:	cmp	w1, w0
  40ac2c:	b.eq	40ac38 <printf@plt+0x9808>  // b.none
  40ac30:	mov	w0, #0x0                   	// #0
  40ac34:	b	40ac60 <printf@plt+0x9830>
  40ac38:	ldr	x0, [sp, #72]
  40ac3c:	bl	404f8c <printf@plt+0x3b5c>
  40ac40:	ldr	x0, [x0]
  40ac44:	str	x0, [sp, #72]
  40ac48:	b	40ab8c <printf@plt+0x975c>
  40ac4c:	ldr	x0, [sp, #88]
  40ac50:	ldr	x0, [x0, #40]
  40ac54:	str	x0, [sp, #88]
  40ac58:	b	40ab6c <printf@plt+0x973c>
  40ac5c:	mov	w0, #0x1                   	// #1
  40ac60:	ldp	x29, x30, [sp], #96
  40ac64:	ret
  40ac68:	stp	x29, x30, [sp, #-416]!
  40ac6c:	mov	x29, sp
  40ac70:	stp	x19, x20, [sp, #16]
  40ac74:	stp	x21, x22, [sp, #32]
  40ac78:	stp	x23, x24, [sp, #48]
  40ac7c:	stp	x25, x26, [sp, #64]
  40ac80:	stp	x27, x28, [sp, #80]
  40ac84:	str	x0, [x29, #104]
  40ac88:	str	xzr, [x29, #392]
  40ac8c:	ldr	x0, [x29, #104]
  40ac90:	ldr	w0, [x0, #1064]
  40ac94:	mov	w0, w0
  40ac98:	bl	4011a0 <_Znam@plt>
  40ac9c:	str	x0, [x29, #232]
  40aca0:	str	wzr, [x29, #404]
  40aca4:	ldr	x0, [x29, #104]
  40aca8:	ldr	w0, [x0, #1064]
  40acac:	ldr	w1, [x29, #404]
  40acb0:	cmp	w1, w0
  40acb4:	b.cs	40acd8 <printf@plt+0x98a8>  // b.hs, b.nlast
  40acb8:	ldr	w0, [x29, #404]
  40acbc:	ldr	x1, [x29, #232]
  40acc0:	add	x0, x1, x0
  40acc4:	strb	wzr, [x0]
  40acc8:	ldr	w0, [x29, #404]
  40accc:	add	w0, w0, #0x1
  40acd0:	str	w0, [x29, #404]
  40acd4:	b	40aca4 <printf@plt+0x9874>
  40acd8:	ldr	x0, [x29, #104]
  40acdc:	ldr	w0, [x0, #1064]
  40ace0:	mov	w0, w0
  40ace4:	bl	4011a0 <_Znam@plt>
  40ace8:	str	x0, [x29, #224]
  40acec:	str	wzr, [x29, #408]
  40acf0:	ldr	x0, [x29, #104]
  40acf4:	ldr	w0, [x0, #1064]
  40acf8:	ldr	w1, [x29, #408]
  40acfc:	cmp	w1, w0
  40ad00:	b.cs	40ad28 <printf@plt+0x98f8>  // b.hs, b.nlast
  40ad04:	ldr	w0, [x29, #408]
  40ad08:	ldr	x1, [x29, #224]
  40ad0c:	add	x0, x1, x0
  40ad10:	mov	w1, #0x1                   	// #1
  40ad14:	strb	w1, [x0]
  40ad18:	ldr	w0, [x29, #408]
  40ad1c:	add	w0, w0, #0x1
  40ad20:	str	w0, [x29, #408]
  40ad24:	b	40acf0 <printf@plt+0x98c0>
  40ad28:	ldr	x1, [x29, #232]
  40ad2c:	ldr	x0, [x29, #104]
  40ad30:	bl	40a5ac <printf@plt+0x917c>
  40ad34:	str	x0, [x29, #216]
  40ad38:	str	wzr, [x29, #412]
  40ad3c:	mov	w0, #0xffffffff            	// #-1
  40ad40:	str	w0, [x29, #388]
  40ad44:	str	wzr, [x29, #384]
  40ad48:	ldr	x0, [x29, #104]
  40ad4c:	ldr	w0, [x0, #1064]
  40ad50:	ldr	w1, [x29, #384]
  40ad54:	cmp	w1, w0
  40ad58:	b.cs	40add8 <printf@plt+0x99a8>  // b.hs, b.nlast
  40ad5c:	ldr	x0, [x29, #104]
  40ad60:	ldr	x1, [x0, #1088]
  40ad64:	ldr	w0, [x29, #384]
  40ad68:	lsl	x0, x0, #2
  40ad6c:	add	x0, x1, x0
  40ad70:	ldr	w0, [x0]
  40ad74:	cmp	w0, #0x0
  40ad78:	b.le	40adc8 <printf@plt+0x9998>
  40ad7c:	ldr	w0, [x29, #384]
  40ad80:	ldr	x1, [x29, #224]
  40ad84:	add	x0, x1, x0
  40ad88:	ldrb	w0, [x0]
  40ad8c:	cmp	w0, #0x0
  40ad90:	b.eq	40adc8 <printf@plt+0x9998>  // b.none
  40ad94:	ldr	w2, [x29, #384]
  40ad98:	ldr	x1, [x29, #216]
  40ad9c:	ldr	x0, [x29, #104]
  40ada0:	bl	40a918 <printf@plt+0x94e8>
  40ada4:	str	w0, [x29, #212]
  40ada8:	ldr	w1, [x29, #212]
  40adac:	ldr	w0, [x29, #388]
  40adb0:	cmp	w1, w0
  40adb4:	b.cs	40adc8 <printf@plt+0x9998>  // b.hs, b.nlast
  40adb8:	ldr	w0, [x29, #384]
  40adbc:	str	w0, [x29, #412]
  40adc0:	ldr	w0, [x29, #212]
  40adc4:	str	w0, [x29, #388]
  40adc8:	ldr	w0, [x29, #384]
  40adcc:	add	w0, w0, #0x1
  40add0:	str	w0, [x29, #384]
  40add4:	b	40ad48 <printf@plt+0x9918>
  40add8:	ldr	w0, [x29, #388]
  40addc:	cmn	w0, #0x1
  40ade0:	b.ne	40ae00 <printf@plt+0x99d0>  // b.any
  40ade4:	ldr	x0, [x29, #216]
  40ade8:	bl	40a8bc <printf@plt+0x948c>
  40adec:	nop
  40adf0:	ldr	x0, [x29, #224]
  40adf4:	cmp	x0, #0x0
  40adf8:	b.eq	40b138 <printf@plt+0x9d08>  // b.none
  40adfc:	b	40b130 <printf@plt+0x9d00>
  40ae00:	ldr	w0, [x29, #412]
  40ae04:	str	w0, [x29, #208]
  40ae08:	ldr	w0, [x29, #388]
  40ae0c:	str	w0, [x29, #204]
  40ae10:	mov	x0, #0x40                  	// #64
  40ae14:	bl	4012f0 <_Znwm@plt>
  40ae18:	str	wzr, [x0]
  40ae1c:	str	xzr, [x0, #8]
  40ae20:	str	wzr, [x0, #16]
  40ae24:	str	xzr, [x0, #24]
  40ae28:	str	xzr, [x0, #32]
  40ae2c:	str	xzr, [x0, #40]
  40ae30:	str	xzr, [x0, #48]
  40ae34:	str	xzr, [x0, #56]
  40ae38:	str	x0, [x29, #192]
  40ae3c:	ldr	x0, [x29, #104]
  40ae40:	ldr	w0, [x0, #1064]
  40ae44:	mov	w0, w0
  40ae48:	bl	4011a0 <_Znam@plt>
  40ae4c:	mov	x1, x0
  40ae50:	ldr	x0, [x29, #192]
  40ae54:	str	x1, [x0, #24]
  40ae58:	ldr	x0, [x29, #192]
  40ae5c:	ldr	x3, [x0, #24]
  40ae60:	ldr	x0, [x29, #104]
  40ae64:	ldr	w0, [x0, #1064]
  40ae68:	mov	w0, w0
  40ae6c:	mov	x2, x0
  40ae70:	ldr	x1, [x29, #232]
  40ae74:	mov	x0, x3
  40ae78:	bl	4011b0 <memcpy@plt>
  40ae7c:	ldr	x0, [x29, #192]
  40ae80:	ldr	x1, [x29, #216]
  40ae84:	str	x1, [x0, #32]
  40ae88:	ldr	w0, [x29, #208]
  40ae8c:	ldr	x1, [x29, #232]
  40ae90:	add	x0, x1, x0
  40ae94:	mov	w1, #0x1                   	// #1
  40ae98:	strb	w1, [x0]
  40ae9c:	ldr	x1, [x29, #232]
  40aea0:	ldr	x0, [x29, #104]
  40aea4:	bl	40a5ac <printf@plt+0x917c>
  40aea8:	str	x0, [x29, #216]
  40aeac:	str	wzr, [x29, #380]
  40aeb0:	ldr	x0, [x29, #104]
  40aeb4:	ldr	w0, [x0, #1064]
  40aeb8:	ldr	w1, [x29, #380]
  40aebc:	cmp	w1, w0
  40aec0:	b.cs	40af60 <printf@plt+0x9b30>  // b.hs, b.nlast
  40aec4:	ldr	x0, [x29, #104]
  40aec8:	ldr	x1, [x0, #1088]
  40aecc:	ldr	w0, [x29, #380]
  40aed0:	lsl	x0, x0, #2
  40aed4:	add	x0, x1, x0
  40aed8:	ldr	w0, [x0]
  40aedc:	cmp	w0, #0x0
  40aee0:	b.le	40af20 <printf@plt+0x9af0>
  40aee4:	ldr	w0, [x29, #380]
  40aee8:	ldr	x1, [x29, #224]
  40aeec:	add	x0, x1, x0
  40aef0:	ldrb	w0, [x0]
  40aef4:	cmp	w0, #0x0
  40aef8:	b.eq	40af20 <printf@plt+0x9af0>  // b.none
  40aefc:	ldr	w2, [x29, #380]
  40af00:	ldr	x1, [x29, #216]
  40af04:	ldr	x0, [x29, #104]
  40af08:	bl	40ab50 <printf@plt+0x9720>
  40af0c:	and	w0, w0, #0xff
  40af10:	cmp	w0, #0x0
  40af14:	b.eq	40af20 <printf@plt+0x9af0>  // b.none
  40af18:	mov	w0, #0x1                   	// #1
  40af1c:	b	40af24 <printf@plt+0x9af4>
  40af20:	mov	w0, #0x0                   	// #0
  40af24:	cmp	w0, #0x0
  40af28:	b.eq	40af50 <printf@plt+0x9b20>  // b.none
  40af2c:	ldr	w0, [x29, #380]
  40af30:	ldr	x1, [x29, #232]
  40af34:	add	x0, x1, x0
  40af38:	mov	w1, #0x1                   	// #1
  40af3c:	strb	w1, [x0]
  40af40:	ldr	w0, [x29, #380]
  40af44:	ldr	x1, [x29, #224]
  40af48:	add	x0, x1, x0
  40af4c:	strb	wzr, [x0]
  40af50:	ldr	w0, [x29, #380]
  40af54:	add	w0, w0, #0x1
  40af58:	str	w0, [x29, #380]
  40af5c:	b	40aeb0 <printf@plt+0x9a80>
  40af60:	ldr	w0, [x29, #208]
  40af64:	ldr	x1, [x29, #224]
  40af68:	add	x0, x1, x0
  40af6c:	ldrb	w0, [x0]
  40af70:	cmp	w0, #0x0
  40af74:	b.eq	40af7c <printf@plt+0x9b4c>  // b.none
  40af78:	bl	401390 <abort@plt>
  40af7c:	str	wzr, [x29, #376]
  40af80:	str	wzr, [x29, #372]
  40af84:	ldr	x0, [x29, #104]
  40af88:	ldr	w0, [x0, #1064]
  40af8c:	ldr	w1, [x29, #372]
  40af90:	cmp	w1, w0
  40af94:	b.cs	40aff0 <printf@plt+0x9bc0>  // b.hs, b.nlast
  40af98:	ldr	w0, [x29, #372]
  40af9c:	ldr	x1, [x29, #232]
  40afa0:	add	x0, x1, x0
  40afa4:	ldrb	w0, [x0]
  40afa8:	cmp	w0, #0x0
  40afac:	b.eq	40afe0 <printf@plt+0x9bb0>  // b.none
  40afb0:	ldr	x0, [x29, #192]
  40afb4:	ldr	x1, [x0, #24]
  40afb8:	ldr	w0, [x29, #372]
  40afbc:	add	x0, x1, x0
  40afc0:	ldrb	w0, [x0]
  40afc4:	eor	w0, w0, #0x1
  40afc8:	and	w0, w0, #0xff
  40afcc:	cmp	w0, #0x0
  40afd0:	b.eq	40afe0 <printf@plt+0x9bb0>  // b.none
  40afd4:	ldr	w0, [x29, #376]
  40afd8:	add	w0, w0, #0x1
  40afdc:	str	w0, [x29, #376]
  40afe0:	ldr	w0, [x29, #372]
  40afe4:	add	w0, w0, #0x1
  40afe8:	str	w0, [x29, #372]
  40afec:	b	40af84 <printf@plt+0x9b54>
  40aff0:	ldr	w0, [x29, #376]
  40aff4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40aff8:	cmp	x0, x1
  40affc:	b.hi	40b018 <printf@plt+0x9be8>  // b.pmore
  40b000:	lsl	x0, x0, #2
  40b004:	bl	4011a0 <_Znam@plt>
  40b008:	str	x0, [x29, #184]
  40b00c:	str	wzr, [x29, #376]
  40b010:	str	wzr, [x29, #368]
  40b014:	b	40b01c <printf@plt+0x9bec>
  40b018:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40b01c:	ldr	x0, [x29, #104]
  40b020:	ldr	w0, [x0, #1064]
  40b024:	ldr	w1, [x29, #368]
  40b028:	cmp	w1, w0
  40b02c:	b.cs	40b0a0 <printf@plt+0x9c70>  // b.hs, b.nlast
  40b030:	ldr	w0, [x29, #368]
  40b034:	ldr	x1, [x29, #232]
  40b038:	add	x0, x1, x0
  40b03c:	ldrb	w0, [x0]
  40b040:	cmp	w0, #0x0
  40b044:	b.eq	40b090 <printf@plt+0x9c60>  // b.none
  40b048:	ldr	x0, [x29, #192]
  40b04c:	ldr	x1, [x0, #24]
  40b050:	ldr	w0, [x29, #368]
  40b054:	add	x0, x1, x0
  40b058:	ldrb	w0, [x0]
  40b05c:	eor	w0, w0, #0x1
  40b060:	and	w0, w0, #0xff
  40b064:	cmp	w0, #0x0
  40b068:	b.eq	40b090 <printf@plt+0x9c60>  // b.none
  40b06c:	ldr	w0, [x29, #376]
  40b070:	add	w1, w0, #0x1
  40b074:	str	w1, [x29, #376]
  40b078:	mov	w0, w0
  40b07c:	lsl	x0, x0, #2
  40b080:	ldr	x1, [x29, #184]
  40b084:	add	x0, x1, x0
  40b088:	ldr	w1, [x29, #368]
  40b08c:	str	w1, [x0]
  40b090:	ldr	w0, [x29, #368]
  40b094:	add	w0, w0, #0x1
  40b098:	str	w0, [x29, #368]
  40b09c:	b	40b01c <printf@plt+0x9bec>
  40b0a0:	ldr	x0, [x29, #192]
  40b0a4:	ldr	x1, [x29, #184]
  40b0a8:	str	x1, [x0, #8]
  40b0ac:	ldr	x0, [x29, #192]
  40b0b0:	ldr	w1, [x29, #376]
  40b0b4:	str	w1, [x0]
  40b0b8:	ldr	x0, [x29, #104]
  40b0bc:	ldr	w1, [x0, #1108]
  40b0c0:	ldr	x0, [x29, #192]
  40b0c4:	str	w1, [x0, #16]
  40b0c8:	ldr	w0, [x29, #204]
  40b0cc:	ucvtf	d1, w0
  40b0d0:	ldr	x0, [x29, #104]
  40b0d4:	ldr	w0, [x0, #1120]
  40b0d8:	scvtf	d0, w0
  40b0dc:	fdiv	d0, d1, d0
  40b0e0:	bl	4013f0 <exp@plt>
  40b0e4:	ldr	x0, [x29, #192]
  40b0e8:	str	d0, [x0, #40]
  40b0ec:	ldr	w0, [x29, #204]
  40b0f0:	ucvtf	d1, w0
  40b0f4:	ldr	x0, [x29, #104]
  40b0f8:	ldr	w0, [x0, #1108]
  40b0fc:	ucvtf	d0, w0
  40b100:	fdiv	d0, d1, d0
  40b104:	bl	4013f0 <exp@plt>
  40b108:	ldr	x0, [x29, #192]
  40b10c:	str	d0, [x0, #48]
  40b110:	ldr	x0, [x29, #216]
  40b114:	bl	40a8bc <printf@plt+0x948c>
  40b118:	ldr	x0, [x29, #192]
  40b11c:	ldr	x1, [x29, #392]
  40b120:	str	x1, [x0, #56]
  40b124:	ldr	x0, [x29, #192]
  40b128:	str	x0, [x29, #392]
  40b12c:	b	40ad28 <printf@plt+0x98f8>
  40b130:	ldr	x0, [x29, #224]
  40b134:	bl	401360 <_ZdaPv@plt>
  40b138:	ldr	x0, [x29, #232]
  40b13c:	cmp	x0, #0x0
  40b140:	b.eq	40b14c <printf@plt+0x9d1c>  // b.none
  40b144:	ldr	x0, [x29, #232]
  40b148:	bl	401360 <_ZdaPv@plt>
  40b14c:	mov	w1, #0x200000              	// #2097152
  40b150:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b154:	add	x0, x0, #0x1a0
  40b158:	bl	404514 <printf@plt+0x30e4>
  40b15c:	and	w0, w0, #0xff
  40b160:	cmp	w0, #0x0
  40b164:	b.eq	40b354 <printf@plt+0x9f24>  // b.none
  40b168:	str	wzr, [x29, #364]
  40b16c:	ldr	x0, [x29, #392]
  40b170:	str	x0, [x29, #352]
  40b174:	ldr	x0, [x29, #352]
  40b178:	cmp	x0, #0x0
  40b17c:	b.eq	40b354 <printf@plt+0x9f24>  // b.none
  40b180:	ldr	w0, [x29, #364]
  40b184:	add	w0, w0, #0x1
  40b188:	str	w0, [x29, #364]
  40b18c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b190:	add	x0, x0, #0x190
  40b194:	ldr	x3, [x0]
  40b198:	ldr	w2, [x29, #364]
  40b19c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40b1a0:	add	x1, x0, #0x498
  40b1a4:	mov	x0, x3
  40b1a8:	bl	4011e0 <fprintf@plt>
  40b1ac:	str	wzr, [x29, #348]
  40b1b0:	ldr	x0, [x29, #352]
  40b1b4:	ldr	w0, [x0]
  40b1b8:	ldr	w1, [x29, #348]
  40b1bc:	cmp	w1, w0
  40b1c0:	b.cs	40b230 <printf@plt+0x9e00>  // b.hs, b.nlast
  40b1c4:	ldr	w0, [x29, #348]
  40b1c8:	cmp	w0, #0x0
  40b1cc:	b.eq	40b1e8 <printf@plt+0x9db8>  // b.none
  40b1d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b1d4:	add	x0, x0, #0x190
  40b1d8:	ldr	x0, [x0]
  40b1dc:	mov	x1, x0
  40b1e0:	mov	w0, #0x2c                  	// #44
  40b1e4:	bl	401320 <fputc@plt>
  40b1e8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b1ec:	add	x0, x0, #0x190
  40b1f0:	ldr	x3, [x0]
  40b1f4:	ldr	x0, [x29, #352]
  40b1f8:	ldr	x1, [x0, #8]
  40b1fc:	ldr	w0, [x29, #348]
  40b200:	lsl	x0, x0, #2
  40b204:	add	x0, x1, x0
  40b208:	ldr	w0, [x0]
  40b20c:	mov	w2, w0
  40b210:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40b214:	add	x1, x0, #0x4b8
  40b218:	mov	x0, x3
  40b21c:	bl	4011e0 <fprintf@plt>
  40b220:	ldr	w0, [x29, #348]
  40b224:	add	w0, w0, #0x1
  40b228:	str	w0, [x29, #348]
  40b22c:	b	40b1b0 <printf@plt+0x9d80>
  40b230:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b234:	add	x0, x0, #0x190
  40b238:	ldr	x2, [x0]
  40b23c:	ldr	x0, [x29, #352]
  40b240:	ldr	d0, [x0, #40]
  40b244:	ldr	x0, [x29, #352]
  40b248:	ldr	d1, [x0, #48]
  40b24c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40b250:	add	x1, x0, #0x4c0
  40b254:	mov	x0, x2
  40b258:	bl	4011e0 <fprintf@plt>
  40b25c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b260:	add	x0, x0, #0x190
  40b264:	ldr	x0, [x0]
  40b268:	mov	x3, x0
  40b26c:	mov	x2, #0x1d                  	// #29
  40b270:	mov	x1, #0x1                   	// #1
  40b274:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40b278:	add	x0, x0, #0x4f8
  40b27c:	bl	4013d0 <fwrite@plt>
  40b280:	ldr	x0, [x29, #352]
  40b284:	ldr	x0, [x0, #32]
  40b288:	str	x0, [x29, #336]
  40b28c:	ldr	x0, [x29, #336]
  40b290:	cmp	x0, #0x0
  40b294:	b.eq	40b32c <printf@plt+0x9efc>  // b.none
  40b298:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b29c:	add	x0, x0, #0x190
  40b2a0:	ldr	x0, [x0]
  40b2a4:	mov	x1, x0
  40b2a8:	mov	w0, #0xa                   	// #10
  40b2ac:	bl	401320 <fputc@plt>
  40b2b0:	ldr	x0, [x29, #336]
  40b2b4:	ldr	x0, [x0]
  40b2b8:	str	x0, [x29, #328]
  40b2bc:	ldr	x0, [x29, #328]
  40b2c0:	cmp	x0, #0x0
  40b2c4:	b.eq	40b31c <printf@plt+0x9eec>  // b.none
  40b2c8:	ldr	x0, [x29, #328]
  40b2cc:	bl	404f74 <printf@plt+0x3b44>
  40b2d0:	str	x0, [x29, #176]
  40b2d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b2d8:	add	x0, x0, #0x190
  40b2dc:	ldr	x4, [x0]
  40b2e0:	ldr	x0, [x29, #176]
  40b2e4:	ldr	w1, [x0, #8]
  40b2e8:	ldr	x0, [x29, #176]
  40b2ec:	ldr	x0, [x0]
  40b2f0:	mov	x3, x0
  40b2f4:	mov	w2, w1
  40b2f8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40b2fc:	add	x1, x0, #0x518
  40b300:	mov	x0, x4
  40b304:	bl	4011e0 <fprintf@plt>
  40b308:	ldr	x0, [x29, #328]
  40b30c:	bl	404f8c <printf@plt+0x3b5c>
  40b310:	ldr	x0, [x0]
  40b314:	str	x0, [x29, #328]
  40b318:	b	40b2bc <printf@plt+0x9e8c>
  40b31c:	ldr	x0, [x29, #336]
  40b320:	ldr	x0, [x0, #40]
  40b324:	str	x0, [x29, #336]
  40b328:	b	40b28c <printf@plt+0x9e5c>
  40b32c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40b330:	add	x0, x0, #0x190
  40b334:	ldr	x0, [x0]
  40b338:	mov	x1, x0
  40b33c:	mov	w0, #0xa                   	// #10
  40b340:	bl	401320 <fputc@plt>
  40b344:	ldr	x0, [x29, #352]
  40b348:	ldr	x0, [x0, #56]
  40b34c:	str	x0, [x29, #352]
  40b350:	b	40b174 <printf@plt+0x9d44>
  40b354:	str	wzr, [x29, #324]
  40b358:	ldr	x0, [x29, #104]
  40b35c:	ldr	w0, [x0, #1064]
  40b360:	ldr	w1, [x29, #324]
  40b364:	cmp	w1, w0
  40b368:	b.cs	40b394 <printf@plt+0x9f64>  // b.hs, b.nlast
  40b36c:	ldr	x0, [x29, #104]
  40b370:	ldr	x1, [x0, #1096]
  40b374:	ldr	w0, [x29, #324]
  40b378:	lsl	x0, x0, #2
  40b37c:	add	x0, x1, x0
  40b380:	str	wzr, [x0]
  40b384:	ldr	w0, [x29, #324]
  40b388:	add	w0, w0, #0x1
  40b38c:	str	w0, [x29, #324]
  40b390:	b	40b358 <printf@plt+0x9f28>
  40b394:	str	wzr, [x29, #320]
  40b398:	ldr	x0, [x29, #392]
  40b39c:	str	x0, [x29, #312]
  40b3a0:	ldr	x0, [x29, #312]
  40b3a4:	cmp	x0, #0x0
  40b3a8:	b.eq	40bd1c <printf@plt+0xa8ec>  // b.none
  40b3ac:	mov	x0, sp
  40b3b0:	mov	x28, x0
  40b3b4:	ldr	w0, [x29, #320]
  40b3b8:	add	w0, w0, #0x1
  40b3bc:	str	w0, [x29, #320]
  40b3c0:	ldr	x0, [x29, #312]
  40b3c4:	ldr	w0, [x0]
  40b3c8:	str	w0, [x29, #172]
  40b3cc:	str	wzr, [x29, #308]
  40b3d0:	ldr	w1, [x29, #308]
  40b3d4:	ldr	w0, [x29, #172]
  40b3d8:	cmp	w1, w0
  40b3dc:	b.cs	40b460 <printf@plt+0xa030>  // b.hs, b.nlast
  40b3e0:	ldr	x0, [x29, #312]
  40b3e4:	ldr	x1, [x0, #8]
  40b3e8:	ldr	w0, [x29, #308]
  40b3ec:	lsl	x0, x0, #2
  40b3f0:	add	x0, x1, x0
  40b3f4:	ldr	w0, [x0]
  40b3f8:	str	w0, [x29, #168]
  40b3fc:	ldr	x0, [x29, #104]
  40b400:	ldr	w0, [x0, #1112]
  40b404:	cmp	w0, #0x0
  40b408:	b.ge	40b418 <printf@plt+0x9fe8>  // b.tcont
  40b40c:	bl	401220 <rand@plt>
  40b410:	mov	w1, w0
  40b414:	b	40b424 <printf@plt+0x9ff4>
  40b418:	ldr	x0, [x29, #104]
  40b41c:	ldr	w0, [x0, #1112]
  40b420:	mov	w1, w0
  40b424:	ldr	x0, [x29, #312]
  40b428:	ldr	w0, [x0, #16]
  40b42c:	sub	w0, w0, #0x1
  40b430:	and	w2, w1, w0
  40b434:	ldr	x0, [x29, #104]
  40b438:	ldr	x1, [x0, #1096]
  40b43c:	ldr	w0, [x29, #168]
  40b440:	lsl	x0, x0, #2
  40b444:	add	x0, x1, x0
  40b448:	mov	w1, w2
  40b44c:	str	w1, [x0]
  40b450:	ldr	w0, [x29, #308]
  40b454:	add	w0, w0, #0x1
  40b458:	str	w0, [x29, #308]
  40b45c:	b	40b3d0 <printf@plt+0x9fa0>
  40b460:	str	wzr, [x29, #304]
  40b464:	ldr	w0, [x29, #172]
  40b468:	sub	x0, x0, #0x1
  40b46c:	str	x0, [x29, #160]
  40b470:	mov	x1, x0
  40b474:	add	x1, x1, #0x1
  40b478:	mov	x24, x1
  40b47c:	mov	x25, #0x0                   	// #0
  40b480:	lsr	x1, x24, #59
  40b484:	lsl	x21, x25, #5
  40b488:	orr	x21, x1, x21
  40b48c:	lsl	x20, x24, #5
  40b490:	mov	x1, x0
  40b494:	add	x1, x1, #0x1
  40b498:	mov	x26, x1
  40b49c:	mov	x27, #0x0                   	// #0
  40b4a0:	lsr	x1, x26, #59
  40b4a4:	lsl	x23, x27, #5
  40b4a8:	orr	x23, x1, x23
  40b4ac:	lsl	x22, x26, #5
  40b4b0:	add	x0, x0, #0x1
  40b4b4:	lsl	x0, x0, #2
  40b4b8:	add	x0, x0, #0xf
  40b4bc:	lsr	x0, x0, #4
  40b4c0:	lsl	x0, x0, #4
  40b4c4:	sub	sp, sp, x0
  40b4c8:	mov	x0, sp
  40b4cc:	add	x0, x0, #0x3
  40b4d0:	lsr	x0, x0, #2
  40b4d4:	lsl	x0, x0, #2
  40b4d8:	str	x0, [x29, #152]
  40b4dc:	str	wzr, [x29, #300]
  40b4e0:	ldr	w1, [x29, #300]
  40b4e4:	ldr	w0, [x29, #172]
  40b4e8:	cmp	w1, w0
  40b4ec:	b.cs	40b50c <printf@plt+0xa0dc>  // b.hs, b.nlast
  40b4f0:	ldr	x0, [x29, #152]
  40b4f4:	ldr	w1, [x29, #300]
  40b4f8:	str	wzr, [x0, x1, lsl #2]
  40b4fc:	ldr	w0, [x29, #300]
  40b500:	add	w0, w0, #0x1
  40b504:	str	w0, [x29, #300]
  40b508:	b	40b4e0 <printf@plt+0xa0b0>
  40b50c:	ldr	x0, [x29, #104]
  40b510:	ldr	w0, [x0, #1116]
  40b514:	cmp	w0, #0x0
  40b518:	b.eq	40b528 <printf@plt+0xa0f8>  // b.none
  40b51c:	ldr	w0, [x29, #172]
  40b520:	sub	w0, w0, #0x1
  40b524:	b	40b52c <printf@plt+0xa0fc>
  40b528:	mov	w0, #0x0                   	// #0
  40b52c:	str	w0, [x29, #296]
  40b530:	strb	wzr, [x29, #295]
  40b534:	ldr	x0, [x29, #312]
  40b538:	ldr	x0, [x0, #32]
  40b53c:	str	x0, [x29, #280]
  40b540:	ldr	x0, [x29, #280]
  40b544:	cmp	x0, #0x0
  40b548:	b.eq	40b69c <printf@plt+0xa26c>  // b.none
  40b54c:	ldr	x0, [x29, #104]
  40b550:	ldr	x0, [x0, #1128]
  40b554:	bl	407960 <printf@plt+0x6530>
  40b558:	ldr	x0, [x29, #280]
  40b55c:	ldr	x0, [x0]
  40b560:	str	x0, [x29, #272]
  40b564:	ldr	x0, [x29, #272]
  40b568:	cmp	x0, #0x0
  40b56c:	b.eq	40b67c <printf@plt+0xa24c>  // b.none
  40b570:	ldr	x0, [x29, #272]
  40b574:	bl	404f74 <printf@plt+0x3b44>
  40b578:	str	x0, [x29, #144]
  40b57c:	ldr	x0, [x29, #104]
  40b580:	ldrb	w0, [x0, #20]
  40b584:	cmp	w0, #0x0
  40b588:	b.eq	40b598 <printf@plt+0xa168>  // b.none
  40b58c:	ldr	x0, [x29, #144]
  40b590:	ldr	w0, [x0, #8]
  40b594:	b	40b59c <printf@plt+0xa16c>
  40b598:	mov	w0, #0x0                   	// #0
  40b59c:	str	w0, [x29, #268]
  40b5a0:	ldr	x0, [x29, #144]
  40b5a4:	ldr	x0, [x0, #32]
  40b5a8:	str	x0, [x29, #256]
  40b5ac:	ldr	x0, [x29, #144]
  40b5b0:	ldr	w0, [x0, #40]
  40b5b4:	str	w0, [x29, #252]
  40b5b8:	ldr	w0, [x29, #252]
  40b5bc:	cmp	w0, #0x0
  40b5c0:	b.le	40b638 <printf@plt+0xa208>
  40b5c4:	ldr	x0, [x29, #312]
  40b5c8:	ldr	x1, [x0, #24]
  40b5cc:	ldr	x0, [x29, #256]
  40b5d0:	ldr	w0, [x0]
  40b5d4:	mov	w0, w0
  40b5d8:	add	x0, x1, x0
  40b5dc:	ldrb	w0, [x0]
  40b5e0:	eor	w0, w0, #0x1
  40b5e4:	and	w0, w0, #0xff
  40b5e8:	cmp	w0, #0x0
  40b5ec:	b.eq	40b61c <printf@plt+0xa1ec>  // b.none
  40b5f0:	ldr	x0, [x29, #104]
  40b5f4:	ldr	x1, [x0, #1096]
  40b5f8:	ldr	x0, [x29, #256]
  40b5fc:	ldr	w0, [x0]
  40b600:	mov	w0, w0
  40b604:	lsl	x0, x0, #2
  40b608:	add	x0, x1, x0
  40b60c:	ldr	w0, [x0]
  40b610:	ldr	w1, [x29, #268]
  40b614:	add	w0, w1, w0
  40b618:	str	w0, [x29, #268]
  40b61c:	ldr	x0, [x29, #256]
  40b620:	add	x0, x0, #0x4
  40b624:	str	x0, [x29, #256]
  40b628:	ldr	w0, [x29, #252]
  40b62c:	sub	w0, w0, #0x1
  40b630:	str	w0, [x29, #252]
  40b634:	b	40b5b8 <printf@plt+0xa188>
  40b638:	ldr	w0, [x29, #268]
  40b63c:	str	w0, [x29, #140]
  40b640:	ldr	x0, [x29, #104]
  40b644:	ldr	x0, [x0, #1128]
  40b648:	ldr	w1, [x29, #140]
  40b64c:	bl	4078f8 <printf@plt+0x64c8>
  40b650:	and	w0, w0, #0xff
  40b654:	cmp	w0, #0x0
  40b658:	b.eq	40b668 <printf@plt+0xa238>  // b.none
  40b65c:	mov	w0, #0x1                   	// #1
  40b660:	strb	w0, [x29, #295]
  40b664:	b	40b67c <printf@plt+0xa24c>
  40b668:	ldr	x0, [x29, #272]
  40b66c:	bl	404f8c <printf@plt+0x3b5c>
  40b670:	ldr	x0, [x0]
  40b674:	str	x0, [x29, #272]
  40b678:	b	40b564 <printf@plt+0xa134>
  40b67c:	ldrb	w0, [x29, #295]
  40b680:	cmp	w0, #0x0
  40b684:	b.ne	40b698 <printf@plt+0xa268>  // b.any
  40b688:	ldr	x0, [x29, #280]
  40b68c:	ldr	x0, [x0, #40]
  40b690:	str	x0, [x29, #280]
  40b694:	b	40b540 <printf@plt+0xa110>
  40b698:	nop
  40b69c:	ldr	w0, [x29, #304]
  40b6a0:	add	w0, w0, #0x1
  40b6a4:	str	w0, [x29, #304]
  40b6a8:	ldrb	w0, [x29, #295]
  40b6ac:	eor	w0, w0, #0x1
  40b6b0:	and	w0, w0, #0xff
  40b6b4:	cmp	w0, #0x0
  40b6b8:	b.ne	40bc24 <printf@plt+0xa7f4>  // b.any
  40b6bc:	ldr	x0, [x29, #104]
  40b6c0:	ldr	w0, [x0, #1116]
  40b6c4:	cmp	w0, #0x0
  40b6c8:	b.eq	40bb84 <printf@plt+0xa754>  // b.none
  40b6cc:	ldr	x0, [x29, #152]
  40b6d0:	ldr	w1, [x29, #296]
  40b6d4:	ldr	w0, [x0, x1, lsl #2]
  40b6d8:	str	w0, [x29, #248]
  40b6dc:	str	wzr, [x29, #244]
  40b6e0:	ldr	w1, [x29, #244]
  40b6e4:	ldr	w0, [x29, #296]
  40b6e8:	cmp	w1, w0
  40b6ec:	b.cs	40b814 <printf@plt+0xa3e4>  // b.hs, b.nlast
  40b6f0:	ldr	x0, [x29, #312]
  40b6f4:	ldr	x1, [x0, #8]
  40b6f8:	ldr	w0, [x29, #244]
  40b6fc:	lsl	x0, x0, #2
  40b700:	add	x0, x1, x0
  40b704:	ldr	w0, [x0]
  40b708:	str	w0, [x29, #132]
  40b70c:	ldr	x0, [x29, #152]
  40b710:	ldr	w1, [x29, #244]
  40b714:	ldr	w0, [x0, x1, lsl #2]
  40b718:	add	w2, w0, #0x1
  40b71c:	ldr	x0, [x29, #152]
  40b720:	ldr	w1, [x29, #244]
  40b724:	str	w2, [x0, x1, lsl #2]
  40b728:	ldr	x0, [x29, #104]
  40b72c:	ldr	x1, [x0, #1096]
  40b730:	ldr	w0, [x29, #132]
  40b734:	lsl	x0, x0, #2
  40b738:	add	x0, x1, x0
  40b73c:	ldr	w1, [x0]
  40b740:	ldr	x0, [x29, #104]
  40b744:	ldr	w0, [x0, #1116]
  40b748:	add	w0, w1, w0
  40b74c:	mov	w1, w0
  40b750:	ldr	x0, [x29, #312]
  40b754:	ldr	w0, [x0, #16]
  40b758:	sub	w0, w0, #0x1
  40b75c:	and	w2, w1, w0
  40b760:	ldr	x0, [x29, #104]
  40b764:	ldr	x1, [x0, #1096]
  40b768:	ldr	w0, [x29, #132]
  40b76c:	lsl	x0, x0, #2
  40b770:	add	x0, x1, x0
  40b774:	mov	w1, w2
  40b778:	str	w1, [x0]
  40b77c:	ldr	x0, [x29, #152]
  40b780:	ldr	w1, [x29, #244]
  40b784:	ldr	w0, [x0, x1, lsl #2]
  40b788:	ldr	w1, [x29, #248]
  40b78c:	cmp	w1, w0
  40b790:	b.cs	40bc14 <printf@plt+0xa7e4>  // b.hs, b.nlast
  40b794:	ldr	x0, [x29, #104]
  40b798:	ldr	x1, [x0, #1096]
  40b79c:	ldr	w0, [x29, #132]
  40b7a0:	lsl	x0, x0, #2
  40b7a4:	add	x0, x1, x0
  40b7a8:	ldr	w0, [x0]
  40b7ac:	mov	w2, w0
  40b7b0:	ldr	x0, [x29, #152]
  40b7b4:	ldr	w1, [x29, #244]
  40b7b8:	ldr	w0, [x0, x1, lsl #2]
  40b7bc:	ldr	x1, [x29, #104]
  40b7c0:	ldr	w1, [x1, #1116]
  40b7c4:	mul	w0, w0, w1
  40b7c8:	sub	w1, w2, w0
  40b7cc:	ldr	x0, [x29, #312]
  40b7d0:	ldr	w0, [x0, #16]
  40b7d4:	sub	w0, w0, #0x1
  40b7d8:	and	w2, w1, w0
  40b7dc:	ldr	x0, [x29, #104]
  40b7e0:	ldr	x1, [x0, #1096]
  40b7e4:	ldr	w0, [x29, #132]
  40b7e8:	lsl	x0, x0, #2
  40b7ec:	add	x0, x1, x0
  40b7f0:	mov	w1, w2
  40b7f4:	str	w1, [x0]
  40b7f8:	ldr	x0, [x29, #152]
  40b7fc:	ldr	w1, [x29, #244]
  40b800:	str	wzr, [x0, x1, lsl #2]
  40b804:	ldr	w0, [x29, #244]
  40b808:	add	w0, w0, #0x1
  40b80c:	str	w0, [x29, #244]
  40b810:	b	40b6e0 <printf@plt+0xa2b0>
  40b814:	ldr	w0, [x29, #296]
  40b818:	add	w0, w0, #0x1
  40b81c:	str	w0, [x29, #244]
  40b820:	ldr	w1, [x29, #244]
  40b824:	ldr	w0, [x29, #172]
  40b828:	cmp	w1, w0
  40b82c:	b.cs	40b954 <printf@plt+0xa524>  // b.hs, b.nlast
  40b830:	ldr	x0, [x29, #312]
  40b834:	ldr	x1, [x0, #8]
  40b838:	ldr	w0, [x29, #244]
  40b83c:	lsl	x0, x0, #2
  40b840:	add	x0, x1, x0
  40b844:	ldr	w0, [x0]
  40b848:	str	w0, [x29, #128]
  40b84c:	ldr	x0, [x29, #152]
  40b850:	ldr	w1, [x29, #244]
  40b854:	ldr	w0, [x0, x1, lsl #2]
  40b858:	add	w2, w0, #0x1
  40b85c:	ldr	x0, [x29, #152]
  40b860:	ldr	w1, [x29, #244]
  40b864:	str	w2, [x0, x1, lsl #2]
  40b868:	ldr	x0, [x29, #104]
  40b86c:	ldr	x1, [x0, #1096]
  40b870:	ldr	w0, [x29, #128]
  40b874:	lsl	x0, x0, #2
  40b878:	add	x0, x1, x0
  40b87c:	ldr	w1, [x0]
  40b880:	ldr	x0, [x29, #104]
  40b884:	ldr	w0, [x0, #1116]
  40b888:	add	w0, w1, w0
  40b88c:	mov	w1, w0
  40b890:	ldr	x0, [x29, #312]
  40b894:	ldr	w0, [x0, #16]
  40b898:	sub	w0, w0, #0x1
  40b89c:	and	w2, w1, w0
  40b8a0:	ldr	x0, [x29, #104]
  40b8a4:	ldr	x1, [x0, #1096]
  40b8a8:	ldr	w0, [x29, #128]
  40b8ac:	lsl	x0, x0, #2
  40b8b0:	add	x0, x1, x0
  40b8b4:	mov	w1, w2
  40b8b8:	str	w1, [x0]
  40b8bc:	ldr	x0, [x29, #152]
  40b8c0:	ldr	w1, [x29, #244]
  40b8c4:	ldr	w0, [x0, x1, lsl #2]
  40b8c8:	ldr	w1, [x29, #248]
  40b8cc:	cmp	w1, w0
  40b8d0:	b.hi	40bc1c <printf@plt+0xa7ec>  // b.pmore
  40b8d4:	ldr	x0, [x29, #104]
  40b8d8:	ldr	x1, [x0, #1096]
  40b8dc:	ldr	w0, [x29, #128]
  40b8e0:	lsl	x0, x0, #2
  40b8e4:	add	x0, x1, x0
  40b8e8:	ldr	w0, [x0]
  40b8ec:	mov	w2, w0
  40b8f0:	ldr	x0, [x29, #152]
  40b8f4:	ldr	w1, [x29, #244]
  40b8f8:	ldr	w0, [x0, x1, lsl #2]
  40b8fc:	ldr	x1, [x29, #104]
  40b900:	ldr	w1, [x1, #1116]
  40b904:	mul	w0, w0, w1
  40b908:	sub	w1, w2, w0
  40b90c:	ldr	x0, [x29, #312]
  40b910:	ldr	w0, [x0, #16]
  40b914:	sub	w0, w0, #0x1
  40b918:	and	w2, w1, w0
  40b91c:	ldr	x0, [x29, #104]
  40b920:	ldr	x1, [x0, #1096]
  40b924:	ldr	w0, [x29, #128]
  40b928:	lsl	x0, x0, #2
  40b92c:	add	x0, x1, x0
  40b930:	mov	w1, w2
  40b934:	str	w1, [x0]
  40b938:	ldr	x0, [x29, #152]
  40b93c:	ldr	w1, [x29, #244]
  40b940:	str	wzr, [x0, x1, lsl #2]
  40b944:	ldr	w0, [x29, #244]
  40b948:	add	w0, w0, #0x1
  40b94c:	str	w0, [x29, #244]
  40b950:	b	40b820 <printf@plt+0xa3f0>
  40b954:	ldr	x0, [x29, #312]
  40b958:	ldr	x1, [x0, #8]
  40b95c:	ldr	w0, [x29, #296]
  40b960:	lsl	x0, x0, #2
  40b964:	add	x0, x1, x0
  40b968:	ldr	w0, [x0]
  40b96c:	str	w0, [x29, #124]
  40b970:	ldr	x0, [x29, #104]
  40b974:	ldr	x1, [x0, #1096]
  40b978:	ldr	w0, [x29, #124]
  40b97c:	lsl	x0, x0, #2
  40b980:	add	x0, x1, x0
  40b984:	ldr	w0, [x0]
  40b988:	mov	w1, w0
  40b98c:	ldr	x0, [x29, #104]
  40b990:	ldr	w0, [x0, #1116]
  40b994:	mov	w2, w0
  40b998:	ldr	w0, [x29, #248]
  40b99c:	mul	w0, w2, w0
  40b9a0:	sub	w1, w1, w0
  40b9a4:	ldr	x0, [x29, #312]
  40b9a8:	ldr	w0, [x0, #16]
  40b9ac:	sub	w0, w0, #0x1
  40b9b0:	and	w2, w1, w0
  40b9b4:	ldr	x0, [x29, #104]
  40b9b8:	ldr	x1, [x0, #1096]
  40b9bc:	ldr	w0, [x29, #124]
  40b9c0:	lsl	x0, x0, #2
  40b9c4:	add	x0, x1, x0
  40b9c8:	mov	w1, w2
  40b9cc:	str	w1, [x0]
  40b9d0:	ldr	x0, [x29, #152]
  40b9d4:	ldr	w1, [x29, #296]
  40b9d8:	str	wzr, [x0, x1, lsl #2]
  40b9dc:	ldr	w0, [x29, #296]
  40b9e0:	add	w0, w0, #0x1
  40b9e4:	str	w0, [x29, #296]
  40b9e8:	ldr	w1, [x29, #296]
  40b9ec:	ldr	w0, [x29, #172]
  40b9f0:	cmp	w1, w0
  40b9f4:	b.ne	40baf4 <printf@plt+0xa6c4>  // b.any
  40b9f8:	str	wzr, [x29, #296]
  40b9fc:	ldr	w0, [x29, #248]
  40ba00:	add	w0, w0, #0x1
  40ba04:	str	w0, [x29, #248]
  40ba08:	ldr	x0, [x29, #312]
  40ba0c:	ldr	w0, [x0, #16]
  40ba10:	ldr	w1, [x29, #248]
  40ba14:	cmp	w1, w0
  40ba18:	b.ne	40baf4 <printf@plt+0xa6c4>  // b.any
  40ba1c:	ldr	x0, [x29, #312]
  40ba20:	ldr	w0, [x0, #16]
  40ba24:	lsl	w1, w0, #1
  40ba28:	ldr	x0, [x29, #312]
  40ba2c:	str	w1, [x0, #16]
  40ba30:	ldr	x0, [x29, #312]
  40ba34:	ldr	w1, [x0, #16]
  40ba38:	ldr	x0, [x29, #104]
  40ba3c:	ldr	w0, [x0, #1108]
  40ba40:	cmp	w1, w0
  40ba44:	b.ls	40baf4 <printf@plt+0xa6c4>  // b.plast
  40ba48:	ldr	x0, [x29, #312]
  40ba4c:	ldr	w1, [x0, #16]
  40ba50:	ldr	x0, [x29, #104]
  40ba54:	str	w1, [x0, #1108]
  40ba58:	ldr	x0, [x29, #104]
  40ba5c:	ldrb	w0, [x0, #20]
  40ba60:	cmp	w0, #0x0
  40ba64:	b.eq	40ba78 <printf@plt+0xa648>  // b.none
  40ba68:	ldr	x0, [x29, #104]
  40ba6c:	ldr	w0, [x0, #12]
  40ba70:	mov	w2, w0
  40ba74:	b	40ba7c <printf@plt+0xa64c>
  40ba78:	mov	w2, #0x0                   	// #0
  40ba7c:	ldr	x0, [x29, #104]
  40ba80:	ldr	w0, [x0, #1108]
  40ba84:	sub	w1, w0, #0x1
  40ba88:	ldr	x0, [x29, #104]
  40ba8c:	ldr	w0, [x0, #1080]
  40ba90:	mul	w0, w1, w0
  40ba94:	add	w0, w2, w0
  40ba98:	mov	w1, w0
  40ba9c:	ldr	x0, [x29, #104]
  40baa0:	str	w1, [x0, #1120]
  40baa4:	ldr	x0, [x29, #104]
  40baa8:	ldr	x19, [x0, #1128]
  40baac:	cmp	x19, #0x0
  40bab0:	b.eq	40bac8 <printf@plt+0xa698>  // b.none
  40bab4:	mov	x0, x19
  40bab8:	bl	4077a0 <printf@plt+0x6370>
  40babc:	mov	x1, #0x10                  	// #16
  40bac0:	mov	x0, x19
  40bac4:	bl	401310 <_ZdlPvm@plt>
  40bac8:	mov	x0, #0x10                  	// #16
  40bacc:	bl	4012f0 <_Znwm@plt>
  40bad0:	mov	x19, x0
  40bad4:	ldr	x0, [x29, #104]
  40bad8:	ldr	w0, [x0, #1120]
  40badc:	add	w0, w0, #0x1
  40bae0:	mov	w1, w0
  40bae4:	mov	x0, x19
  40bae8:	bl	407824 <printf@plt+0x63f4>
  40baec:	ldr	x0, [x29, #104]
  40baf0:	str	x19, [x0, #1128]
  40baf4:	ldr	x0, [x29, #312]
  40baf8:	ldr	x1, [x0, #8]
  40bafc:	ldr	w0, [x29, #296]
  40bb00:	lsl	x0, x0, #2
  40bb04:	add	x0, x1, x0
  40bb08:	ldr	w0, [x0]
  40bb0c:	str	w0, [x29, #120]
  40bb10:	ldr	x0, [x29, #152]
  40bb14:	ldr	w1, [x29, #296]
  40bb18:	ldr	w2, [x29, #248]
  40bb1c:	str	w2, [x0, x1, lsl #2]
  40bb20:	ldr	x0, [x29, #104]
  40bb24:	ldr	x1, [x0, #1096]
  40bb28:	ldr	w0, [x29, #120]
  40bb2c:	lsl	x0, x0, #2
  40bb30:	add	x0, x1, x0
  40bb34:	ldr	w0, [x0]
  40bb38:	mov	w1, w0
  40bb3c:	ldr	x0, [x29, #104]
  40bb40:	ldr	w0, [x0, #1116]
  40bb44:	mov	w2, w0
  40bb48:	ldr	w0, [x29, #248]
  40bb4c:	mul	w0, w2, w0
  40bb50:	add	w1, w1, w0
  40bb54:	ldr	x0, [x29, #312]
  40bb58:	ldr	w0, [x0, #16]
  40bb5c:	sub	w0, w0, #0x1
  40bb60:	and	w2, w1, w0
  40bb64:	ldr	x0, [x29, #104]
  40bb68:	ldr	x1, [x0, #1096]
  40bb6c:	ldr	w0, [x29, #120]
  40bb70:	lsl	x0, x0, #2
  40bb74:	add	x0, x1, x0
  40bb78:	mov	w1, w2
  40bb7c:	str	w1, [x0]
  40bb80:	b	40b530 <printf@plt+0xa100>
  40bb84:	ldr	x0, [x29, #312]
  40bb88:	ldr	x1, [x0, #8]
  40bb8c:	ldr	w0, [x29, #296]
  40bb90:	lsl	x0, x0, #2
  40bb94:	add	x0, x1, x0
  40bb98:	ldr	w0, [x0]
  40bb9c:	str	w0, [x29, #136]
  40bba0:	ldr	x0, [x29, #104]
  40bba4:	ldr	x1, [x0, #1096]
  40bba8:	ldr	w0, [x29, #136]
  40bbac:	lsl	x0, x0, #2
  40bbb0:	add	x0, x1, x0
  40bbb4:	ldr	w19, [x0]
  40bbb8:	bl	401220 <rand@plt>
  40bbbc:	add	w0, w19, w0
  40bbc0:	mov	w1, w0
  40bbc4:	ldr	x0, [x29, #312]
  40bbc8:	ldr	w0, [x0, #16]
  40bbcc:	sub	w0, w0, #0x1
  40bbd0:	and	w2, w1, w0
  40bbd4:	ldr	x0, [x29, #104]
  40bbd8:	ldr	x1, [x0, #1096]
  40bbdc:	ldr	w0, [x29, #136]
  40bbe0:	lsl	x0, x0, #2
  40bbe4:	add	x0, x1, x0
  40bbe8:	mov	w1, w2
  40bbec:	str	w1, [x0]
  40bbf0:	ldr	w0, [x29, #296]
  40bbf4:	add	w0, w0, #0x1
  40bbf8:	str	w0, [x29, #296]
  40bbfc:	ldr	w1, [x29, #296]
  40bc00:	ldr	w0, [x29, #172]
  40bc04:	cmp	w1, w0
  40bc08:	b.ne	40b530 <printf@plt+0xa100>  // b.any
  40bc0c:	str	wzr, [x29, #296]
  40bc10:	b	40b530 <printf@plt+0xa100>
  40bc14:	nop
  40bc18:	b	40b530 <printf@plt+0xa100>
  40bc1c:	nop
  40bc20:	b	40b530 <printf@plt+0xa100>
  40bc24:	nop
  40bc28:	mov	w1, #0x200000              	// #2097152
  40bc2c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bc30:	add	x0, x0, #0x1a0
  40bc34:	bl	404514 <printf@plt+0x30e4>
  40bc38:	and	w0, w0, #0xff
  40bc3c:	cmp	w0, #0x0
  40bc40:	b.eq	40bd08 <printf@plt+0xa8d8>  // b.none
  40bc44:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bc48:	add	x0, x0, #0x190
  40bc4c:	ldr	x3, [x0]
  40bc50:	ldr	w2, [x29, #320]
  40bc54:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40bc58:	add	x1, x0, #0x520
  40bc5c:	mov	x0, x3
  40bc60:	bl	4011e0 <fprintf@plt>
  40bc64:	str	wzr, [x29, #240]
  40bc68:	ldr	x0, [x29, #312]
  40bc6c:	ldr	w0, [x0]
  40bc70:	ldr	w1, [x29, #240]
  40bc74:	cmp	w1, w0
  40bc78:	b.cs	40bce8 <printf@plt+0xa8b8>  // b.hs, b.nlast
  40bc7c:	ldr	w0, [x29, #240]
  40bc80:	cmp	w0, #0x0
  40bc84:	b.eq	40bca0 <printf@plt+0xa870>  // b.none
  40bc88:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bc8c:	add	x0, x0, #0x190
  40bc90:	ldr	x0, [x0]
  40bc94:	mov	x1, x0
  40bc98:	mov	w0, #0x2c                  	// #44
  40bc9c:	bl	401320 <fputc@plt>
  40bca0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bca4:	add	x0, x0, #0x190
  40bca8:	ldr	x3, [x0]
  40bcac:	ldr	x0, [x29, #312]
  40bcb0:	ldr	x1, [x0, #8]
  40bcb4:	ldr	w0, [x29, #240]
  40bcb8:	lsl	x0, x0, #2
  40bcbc:	add	x0, x1, x0
  40bcc0:	ldr	w0, [x0]
  40bcc4:	mov	w2, w0
  40bcc8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40bccc:	add	x1, x0, #0x4b8
  40bcd0:	mov	x0, x3
  40bcd4:	bl	4011e0 <fprintf@plt>
  40bcd8:	ldr	w0, [x29, #240]
  40bcdc:	add	w0, w0, #0x1
  40bce0:	str	w0, [x29, #240]
  40bce4:	b	40bc68 <printf@plt+0xa838>
  40bce8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bcec:	add	x0, x0, #0x190
  40bcf0:	ldr	x3, [x0]
  40bcf4:	ldr	w2, [x29, #304]
  40bcf8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40bcfc:	add	x1, x0, #0x540
  40bd00:	mov	x0, x3
  40bd04:	bl	4011e0 <fprintf@plt>
  40bd08:	mov	sp, x28
  40bd0c:	ldr	x0, [x29, #312]
  40bd10:	ldr	x0, [x0, #56]
  40bd14:	str	x0, [x29, #312]
  40bd18:	b	40b3a0 <printf@plt+0x9f70>
  40bd1c:	ldr	x0, [x29, #392]
  40bd20:	cmp	x0, #0x0
  40bd24:	b.eq	40bdb0 <printf@plt+0xa980>  // b.none
  40bd28:	ldr	x0, [x29, #392]
  40bd2c:	str	x0, [x29, #112]
  40bd30:	ldr	x0, [x29, #112]
  40bd34:	ldr	x0, [x0, #56]
  40bd38:	str	x0, [x29, #392]
  40bd3c:	ldr	x0, [x29, #112]
  40bd40:	ldr	x0, [x0, #8]
  40bd44:	cmp	x0, #0x0
  40bd48:	b.eq	40bd58 <printf@plt+0xa928>  // b.none
  40bd4c:	ldr	x0, [x29, #112]
  40bd50:	ldr	x0, [x0, #8]
  40bd54:	bl	401360 <_ZdaPv@plt>
  40bd58:	ldr	x0, [x29, #112]
  40bd5c:	ldr	x0, [x0, #24]
  40bd60:	cmp	x0, #0x0
  40bd64:	b.eq	40bd74 <printf@plt+0xa944>  // b.none
  40bd68:	ldr	x0, [x29, #112]
  40bd6c:	ldr	x0, [x0, #24]
  40bd70:	bl	401360 <_ZdaPv@plt>
  40bd74:	ldr	x0, [x29, #112]
  40bd78:	ldr	x0, [x0, #32]
  40bd7c:	bl	40a8bc <printf@plt+0x948c>
  40bd80:	ldr	x0, [x29, #112]
  40bd84:	cmp	x0, #0x0
  40bd88:	b.eq	40bd1c <printf@plt+0xa8ec>  // b.none
  40bd8c:	mov	x1, #0x40                  	// #64
  40bd90:	bl	401310 <_ZdlPvm@plt>
  40bd94:	b	40bd1c <printf@plt+0xa8ec>
  40bd98:	mov	x20, x0
  40bd9c:	mov	x1, #0x10                  	// #16
  40bda0:	mov	x0, x19
  40bda4:	bl	401310 <_ZdlPvm@plt>
  40bda8:	mov	x0, x20
  40bdac:	bl	4013e0 <_Unwind_Resume@plt>
  40bdb0:	nop
  40bdb4:	mov	sp, x29
  40bdb8:	ldp	x19, x20, [sp, #16]
  40bdbc:	ldp	x21, x22, [sp, #32]
  40bdc0:	ldp	x23, x24, [sp, #48]
  40bdc4:	ldp	x25, x26, [sp, #64]
  40bdc8:	ldp	x27, x28, [sp, #80]
  40bdcc:	ldp	x29, x30, [sp], #416
  40bdd0:	ret
  40bdd4:	stp	x29, x30, [sp, #-112]!
  40bdd8:	mov	x29, sp
  40bddc:	str	x0, [sp, #24]
  40bde0:	ldr	x0, [sp, #24]
  40bde4:	bl	409bb0 <printf@plt+0x8780>
  40bde8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40bdec:	add	x0, x0, #0x1a0
  40bdf0:	bl	4045d4 <printf@plt+0x31a4>
  40bdf4:	str	w0, [sp, #108]
  40bdf8:	ldr	w0, [sp, #108]
  40bdfc:	cmp	w0, #0x0
  40be00:	cset	w0, eq  // eq = none
  40be04:	and	w0, w0, #0xff
  40be08:	cmp	w0, #0x0
  40be0c:	b.eq	40be1c <printf@plt+0xa9ec>  // b.none
  40be10:	ldr	x0, [sp, #24]
  40be14:	bl	40ac68 <printf@plt+0x9838>
  40be18:	b	40c0a0 <printf@plt+0xac70>
  40be1c:	ldr	x0, [sp, #24]
  40be20:	ldr	x0, [x0]
  40be24:	str	x0, [sp, #72]
  40be28:	str	wzr, [sp, #68]
  40be2c:	mov	w0, #0x1                   	// #1
  40be30:	str	w0, [sp, #64]
  40be34:	ldr	x0, [sp, #24]
  40be38:	ldr	w0, [x0, #1064]
  40be3c:	mov	w0, w0
  40be40:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40be44:	cmp	x0, x1
  40be48:	b.hi	40be80 <printf@plt+0xaa50>  // b.pmore
  40be4c:	lsl	x0, x0, #2
  40be50:	bl	4011a0 <_Znam@plt>
  40be54:	str	x0, [sp, #56]
  40be58:	mov	w0, #0x7fffffff            	// #2147483647
  40be5c:	str	w0, [sp, #104]
  40be60:	mov	w0, #0x7fffffff            	// #2147483647
  40be64:	str	w0, [sp, #100]
  40be68:	ldr	x0, [sp, #24]
  40be6c:	str	wzr, [x0, #1112]
  40be70:	ldr	x0, [sp, #24]
  40be74:	mov	w1, #0x1                   	// #1
  40be78:	str	w1, [x0, #1116]
  40be7c:	b	40be84 <printf@plt+0xaa54>
  40be80:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40be84:	ldr	x0, [sp, #72]
  40be88:	bl	404cac <printf@plt+0x387c>
  40be8c:	mov	x1, x0
  40be90:	ldr	x0, [sp, #24]
  40be94:	str	x1, [x0]
  40be98:	ldr	x0, [sp, #24]
  40be9c:	bl	40ac68 <printf@plt+0x9838>
  40bea0:	str	wzr, [sp, #96]
  40bea4:	mov	w0, #0x80000000            	// #-2147483648
  40bea8:	str	w0, [sp, #92]
  40beac:	ldr	x0, [sp, #24]
  40beb0:	ldr	x0, [x0, #1128]
  40beb4:	bl	407960 <printf@plt+0x6530>
  40beb8:	ldr	x0, [sp, #24]
  40bebc:	ldr	x0, [x0]
  40bec0:	str	x0, [sp, #80]
  40bec4:	ldr	x0, [sp, #80]
  40bec8:	cmp	x0, #0x0
  40becc:	b.eq	40bf40 <printf@plt+0xab10>  // b.none
  40bed0:	ldr	x0, [sp, #80]
  40bed4:	bl	404f74 <printf@plt+0x3b44>
  40bed8:	str	x0, [sp, #48]
  40bedc:	ldr	x1, [sp, #48]
  40bee0:	ldr	x0, [sp, #24]
  40bee4:	bl	40c7a4 <printf@plt+0xb374>
  40bee8:	str	w0, [sp, #44]
  40beec:	ldr	w1, [sp, #92]
  40bef0:	ldr	w0, [sp, #44]
  40bef4:	cmp	w1, w0
  40bef8:	b.ge	40bf04 <printf@plt+0xaad4>  // b.tcont
  40befc:	ldr	w0, [sp, #44]
  40bf00:	str	w0, [sp, #92]
  40bf04:	ldr	x0, [sp, #24]
  40bf08:	ldr	x0, [x0, #1128]
  40bf0c:	ldr	w1, [sp, #44]
  40bf10:	bl	4078f8 <printf@plt+0x64c8>
  40bf14:	and	w0, w0, #0xff
  40bf18:	cmp	w0, #0x0
  40bf1c:	b.eq	40bf2c <printf@plt+0xaafc>  // b.none
  40bf20:	ldr	w0, [sp, #96]
  40bf24:	add	w0, w0, #0x1
  40bf28:	str	w0, [sp, #96]
  40bf2c:	ldr	x0, [sp, #80]
  40bf30:	bl	404f8c <printf@plt+0x3b5c>
  40bf34:	ldr	x0, [x0]
  40bf38:	str	x0, [sp, #80]
  40bf3c:	b	40bec4 <printf@plt+0xaa94>
  40bf40:	ldr	w1, [sp, #96]
  40bf44:	ldr	w0, [sp, #104]
  40bf48:	cmp	w1, w0
  40bf4c:	b.lt	40bf70 <printf@plt+0xab40>  // b.tstop
  40bf50:	ldr	w1, [sp, #96]
  40bf54:	ldr	w0, [sp, #104]
  40bf58:	cmp	w1, w0
  40bf5c:	b.ne	40bfa4 <printf@plt+0xab74>  // b.any
  40bf60:	ldr	w1, [sp, #92]
  40bf64:	ldr	w0, [sp, #100]
  40bf68:	cmp	w1, w0
  40bf6c:	b.ge	40bfa4 <printf@plt+0xab74>  // b.tcont
  40bf70:	ldr	x0, [sp, #24]
  40bf74:	ldr	x1, [x0, #1096]
  40bf78:	ldr	x0, [sp, #24]
  40bf7c:	ldr	w0, [x0, #1064]
  40bf80:	mov	w0, w0
  40bf84:	lsl	x0, x0, #2
  40bf88:	mov	x2, x0
  40bf8c:	ldr	x0, [sp, #56]
  40bf90:	bl	4011b0 <memcpy@plt>
  40bf94:	ldr	w0, [sp, #96]
  40bf98:	str	w0, [sp, #104]
  40bf9c:	ldr	w0, [sp, #92]
  40bfa0:	str	w0, [sp, #100]
  40bfa4:	ldr	x0, [sp, #24]
  40bfa8:	ldr	x0, [x0]
  40bfac:	bl	404cc8 <printf@plt+0x3898>
  40bfb0:	ldr	w0, [sp, #108]
  40bfb4:	sub	w0, w0, #0x1
  40bfb8:	str	w0, [sp, #108]
  40bfbc:	ldr	w0, [sp, #108]
  40bfc0:	cmp	w0, #0x0
  40bfc4:	cset	w0, eq  // eq = none
  40bfc8:	and	w0, w0, #0xff
  40bfcc:	cmp	w0, #0x0
  40bfd0:	b.ne	40c03c <printf@plt+0xac0c>  // b.any
  40bfd4:	ldr	x0, [sp, #24]
  40bfd8:	ldr	w0, [x0, #1112]
  40bfdc:	cmp	w0, #0x1
  40bfe0:	b.le	40c010 <printf@plt+0xabe0>
  40bfe4:	ldr	x0, [sp, #24]
  40bfe8:	ldr	w0, [x0, #1112]
  40bfec:	sub	w1, w0, #0x2
  40bff0:	ldr	x0, [sp, #24]
  40bff4:	str	w1, [x0, #1112]
  40bff8:	ldr	x0, [sp, #24]
  40bffc:	ldr	w0, [x0, #1116]
  40c000:	add	w1, w0, #0x2
  40c004:	ldr	x0, [sp, #24]
  40c008:	str	w1, [x0, #1116]
  40c00c:	b	40be84 <printf@plt+0xaa54>
  40c010:	ldr	x0, [sp, #24]
  40c014:	ldr	w1, [x0, #1112]
  40c018:	ldr	x0, [sp, #24]
  40c01c:	ldr	w0, [x0, #1116]
  40c020:	add	w1, w1, w0
  40c024:	ldr	x0, [sp, #24]
  40c028:	str	w1, [x0, #1112]
  40c02c:	ldr	x0, [sp, #24]
  40c030:	mov	w1, #0x1                   	// #1
  40c034:	str	w1, [x0, #1116]
  40c038:	b	40be84 <printf@plt+0xaa54>
  40c03c:	nop
  40c040:	ldr	x0, [sp, #24]
  40c044:	ldr	x1, [sp, #72]
  40c048:	str	x1, [x0]
  40c04c:	ldr	x0, [sp, #24]
  40c050:	ldr	w1, [sp, #68]
  40c054:	str	w1, [x0, #1112]
  40c058:	ldr	x0, [sp, #24]
  40c05c:	ldr	w1, [sp, #64]
  40c060:	str	w1, [x0, #1116]
  40c064:	ldr	x0, [sp, #24]
  40c068:	ldr	x3, [x0, #1096]
  40c06c:	ldr	x0, [sp, #24]
  40c070:	ldr	w0, [x0, #1064]
  40c074:	mov	w0, w0
  40c078:	lsl	x0, x0, #2
  40c07c:	mov	x2, x0
  40c080:	ldr	x1, [sp, #56]
  40c084:	mov	x0, x3
  40c088:	bl	4011b0 <memcpy@plt>
  40c08c:	ldr	x0, [sp, #56]
  40c090:	cmp	x0, #0x0
  40c094:	b.eq	40c0a0 <printf@plt+0xac70>  // b.none
  40c098:	ldr	x0, [sp, #56]
  40c09c:	bl	401360 <_ZdaPv@plt>
  40c0a0:	nop
  40c0a4:	ldp	x29, x30, [sp], #112
  40c0a8:	ret
  40c0ac:	sub	sp, sp, #0x10
  40c0b0:	str	x0, [sp, #8]
  40c0b4:	str	x1, [sp]
  40c0b8:	ldr	x0, [sp, #8]
  40c0bc:	ldr	w1, [x0, #56]
  40c0c0:	ldr	x0, [sp]
  40c0c4:	ldr	w0, [x0, #56]
  40c0c8:	cmp	w1, w0
  40c0cc:	cset	w0, lt  // lt = tstop
  40c0d0:	and	w0, w0, #0xff
  40c0d4:	add	sp, sp, #0x10
  40c0d8:	ret
  40c0dc:	stp	x29, x30, [sp, #-32]!
  40c0e0:	mov	x29, sp
  40c0e4:	str	x0, [sp, #24]
  40c0e8:	ldr	x0, [sp, #24]
  40c0ec:	ldr	x2, [x0]
  40c0f0:	adrp	x0, 40c000 <printf@plt+0xabd0>
  40c0f4:	add	x1, x0, #0xac
  40c0f8:	mov	x0, x2
  40c0fc:	bl	404f24 <printf@plt+0x3af4>
  40c100:	mov	x1, x0
  40c104:	ldr	x0, [sp, #24]
  40c108:	str	x1, [x0]
  40c10c:	nop
  40c110:	ldp	x29, x30, [sp], #32
  40c114:	ret
  40c118:	stp	x29, x30, [sp, #-80]!
  40c11c:	mov	x29, sp
  40c120:	str	x0, [sp, #24]
  40c124:	ldr	x0, [sp, #24]
  40c128:	bl	408108 <printf@plt+0x6cd8>
  40c12c:	ldr	x0, [sp, #24]
  40c130:	bl	408640 <printf@plt+0x7210>
  40c134:	ldr	x0, [sp, #24]
  40c138:	bl	40951c <printf@plt+0x80ec>
  40c13c:	ldr	x0, [sp, #24]
  40c140:	bl	40bdd4 <printf@plt+0xa9a4>
  40c144:	ldr	x0, [sp, #24]
  40c148:	ldr	x0, [x0, #1128]
  40c14c:	bl	407960 <printf@plt+0x6530>
  40c150:	ldr	x0, [sp, #24]
  40c154:	ldr	x0, [x0]
  40c158:	str	x0, [sp, #72]
  40c15c:	ldr	x0, [sp, #72]
  40c160:	cmp	x0, #0x0
  40c164:	b.eq	40c248 <printf@plt+0xae18>  // b.none
  40c168:	ldr	x0, [sp, #72]
  40c16c:	bl	404f74 <printf@plt+0x3b44>
  40c170:	str	x0, [sp, #48]
  40c174:	ldr	x1, [sp, #48]
  40c178:	ldr	x0, [sp, #24]
  40c17c:	bl	40c7a4 <printf@plt+0xb374>
  40c180:	str	w0, [sp, #44]
  40c184:	ldr	x0, [sp, #24]
  40c188:	ldr	x0, [x0, #1128]
  40c18c:	ldr	w1, [sp, #44]
  40c190:	bl	4078f8 <printf@plt+0x64c8>
  40c194:	and	w0, w0, #0xff
  40c198:	cmp	w0, #0x0
  40c19c:	b.eq	40c234 <printf@plt+0xae04>  // b.none
  40c1a0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c1a4:	add	x0, x0, #0x190
  40c1a8:	ldr	x0, [x0]
  40c1ac:	mov	x3, x0
  40c1b0:	mov	x2, #0x30                  	// #48
  40c1b4:	mov	x1, #0x1                   	// #1
  40c1b8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c1bc:	add	x0, x0, #0x558
  40c1c0:	bl	4013d0 <fwrite@plt>
  40c1c4:	mov	w1, #0x20000               	// #131072
  40c1c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c1cc:	add	x0, x0, #0x1a0
  40c1d0:	bl	404514 <printf@plt+0x30e4>
  40c1d4:	and	w0, w0, #0xff
  40c1d8:	cmp	w0, #0x0
  40c1dc:	b.eq	40c208 <printf@plt+0xadd8>  // b.none
  40c1e0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c1e4:	add	x0, x0, #0x190
  40c1e8:	ldr	x0, [x0]
  40c1ec:	mov	x3, x0
  40c1f0:	mov	x2, #0x31                  	// #49
  40c1f4:	mov	x1, #0x1                   	// #1
  40c1f8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c1fc:	add	x0, x0, #0x590
  40c200:	bl	4013d0 <fwrite@plt>
  40c204:	b	40c22c <printf@plt+0xadfc>
  40c208:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c20c:	add	x0, x0, #0x190
  40c210:	ldr	x0, [x0]
  40c214:	mov	x3, x0
  40c218:	mov	x2, #0x17                  	// #23
  40c21c:	mov	x1, #0x1                   	// #1
  40c220:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c224:	add	x0, x0, #0x5c8
  40c228:	bl	4013d0 <fwrite@plt>
  40c22c:	mov	w0, #0x1                   	// #1
  40c230:	bl	4013b0 <exit@plt>
  40c234:	ldr	x0, [sp, #72]
  40c238:	bl	404f8c <printf@plt+0x3b5c>
  40c23c:	ldr	x0, [x0]
  40c240:	str	x0, [sp, #72]
  40c244:	b	40c15c <printf@plt+0xad2c>
  40c248:	ldr	x0, [sp, #24]
  40c24c:	bl	40c0dc <printf@plt+0xacac>
  40c250:	ldr	x0, [sp, #24]
  40c254:	ldr	x0, [x0]
  40c258:	str	x0, [sp, #64]
  40c25c:	ldr	x0, [sp, #64]
  40c260:	bl	404f8c <printf@plt+0x3b5c>
  40c264:	ldr	x0, [x0]
  40c268:	cmp	x0, #0x0
  40c26c:	cset	w0, ne  // ne = any
  40c270:	and	w0, w0, #0xff
  40c274:	cmp	w0, #0x0
  40c278:	b.eq	40c290 <printf@plt+0xae60>  // b.none
  40c27c:	ldr	x0, [sp, #64]
  40c280:	bl	404f8c <printf@plt+0x3b5c>
  40c284:	ldr	x0, [x0]
  40c288:	str	x0, [sp, #64]
  40c28c:	b	40c25c <printf@plt+0xae2c>
  40c290:	ldr	x0, [sp, #64]
  40c294:	bl	404f74 <printf@plt+0x3b44>
  40c298:	ldr	w0, [x0, #56]
  40c29c:	str	w0, [sp, #40]
  40c2a0:	str	wzr, [sp, #60]
  40c2a4:	ldr	x0, [sp, #24]
  40c2a8:	ldr	w0, [x0, #1064]
  40c2ac:	ldr	w1, [sp, #60]
  40c2b0:	cmp	w1, w0
  40c2b4:	b.cs	40c308 <printf@plt+0xaed8>  // b.hs, b.nlast
  40c2b8:	ldr	x0, [sp, #24]
  40c2bc:	ldr	x1, [x0, #1088]
  40c2c0:	ldr	w0, [sp, #60]
  40c2c4:	lsl	x0, x0, #2
  40c2c8:	add	x0, x1, x0
  40c2cc:	ldr	w0, [x0]
  40c2d0:	cmp	w0, #0x0
  40c2d4:	b.ne	40c2f8 <printf@plt+0xaec8>  // b.any
  40c2d8:	ldr	x0, [sp, #24]
  40c2dc:	ldr	x1, [x0, #1096]
  40c2e0:	ldr	w0, [sp, #60]
  40c2e4:	lsl	x0, x0, #2
  40c2e8:	add	x0, x1, x0
  40c2ec:	ldr	w1, [sp, #40]
  40c2f0:	add	w1, w1, #0x1
  40c2f4:	str	w1, [x0]
  40c2f8:	ldr	w0, [sp, #60]
  40c2fc:	add	w0, w0, #0x1
  40c300:	str	w0, [sp, #60]
  40c304:	b	40c2a4 <printf@plt+0xae74>
  40c308:	ldr	x0, [sp, #24]
  40c30c:	ldr	x0, [x0, #1072]
  40c310:	cmp	x0, #0x0
  40c314:	b.eq	40c3ac <printf@plt+0xaf7c>  // b.none
  40c318:	str	wzr, [sp, #56]
  40c31c:	ldr	x0, [sp, #24]
  40c320:	ldr	w0, [x0, #1064]
  40c324:	ldr	w1, [sp, #56]
  40c328:	cmp	w1, w0
  40c32c:	b.cs	40c3ac <printf@plt+0xaf7c>  // b.hs, b.nlast
  40c330:	ldr	x0, [sp, #24]
  40c334:	ldr	x1, [x0, #1072]
  40c338:	ldr	w0, [sp, #56]
  40c33c:	lsl	x0, x0, #2
  40c340:	add	x0, x1, x0
  40c344:	ldr	w0, [x0]
  40c348:	ldr	w1, [sp, #56]
  40c34c:	cmp	w1, w0
  40c350:	b.eq	40c39c <printf@plt+0xaf6c>  // b.none
  40c354:	ldr	x0, [sp, #24]
  40c358:	ldr	x1, [x0, #1096]
  40c35c:	ldr	x0, [sp, #24]
  40c360:	ldr	x2, [x0, #1072]
  40c364:	ldr	w0, [sp, #56]
  40c368:	lsl	x0, x0, #2
  40c36c:	add	x0, x2, x0
  40c370:	ldr	w0, [x0]
  40c374:	mov	w0, w0
  40c378:	lsl	x0, x0, #2
  40c37c:	add	x1, x1, x0
  40c380:	ldr	x0, [sp, #24]
  40c384:	ldr	x2, [x0, #1096]
  40c388:	ldr	w0, [sp, #56]
  40c38c:	lsl	x0, x0, #2
  40c390:	add	x0, x2, x0
  40c394:	ldr	w1, [x1]
  40c398:	str	w1, [x0]
  40c39c:	ldr	w0, [sp, #56]
  40c3a0:	add	w0, w0, #0x1
  40c3a4:	str	w0, [sp, #56]
  40c3a8:	b	40c31c <printf@plt+0xaeec>
  40c3ac:	nop
  40c3b0:	ldp	x29, x30, [sp], #80
  40c3b4:	ret
  40c3b8:	stp	x29, x30, [sp, #-96]!
  40c3bc:	mov	x29, sp
  40c3c0:	stp	x19, x20, [sp, #16]
  40c3c4:	str	x21, [sp, #32]
  40c3c8:	str	x0, [sp, #56]
  40c3cc:	ldr	x0, [sp, #56]
  40c3d0:	ldr	x19, [x0, #1128]
  40c3d4:	cmp	x19, #0x0
  40c3d8:	b.eq	40c3f0 <printf@plt+0xafc0>  // b.none
  40c3dc:	mov	x0, x19
  40c3e0:	bl	4077a0 <printf@plt+0x6370>
  40c3e4:	mov	x1, #0x10                  	// #16
  40c3e8:	mov	x0, x19
  40c3ec:	bl	401310 <_ZdlPvm@plt>
  40c3f0:	mov	w1, #0x200000              	// #2097152
  40c3f4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c3f8:	add	x0, x0, #0x1a0
  40c3fc:	bl	404514 <printf@plt+0x30e4>
  40c400:	and	w0, w0, #0xff
  40c404:	cmp	w0, #0x0
  40c408:	b.eq	40c720 <printf@plt+0xb2f0>  // b.none
  40c40c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c410:	add	x0, x0, #0x190
  40c414:	ldr	x0, [x0]
  40c418:	mov	x3, x0
  40c41c:	mov	x2, #0x31                  	// #49
  40c420:	mov	x1, #0x1                   	// #1
  40c424:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c428:	add	x0, x0, #0x5e0
  40c42c:	bl	4013d0 <fwrite@plt>
  40c430:	str	wzr, [sp, #92]
  40c434:	ldr	x0, [sp, #56]
  40c438:	ldr	w0, [x0, #1064]
  40c43c:	ldr	w1, [sp, #92]
  40c440:	cmp	w1, w0
  40c444:	b.cs	40c4d4 <printf@plt+0xb0a4>  // b.hs, b.nlast
  40c448:	ldr	x0, [sp, #56]
  40c44c:	ldr	x1, [x0, #1088]
  40c450:	ldr	w0, [sp, #92]
  40c454:	lsl	x0, x0, #2
  40c458:	add	x0, x1, x0
  40c45c:	ldr	w0, [x0]
  40c460:	cmp	w0, #0x0
  40c464:	b.eq	40c4c4 <printf@plt+0xb094>  // b.none
  40c468:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c46c:	add	x0, x0, #0x190
  40c470:	ldr	x6, [x0]
  40c474:	ldr	x0, [sp, #56]
  40c478:	ldr	x1, [x0, #1096]
  40c47c:	ldr	w0, [sp, #92]
  40c480:	lsl	x0, x0, #2
  40c484:	add	x0, x1, x0
  40c488:	ldr	w2, [x0]
  40c48c:	ldr	x0, [sp, #56]
  40c490:	ldr	x1, [x0, #1088]
  40c494:	ldr	w0, [sp, #92]
  40c498:	lsl	x0, x0, #2
  40c49c:	add	x0, x1, x0
  40c4a0:	ldr	w0, [x0]
  40c4a4:	mov	w5, w0
  40c4a8:	ldr	w4, [sp, #92]
  40c4ac:	mov	w3, w2
  40c4b0:	ldr	w2, [sp, #92]
  40c4b4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c4b8:	add	x1, x0, #0x618
  40c4bc:	mov	x0, x6
  40c4c0:	bl	4011e0 <fprintf@plt>
  40c4c4:	ldr	w0, [sp, #92]
  40c4c8:	add	w0, w0, #0x1
  40c4cc:	str	w0, [sp, #92]
  40c4d0:	b	40c434 <printf@plt+0xb004>
  40c4d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c4d8:	add	x0, x0, #0x190
  40c4dc:	ldr	x0, [x0]
  40c4e0:	mov	x3, x0
  40c4e4:	mov	x2, #0x12                  	// #18
  40c4e8:	mov	x1, #0x1                   	// #1
  40c4ec:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c4f0:	add	x0, x0, #0x648
  40c4f4:	bl	4013d0 <fwrite@plt>
  40c4f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c4fc:	add	x0, x0, #0x190
  40c500:	ldr	x6, [x0]
  40c504:	ldr	x0, [sp, #56]
  40c508:	ldr	w1, [x0, #1104]
  40c50c:	ldr	x0, [sp, #56]
  40c510:	ldr	w2, [x0, #8]
  40c514:	ldr	x0, [sp, #56]
  40c518:	ldr	w3, [x0, #1084]
  40c51c:	ldr	x0, [sp, #56]
  40c520:	ldr	w0, [x0, #12]
  40c524:	mov	w5, w0
  40c528:	mov	w4, w3
  40c52c:	mov	w3, w2
  40c530:	mov	w2, w1
  40c534:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c538:	add	x1, x0, #0x660
  40c53c:	mov	x0, x6
  40c540:	bl	4011e0 <fprintf@plt>
  40c544:	ldr	x0, [sp, #56]
  40c548:	ldr	w0, [x0, #1080]
  40c54c:	str	w0, [sp, #72]
  40c550:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c554:	add	x0, x0, #0x190
  40c558:	ldr	x4, [x0]
  40c55c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c560:	add	x3, x0, #0x6e8
  40c564:	ldr	w2, [sp, #72]
  40c568:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c56c:	add	x1, x0, #0x6f8
  40c570:	mov	x0, x4
  40c574:	bl	4011e0 <fprintf@plt>
  40c578:	ldr	x0, [sp, #56]
  40c57c:	ldr	x0, [x0]
  40c580:	str	x0, [sp, #80]
  40c584:	ldr	x0, [sp, #80]
  40c588:	cmp	x0, #0x0
  40c58c:	b.eq	40c6fc <printf@plt+0xb2cc>  // b.none
  40c590:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c594:	add	x0, x0, #0x190
  40c598:	ldr	x19, [x0]
  40c59c:	ldr	x0, [sp, #80]
  40c5a0:	bl	404f74 <printf@plt+0x3b44>
  40c5a4:	ldr	w20, [x0, #56]
  40c5a8:	ldr	x0, [sp, #80]
  40c5ac:	bl	404f74 <printf@plt+0x3b44>
  40c5b0:	ldr	w21, [x0, #8]
  40c5b4:	ldr	x0, [sp, #80]
  40c5b8:	bl	404f74 <printf@plt+0x3b44>
  40c5bc:	ldr	w0, [x0, #60]
  40c5c0:	mov	w4, w0
  40c5c4:	mov	w3, w21
  40c5c8:	mov	w2, w20
  40c5cc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c5d0:	add	x1, x0, #0x740
  40c5d4:	mov	x0, x19
  40c5d8:	bl	4011e0 <fprintf@plt>
  40c5dc:	ldr	x0, [sp, #80]
  40c5e0:	bl	404f74 <printf@plt+0x3b44>
  40c5e4:	ldr	w0, [x0, #40]
  40c5e8:	ldr	w1, [sp, #72]
  40c5ec:	cmp	w1, w0
  40c5f0:	cset	w0, gt
  40c5f4:	and	w0, w0, #0xff
  40c5f8:	cmp	w0, #0x0
  40c5fc:	b.eq	40c63c <printf@plt+0xb20c>  // b.none
  40c600:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c604:	add	x0, x0, #0x190
  40c608:	ldr	x19, [x0]
  40c60c:	ldr	x0, [sp, #80]
  40c610:	bl	404f74 <printf@plt+0x3b44>
  40c614:	ldr	w0, [x0, #40]
  40c618:	ldr	w1, [sp, #72]
  40c61c:	sub	w1, w1, w0
  40c620:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c624:	add	x3, x0, #0x468
  40c628:	mov	w2, w1
  40c62c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c630:	add	x1, x0, #0x470
  40c634:	mov	x0, x19
  40c638:	bl	4011e0 <fprintf@plt>
  40c63c:	str	wzr, [sp, #76]
  40c640:	ldr	x0, [sp, #80]
  40c644:	bl	404f74 <printf@plt+0x3b44>
  40c648:	ldr	w0, [x0, #40]
  40c64c:	ldr	w1, [sp, #76]
  40c650:	cmp	w1, w0
  40c654:	cset	w0, lt  // lt = tstop
  40c658:	and	w0, w0, #0xff
  40c65c:	cmp	w0, #0x0
  40c660:	b.eq	40c6ac <printf@plt+0xb27c>  // b.none
  40c664:	ldr	x0, [sp, #80]
  40c668:	bl	404f74 <printf@plt+0x3b44>
  40c66c:	ldr	x1, [x0, #32]
  40c670:	ldrsw	x0, [sp, #76]
  40c674:	lsl	x0, x0, #2
  40c678:	add	x0, x1, x0
  40c67c:	ldr	w0, [x0]
  40c680:	mov	w2, w0
  40c684:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c688:	add	x0, x0, #0x190
  40c68c:	ldr	x0, [x0]
  40c690:	mov	x1, x0
  40c694:	mov	w0, w2
  40c698:	bl	4011f0 <putc@plt>
  40c69c:	ldr	w0, [sp, #76]
  40c6a0:	add	w0, w0, #0x1
  40c6a4:	str	w0, [sp, #76]
  40c6a8:	b	40c640 <printf@plt+0xb210>
  40c6ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c6b0:	add	x0, x0, #0x190
  40c6b4:	ldr	x19, [x0]
  40c6b8:	ldr	x0, [sp, #80]
  40c6bc:	bl	404f74 <printf@plt+0x3b44>
  40c6c0:	ldr	w20, [x0, #8]
  40c6c4:	ldr	x0, [sp, #80]
  40c6c8:	bl	404f74 <printf@plt+0x3b44>
  40c6cc:	ldr	x0, [x0]
  40c6d0:	mov	x3, x0
  40c6d4:	mov	w2, w20
  40c6d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c6dc:	add	x1, x0, #0x478
  40c6e0:	mov	x0, x19
  40c6e4:	bl	4011e0 <fprintf@plt>
  40c6e8:	ldr	x0, [sp, #80]
  40c6ec:	bl	404f8c <printf@plt+0x3b5c>
  40c6f0:	ldr	x0, [x0]
  40c6f4:	str	x0, [sp, #80]
  40c6f8:	b	40c584 <printf@plt+0xb154>
  40c6fc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c700:	add	x0, x0, #0x190
  40c704:	ldr	x0, [x0]
  40c708:	mov	x3, x0
  40c70c:	mov	x2, #0x13                  	// #19
  40c710:	mov	x1, #0x1                   	// #1
  40c714:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c718:	add	x0, x0, #0x750
  40c71c:	bl	4013d0 <fwrite@plt>
  40c720:	ldr	x0, [sp, #56]
  40c724:	ldr	x0, [x0, #1096]
  40c728:	cmp	x0, #0x0
  40c72c:	b.eq	40c73c <printf@plt+0xb30c>  // b.none
  40c730:	ldr	x0, [sp, #56]
  40c734:	ldr	x0, [x0, #1096]
  40c738:	bl	401360 <_ZdaPv@plt>
  40c73c:	ldr	x0, [sp, #56]
  40c740:	ldr	x0, [x0, #1088]
  40c744:	cmp	x0, #0x0
  40c748:	b.eq	40c758 <printf@plt+0xb328>  // b.none
  40c74c:	ldr	x0, [sp, #56]
  40c750:	ldr	x0, [x0, #1088]
  40c754:	bl	401360 <_ZdaPv@plt>
  40c758:	ldr	x0, [sp, #56]
  40c75c:	ldr	x0, [x0, #1072]
  40c760:	cmp	x0, #0x0
  40c764:	b.eq	40c774 <printf@plt+0xb344>  // b.none
  40c768:	ldr	x0, [sp, #56]
  40c76c:	ldr	x0, [x0, #1072]
  40c770:	bl	401360 <_ZdaPv@plt>
  40c774:	ldr	x0, [sp, #56]
  40c778:	ldr	x0, [x0, #1056]
  40c77c:	cmp	x0, #0x0
  40c780:	b.eq	40c790 <printf@plt+0xb360>  // b.none
  40c784:	ldr	x0, [sp, #56]
  40c788:	ldr	x0, [x0, #1056]
  40c78c:	bl	401360 <_ZdaPv@plt>
  40c790:	nop
  40c794:	ldp	x19, x20, [sp, #16]
  40c798:	ldr	x21, [sp, #32]
  40c79c:	ldp	x29, x30, [sp], #96
  40c7a0:	ret
  40c7a4:	sub	sp, sp, #0x30
  40c7a8:	str	x0, [sp, #8]
  40c7ac:	str	x1, [sp]
  40c7b0:	ldr	x0, [sp, #8]
  40c7b4:	ldrb	w0, [x0, #20]
  40c7b8:	cmp	w0, #0x0
  40c7bc:	b.eq	40c7cc <printf@plt+0xb39c>  // b.none
  40c7c0:	ldr	x0, [sp]
  40c7c4:	ldr	w0, [x0, #8]
  40c7c8:	b	40c7d0 <printf@plt+0xb3a0>
  40c7cc:	mov	w0, #0x0                   	// #0
  40c7d0:	str	w0, [sp, #44]
  40c7d4:	ldr	x0, [sp]
  40c7d8:	ldr	x0, [x0, #32]
  40c7dc:	str	x0, [sp, #32]
  40c7e0:	ldr	x0, [sp]
  40c7e4:	ldr	w0, [x0, #40]
  40c7e8:	str	w0, [sp, #28]
  40c7ec:	ldr	w0, [sp, #28]
  40c7f0:	cmp	w0, #0x0
  40c7f4:	b.le	40c840 <printf@plt+0xb410>
  40c7f8:	ldr	x0, [sp, #8]
  40c7fc:	ldr	x1, [x0, #1096]
  40c800:	ldr	x0, [sp, #32]
  40c804:	ldr	w0, [x0]
  40c808:	mov	w0, w0
  40c80c:	lsl	x0, x0, #2
  40c810:	add	x0, x1, x0
  40c814:	ldr	w0, [x0]
  40c818:	ldr	w1, [sp, #44]
  40c81c:	add	w0, w1, w0
  40c820:	str	w0, [sp, #44]
  40c824:	ldr	x0, [sp, #32]
  40c828:	add	x0, x0, #0x4
  40c82c:	str	x0, [sp, #32]
  40c830:	ldr	w0, [sp, #28]
  40c834:	sub	w0, w0, #0x1
  40c838:	str	w0, [sp, #28]
  40c83c:	b	40c7ec <printf@plt+0xb3bc>
  40c840:	ldr	x0, [sp]
  40c844:	ldr	w1, [sp, #44]
  40c848:	str	w1, [x0, #56]
  40c84c:	ldr	x0, [sp]
  40c850:	ldr	w0, [x0, #56]
  40c854:	add	sp, sp, #0x30
  40c858:	ret
  40c85c:	sub	sp, sp, #0x10
  40c860:	str	w0, [sp, #12]
  40c864:	ldr	w0, [sp, #12]
  40c868:	cmp	w0, #0xff
  40c86c:	b.gt	40c87c <printf@plt+0xb44c>
  40c870:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c874:	add	x0, x0, #0x768
  40c878:	b	40c8a0 <printf@plt+0xb470>
  40c87c:	ldr	w1, [sp, #12]
  40c880:	mov	w0, #0xffff                	// #65535
  40c884:	cmp	w1, w0
  40c888:	b.gt	40c898 <printf@plt+0xb468>
  40c88c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c890:	add	x0, x0, #0x778
  40c894:	b	40c8a0 <printf@plt+0xb470>
  40c898:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c89c:	add	x0, x0, #0x788
  40c8a0:	add	sp, sp, #0x10
  40c8a4:	ret
  40c8a8:	stp	x29, x30, [sp, #-48]!
  40c8ac:	mov	x29, sp
  40c8b0:	str	x19, [sp, #16]
  40c8b4:	str	w0, [sp, #44]
  40c8b8:	str	w1, [sp, #40]
  40c8bc:	mov	w1, #0x10                  	// #16
  40c8c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c8c4:	add	x0, x0, #0x1a0
  40c8c8:	bl	404514 <printf@plt+0x30e4>
  40c8cc:	and	w19, w0, #0xff
  40c8d0:	mov	w1, #0x20                  	// #32
  40c8d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40c8d8:	add	x0, x0, #0x1a0
  40c8dc:	bl	404514 <printf@plt+0x30e4>
  40c8e0:	and	w0, w0, #0xff
  40c8e4:	orr	w0, w19, w0
  40c8e8:	and	w0, w0, #0xff
  40c8ec:	cmp	w0, #0x0
  40c8f0:	cset	w0, ne  // ne = any
  40c8f4:	and	w0, w0, #0xff
  40c8f8:	cmp	w0, #0x0
  40c8fc:	b.eq	40c924 <printf@plt+0xb4f4>  // b.none
  40c900:	ldr	w0, [sp, #44]
  40c904:	cmn	w0, #0x80
  40c908:	b.lt	40c924 <printf@plt+0xb4f4>  // b.tstop
  40c90c:	ldr	w0, [sp, #40]
  40c910:	cmp	w0, #0x7f
  40c914:	b.gt	40c924 <printf@plt+0xb4f4>
  40c918:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c91c:	add	x0, x0, #0x798
  40c920:	b	40c954 <printf@plt+0xb524>
  40c924:	ldr	w0, [sp, #44]
  40c928:	cmn	w0, #0x8, lsl #12
  40c92c:	b.lt	40c94c <printf@plt+0xb51c>  // b.tstop
  40c930:	ldr	w1, [sp, #40]
  40c934:	mov	w0, #0x7fff                	// #32767
  40c938:	cmp	w1, w0
  40c93c:	b.gt	40c94c <printf@plt+0xb51c>
  40c940:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c944:	add	x0, x0, #0x7a8
  40c948:	b	40c954 <printf@plt+0xb524>
  40c94c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40c950:	add	x0, x0, #0x7b0
  40c954:	ldr	x19, [sp, #16]
  40c958:	ldp	x29, x30, [sp], #48
  40c95c:	ret
  40c960:	stp	x29, x30, [sp, #-80]!
  40c964:	mov	x29, sp
  40c968:	str	x0, [sp, #72]
  40c96c:	str	x1, [sp, #64]
  40c970:	str	x2, [sp, #56]
  40c974:	str	w3, [sp, #52]
  40c978:	str	x4, [sp, #40]
  40c97c:	str	x5, [sp, #32]
  40c980:	str	x6, [sp, #24]
  40c984:	str	x7, [sp, #16]
  40c988:	ldr	x0, [sp, #72]
  40c98c:	ldr	x1, [sp, #64]
  40c990:	str	x1, [x0]
  40c994:	ldr	x0, [sp, #72]
  40c998:	ldr	x1, [sp, #56]
  40c99c:	str	x1, [x0, #8]
  40c9a0:	ldr	x0, [sp, #72]
  40c9a4:	ldr	w1, [sp, #52]
  40c9a8:	str	w1, [x0, #16]
  40c9ac:	ldr	x0, [sp, #72]
  40c9b0:	ldr	x1, [sp, #40]
  40c9b4:	str	x1, [x0, #24]
  40c9b8:	ldr	x0, [sp, #72]
  40c9bc:	ldr	x1, [sp, #32]
  40c9c0:	str	x1, [x0, #32]
  40c9c4:	ldr	x0, [sp, #72]
  40c9c8:	ldr	x1, [sp, #24]
  40c9cc:	str	x1, [x0, #48]
  40c9d0:	ldr	x0, [sp, #72]
  40c9d4:	ldr	x1, [sp, #16]
  40c9d8:	str	x1, [x0, #56]
  40c9dc:	ldr	x0, [sp, #72]
  40c9e0:	ldr	w1, [sp, #80]
  40c9e4:	str	w1, [x0, #64]
  40c9e8:	ldr	x0, [sp, #72]
  40c9ec:	ldr	x1, [sp, #88]
  40c9f0:	str	x1, [x0, #72]
  40c9f4:	ldr	x0, [sp, #72]
  40c9f8:	ldr	x1, [sp, #96]
  40c9fc:	str	x1, [x0, #80]
  40ca00:	ldr	x0, [sp, #72]
  40ca04:	ldr	w1, [sp, #104]
  40ca08:	str	w1, [x0, #88]
  40ca0c:	ldr	x0, [sp, #72]
  40ca10:	ldrb	w1, [sp, #112]
  40ca14:	strb	w1, [x0, #92]
  40ca18:	ldr	x0, [sp, #72]
  40ca1c:	ldr	w1, [sp, #120]
  40ca20:	str	w1, [x0, #96]
  40ca24:	ldr	x0, [sp, #72]
  40ca28:	ldr	w1, [sp, #128]
  40ca2c:	str	w1, [x0, #100]
  40ca30:	ldr	x0, [sp, #72]
  40ca34:	ldr	w1, [sp, #136]
  40ca38:	str	w1, [x0, #104]
  40ca3c:	ldr	x0, [sp, #72]
  40ca40:	ldrb	w1, [sp, #144]
  40ca44:	strb	w1, [x0, #108]
  40ca48:	ldr	x0, [sp, #72]
  40ca4c:	add	x0, x0, #0x70
  40ca50:	ldr	x1, [sp, #152]
  40ca54:	bl	401bc8 <printf@plt+0x798>
  40ca58:	ldr	x0, [sp, #72]
  40ca5c:	ldr	x1, [sp, #160]
  40ca60:	str	x1, [x0, #1144]
  40ca64:	ldr	x0, [sp, #72]
  40ca68:	ldr	w1, [sp, #168]
  40ca6c:	str	w1, [x0, #1152]
  40ca70:	ldr	x0, [sp, #72]
  40ca74:	ldr	w1, [sp, #176]
  40ca78:	str	w1, [x0, #1164]
  40ca7c:	ldr	x0, [sp, #72]
  40ca80:	ldr	x1, [sp, #184]
  40ca84:	str	x1, [x0, #1168]
  40ca88:	nop
  40ca8c:	ldp	x29, x30, [sp], #80
  40ca90:	ret
  40ca94:	stp	x29, x30, [sp, #-48]!
  40ca98:	mov	x29, sp
  40ca9c:	str	x0, [sp, #24]
  40caa0:	ldr	x0, [sp, #24]
  40caa4:	ldr	x0, [x0]
  40caa8:	bl	404f74 <printf@plt+0x3b44>
  40caac:	ldr	w1, [x0, #56]
  40cab0:	ldr	x0, [sp, #24]
  40cab4:	str	w1, [x0, #1156]
  40cab8:	ldr	x0, [sp, #24]
  40cabc:	ldr	x0, [x0]
  40cac0:	str	x0, [sp, #40]
  40cac4:	ldr	x0, [sp, #40]
  40cac8:	bl	404f8c <printf@plt+0x3b5c>
  40cacc:	ldr	x0, [x0]
  40cad0:	cmp	x0, #0x0
  40cad4:	cset	w0, ne  // ne = any
  40cad8:	and	w0, w0, #0xff
  40cadc:	cmp	w0, #0x0
  40cae0:	b.eq	40caf8 <printf@plt+0xb6c8>  // b.none
  40cae4:	ldr	x0, [sp, #40]
  40cae8:	bl	404f8c <printf@plt+0x3b5c>
  40caec:	ldr	x0, [x0]
  40caf0:	str	x0, [sp, #40]
  40caf4:	b	40cac4 <printf@plt+0xb694>
  40caf8:	ldr	x0, [sp, #40]
  40cafc:	bl	404f74 <printf@plt+0x3b44>
  40cb00:	ldr	w1, [x0, #56]
  40cb04:	ldr	x0, [sp, #24]
  40cb08:	str	w1, [x0, #1160]
  40cb0c:	nop
  40cb10:	ldp	x29, x30, [sp], #48
  40cb14:	ret
  40cb18:	stp	x29, x30, [sp, #-48]!
  40cb1c:	mov	x29, sp
  40cb20:	str	x0, [sp, #24]
  40cb24:	str	wzr, [sp, #44]
  40cb28:	ldr	x0, [sp, #24]
  40cb2c:	ldr	x0, [x0]
  40cb30:	str	x0, [sp, #32]
  40cb34:	ldr	x0, [sp, #32]
  40cb38:	cmp	x0, #0x0
  40cb3c:	b.eq	40cb60 <printf@plt+0xb730>  // b.none
  40cb40:	ldr	w0, [sp, #44]
  40cb44:	add	w0, w0, #0x1
  40cb48:	str	w0, [sp, #44]
  40cb4c:	ldr	x0, [sp, #32]
  40cb50:	bl	404f8c <printf@plt+0x3b5c>
  40cb54:	ldr	x0, [x0]
  40cb58:	str	x0, [sp, #32]
  40cb5c:	b	40cb34 <printf@plt+0xb704>
  40cb60:	ldr	w0, [sp, #44]
  40cb64:	ldp	x29, x30, [sp], #48
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-32]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #24]
  40cb78:	mov	w0, #0xa                   	// #10
  40cb7c:	bl	4012a0 <putchar@plt>
  40cb80:	nop
  40cb84:	ldp	x29, x30, [sp], #32
  40cb88:	ret
  40cb8c:	stp	x29, x30, [sp, #-48]!
  40cb90:	mov	x29, sp
  40cb94:	str	x0, [sp, #40]
  40cb98:	str	x1, [sp, #32]
  40cb9c:	str	w2, [sp, #28]
  40cba0:	ldr	w2, [sp, #28]
  40cba4:	ldr	x1, [sp, #32]
  40cba8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cbac:	add	x0, x0, #0x7b8
  40cbb0:	bl	401430 <printf@plt>
  40cbb4:	nop
  40cbb8:	ldp	x29, x30, [sp], #48
  40cbbc:	ret
  40cbc0:	sub	sp, sp, #0x10
  40cbc4:	str	x0, [sp, #8]
  40cbc8:	nop
  40cbcc:	add	sp, sp, #0x10
  40cbd0:	ret
  40cbd4:	stp	x29, x30, [sp, #-32]!
  40cbd8:	mov	x29, sp
  40cbdc:	str	x0, [sp, #24]
  40cbe0:	ldr	x0, [sp, #24]
  40cbe4:	ldr	x1, [x0, #8]
  40cbe8:	ldr	x0, [sp, #24]
  40cbec:	ldr	x0, [x0, #8]
  40cbf0:	mov	x2, x0
  40cbf4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cbf8:	add	x0, x0, #0x7c8
  40cbfc:	bl	401430 <printf@plt>
  40cc00:	ldr	x0, [sp, #24]
  40cc04:	strb	wzr, [x0, #16]
  40cc08:	nop
  40cc0c:	ldp	x29, x30, [sp], #32
  40cc10:	ret
  40cc14:	stp	x29, x30, [sp, #-48]!
  40cc18:	mov	x29, sp
  40cc1c:	str	x0, [sp, #40]
  40cc20:	str	x1, [sp, #32]
  40cc24:	str	w2, [sp, #28]
  40cc28:	ldr	x0, [sp, #40]
  40cc2c:	ldrb	w0, [x0, #16]
  40cc30:	cmp	w0, #0x0
  40cc34:	b.eq	40cc44 <printf@plt+0xb814>  // b.none
  40cc38:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cc3c:	add	x0, x0, #0x7d8
  40cc40:	bl	4011c0 <puts@plt>
  40cc44:	ldr	x0, [sp, #40]
  40cc48:	ldr	x0, [x0, #8]
  40cc4c:	ldr	w3, [sp, #28]
  40cc50:	ldr	x2, [sp, #32]
  40cc54:	mov	x1, x0
  40cc58:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cc5c:	add	x0, x0, #0x7e0
  40cc60:	bl	401430 <printf@plt>
  40cc64:	ldr	x0, [sp, #40]
  40cc68:	mov	w1, #0x1                   	// #1
  40cc6c:	strb	w1, [x0, #16]
  40cc70:	nop
  40cc74:	ldp	x29, x30, [sp], #48
  40cc78:	ret
  40cc7c:	stp	x29, x30, [sp, #-32]!
  40cc80:	mov	x29, sp
  40cc84:	str	x0, [sp, #24]
  40cc88:	ldr	x0, [sp, #24]
  40cc8c:	ldrb	w0, [x0, #16]
  40cc90:	cmp	w0, #0x0
  40cc94:	b.eq	40cca0 <printf@plt+0xb870>  // b.none
  40cc98:	mov	w0, #0xa                   	// #10
  40cc9c:	bl	4012a0 <putchar@plt>
  40cca0:	ldr	x0, [sp, #24]
  40cca4:	ldr	x0, [x0, #8]
  40cca8:	mov	x1, x0
  40ccac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ccb0:	add	x0, x0, #0x7f0
  40ccb4:	bl	401430 <printf@plt>
  40ccb8:	nop
  40ccbc:	ldp	x29, x30, [sp], #32
  40ccc0:	ret
  40ccc4:	stp	x29, x30, [sp, #-160]!
  40ccc8:	mov	x29, sp
  40cccc:	stp	x19, x20, [sp, #16]
  40ccd0:	stp	x21, x22, [sp, #32]
  40ccd4:	stp	x23, x24, [sp, #48]
  40ccd8:	stp	x25, x26, [sp, #64]
  40ccdc:	stp	x27, x28, [sp, #80]
  40cce0:	str	x0, [x29, #120]
  40cce4:	str	x1, [x29, #112]
  40cce8:	str	w2, [x29, #108]
  40ccec:	mov	x0, sp
  40ccf0:	mov	x28, x0
  40ccf4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ccf8:	add	x0, x0, #0x1a0
  40ccfc:	bl	4046dc <printf@plt+0x32ac>
  40cd00:	str	x0, [x29, #152]
  40cd04:	ldr	x0, [x29, #152]
  40cd08:	bl	4011d0 <strlen@plt>
  40cd0c:	mov	x19, x0
  40cd10:	ldr	x0, [x29, #112]
  40cd14:	bl	4011d0 <strlen@plt>
  40cd18:	add	x0, x19, x0
  40cd1c:	str	x0, [x29, #144]
  40cd20:	mov	x1, x0
  40cd24:	add	x1, x1, #0x1
  40cd28:	mov	x26, x1
  40cd2c:	mov	x27, #0x0                   	// #0
  40cd30:	lsr	x1, x26, #61
  40cd34:	lsl	x23, x27, #3
  40cd38:	orr	x23, x1, x23
  40cd3c:	lsl	x22, x26, #3
  40cd40:	mov	x1, x0
  40cd44:	add	x1, x1, #0x1
  40cd48:	mov	x24, x1
  40cd4c:	mov	x25, #0x0                   	// #0
  40cd50:	lsr	x1, x24, #61
  40cd54:	lsl	x21, x25, #3
  40cd58:	orr	x21, x1, x21
  40cd5c:	lsl	x20, x24, #3
  40cd60:	add	x0, x0, #0x1
  40cd64:	add	x0, x0, #0xf
  40cd68:	lsr	x0, x0, #4
  40cd6c:	lsl	x0, x0, #4
  40cd70:	sub	sp, sp, x0
  40cd74:	mov	x0, sp
  40cd78:	add	x0, x0, #0x0
  40cd7c:	str	x0, [x29, #136]
  40cd80:	ldr	x0, [x29, #136]
  40cd84:	ldr	x1, [x29, #152]
  40cd88:	bl	401270 <strcpy@plt>
  40cd8c:	ldr	x19, [x29, #136]
  40cd90:	ldr	x0, [x29, #152]
  40cd94:	bl	4011d0 <strlen@plt>
  40cd98:	add	x0, x19, x0
  40cd9c:	ldr	x1, [x29, #112]
  40cda0:	bl	401270 <strcpy@plt>
  40cda4:	ldr	x0, [x29, #120]
  40cda8:	ldr	x0, [x0]
  40cdac:	add	x0, x0, #0x8
  40cdb0:	ldr	x3, [x0]
  40cdb4:	ldr	x0, [x29, #136]
  40cdb8:	ldr	w2, [x29, #108]
  40cdbc:	mov	x1, x0
  40cdc0:	ldr	x0, [x29, #120]
  40cdc4:	blr	x3
  40cdc8:	mov	sp, x28
  40cdcc:	nop
  40cdd0:	mov	sp, x29
  40cdd4:	ldp	x19, x20, [sp, #16]
  40cdd8:	ldp	x21, x22, [sp, #32]
  40cddc:	ldp	x23, x24, [sp, #48]
  40cde0:	ldp	x25, x26, [sp, #64]
  40cde4:	ldp	x27, x28, [sp, #80]
  40cde8:	ldp	x29, x30, [sp], #160
  40cdec:	ret
  40cdf0:	stp	x29, x30, [sp, #-32]!
  40cdf4:	mov	x29, sp
  40cdf8:	str	x0, [sp, #24]
  40cdfc:	str	x1, [sp, #16]
  40ce00:	ldr	x0, [sp, #16]
  40ce04:	ldr	x0, [x0]
  40ce08:	ldr	x1, [x0]
  40ce0c:	ldr	x0, [sp, #16]
  40ce10:	blr	x1
  40ce14:	ldr	x0, [sp, #24]
  40ce18:	ldr	w0, [x0, #96]
  40ce1c:	mov	w2, w0
  40ce20:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ce24:	add	x1, x0, #0x800
  40ce28:	ldr	x0, [sp, #16]
  40ce2c:	bl	40ccc4 <printf@plt+0xb894>
  40ce30:	ldr	x0, [sp, #24]
  40ce34:	ldr	w0, [x0, #104]
  40ce38:	mov	w2, w0
  40ce3c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ce40:	add	x1, x0, #0x810
  40ce44:	ldr	x0, [sp, #16]
  40ce48:	bl	40ccc4 <printf@plt+0xb894>
  40ce4c:	ldr	x0, [sp, #24]
  40ce50:	ldr	w0, [x0, #100]
  40ce54:	mov	w2, w0
  40ce58:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ce5c:	add	x1, x0, #0x820
  40ce60:	ldr	x0, [sp, #16]
  40ce64:	bl	40ccc4 <printf@plt+0xb894>
  40ce68:	ldr	x0, [sp, #24]
  40ce6c:	ldr	w0, [x0, #1156]
  40ce70:	mov	w2, w0
  40ce74:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ce78:	add	x1, x0, #0x830
  40ce7c:	ldr	x0, [sp, #16]
  40ce80:	bl	40ccc4 <printf@plt+0xb894>
  40ce84:	ldr	x0, [sp, #24]
  40ce88:	ldr	w0, [x0, #1160]
  40ce8c:	mov	w2, w0
  40ce90:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ce94:	add	x1, x0, #0x840
  40ce98:	ldr	x0, [sp, #16]
  40ce9c:	bl	40ccc4 <printf@plt+0xb894>
  40cea0:	ldr	x0, [sp, #16]
  40cea4:	ldr	x0, [x0]
  40cea8:	add	x0, x0, #0x10
  40ceac:	ldr	x1, [x0]
  40ceb0:	ldr	x0, [sp, #16]
  40ceb4:	blr	x1
  40ceb8:	nop
  40cebc:	ldp	x29, x30, [sp], #32
  40cec0:	ret
  40cec4:	stp	x29, x30, [sp, #-32]!
  40cec8:	mov	x29, sp
  40cecc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ced0:	add	x0, x0, #0x850
  40ced4:	bl	401430 <printf@plt>
  40ced8:	str	wzr, [sp, #28]
  40cedc:	ldr	w0, [sp, #28]
  40cee0:	cmp	w0, #0xff
  40cee4:	b.hi	40cf80 <printf@plt+0xbb50>  // b.pmore
  40cee8:	ldr	w2, [sp, #28]
  40ceec:	mov	w0, #0x8889                	// #34953
  40cef0:	movk	w0, #0x8888, lsl #16
  40cef4:	umull	x0, w2, w0
  40cef8:	lsr	x0, x0, #32
  40cefc:	lsr	w1, w0, #3
  40cf00:	mov	w0, w1
  40cf04:	lsl	w0, w0, #4
  40cf08:	sub	w0, w0, w1
  40cf0c:	sub	w1, w2, w0
  40cf10:	cmp	w1, #0x0
  40cf14:	b.ne	40cf24 <printf@plt+0xbaf4>  // b.any
  40cf18:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cf1c:	add	x0, x0, #0x8b0
  40cf20:	bl	401430 <printf@plt>
  40cf24:	ldr	w0, [sp, #28]
  40cf28:	cmp	w0, #0x40
  40cf2c:	b.ls	40cf48 <printf@plt+0xbb18>  // b.plast
  40cf30:	ldr	w0, [sp, #28]
  40cf34:	cmp	w0, #0x5a
  40cf38:	b.hi	40cf48 <printf@plt+0xbb18>  // b.pmore
  40cf3c:	ldr	w0, [sp, #28]
  40cf40:	add	w0, w0, #0x20
  40cf44:	b	40cf4c <printf@plt+0xbb1c>
  40cf48:	ldr	w0, [sp, #28]
  40cf4c:	mov	w1, w0
  40cf50:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cf54:	add	x0, x0, #0x8b8
  40cf58:	bl	401430 <printf@plt>
  40cf5c:	ldr	w0, [sp, #28]
  40cf60:	cmp	w0, #0xfe
  40cf64:	b.hi	40cf70 <printf@plt+0xbb40>  // b.pmore
  40cf68:	mov	w0, #0x2c                  	// #44
  40cf6c:	bl	4012a0 <putchar@plt>
  40cf70:	ldr	w0, [sp, #28]
  40cf74:	add	w0, w0, #0x1
  40cf78:	str	w0, [sp, #28]
  40cf7c:	b	40cedc <printf@plt+0xbaac>
  40cf80:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cf84:	add	x0, x0, #0x8c0
  40cf88:	bl	4011c0 <puts@plt>
  40cf8c:	nop
  40cf90:	ldp	x29, x30, [sp], #32
  40cf94:	ret
  40cf98:	stp	x29, x30, [sp, #-32]!
  40cf9c:	mov	x29, sp
  40cfa0:	str	x19, [sp, #16]
  40cfa4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cfa8:	add	x0, x0, #0x8d0
  40cfac:	bl	401430 <printf@plt>
  40cfb0:	mov	w1, #0x4                   	// #4
  40cfb4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40cfb8:	add	x0, x0, #0x1a0
  40cfbc:	bl	404514 <printf@plt+0x30e4>
  40cfc0:	and	w0, w0, #0xff
  40cfc4:	cmp	w0, #0x0
  40cfc8:	b.eq	40cfd8 <printf@plt+0xbba8>  // b.none
  40cfcc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cfd0:	add	x0, x0, #0x928
  40cfd4:	b	40d04c <printf@plt+0xbc1c>
  40cfd8:	mov	w1, #0x8                   	// #8
  40cfdc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40cfe0:	add	x0, x0, #0x1a0
  40cfe4:	bl	404514 <printf@plt+0x30e4>
  40cfe8:	and	w0, w0, #0xff
  40cfec:	cmp	w0, #0x0
  40cff0:	b.eq	40d000 <printf@plt+0xbbd0>  // b.none
  40cff4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40cff8:	add	x0, x0, #0x958
  40cffc:	b	40d04c <printf@plt+0xbc1c>
  40d000:	mov	w1, #0x10                  	// #16
  40d004:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d008:	add	x0, x0, #0x1a0
  40d00c:	bl	404514 <printf@plt+0x30e4>
  40d010:	and	w19, w0, #0xff
  40d014:	mov	w1, #0x20                  	// #32
  40d018:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d01c:	add	x0, x0, #0x1a0
  40d020:	bl	404514 <printf@plt+0x30e4>
  40d024:	and	w0, w0, #0xff
  40d028:	orr	w0, w19, w0
  40d02c:	and	w0, w0, #0xff
  40d030:	cmp	w0, #0x0
  40d034:	b.eq	40d044 <printf@plt+0xbc14>  // b.none
  40d038:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d03c:	add	x0, x0, #0x990
  40d040:	b	40d04c <printf@plt+0xbc1c>
  40d044:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d048:	add	x0, x0, #0x9b8
  40d04c:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d050:	add	x1, x1, #0x650
  40d054:	ldr	x3, [x1]
  40d058:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d05c:	add	x1, x1, #0x650
  40d060:	ldr	x1, [x1]
  40d064:	mov	x2, x1
  40d068:	mov	x1, x3
  40d06c:	bl	401430 <printf@plt>
  40d070:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d074:	add	x0, x0, #0x9c0
  40d078:	bl	4011c0 <puts@plt>
  40d07c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d080:	add	x0, x0, #0xab0
  40d084:	bl	4011c0 <puts@plt>
  40d088:	nop
  40d08c:	ldr	x19, [sp, #16]
  40d090:	ldp	x29, x30, [sp], #32
  40d094:	ret
  40d098:	stp	x29, x30, [sp, #-32]!
  40d09c:	mov	x29, sp
  40d0a0:	str	x19, [sp, #16]
  40d0a4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d0a8:	add	x0, x0, #0xab8
  40d0ac:	bl	401430 <printf@plt>
  40d0b0:	mov	w1, #0x4                   	// #4
  40d0b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d0b8:	add	x0, x0, #0x1a0
  40d0bc:	bl	404514 <printf@plt+0x30e4>
  40d0c0:	and	w0, w0, #0xff
  40d0c4:	cmp	w0, #0x0
  40d0c8:	b.eq	40d0d8 <printf@plt+0xbca8>  // b.none
  40d0cc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d0d0:	add	x0, x0, #0xb10
  40d0d4:	b	40d14c <printf@plt+0xbd1c>
  40d0d8:	mov	w1, #0x8                   	// #8
  40d0dc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d0e0:	add	x0, x0, #0x1a0
  40d0e4:	bl	404514 <printf@plt+0x30e4>
  40d0e8:	and	w0, w0, #0xff
  40d0ec:	cmp	w0, #0x0
  40d0f0:	b.eq	40d100 <printf@plt+0xbcd0>  // b.none
  40d0f4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d0f8:	add	x0, x0, #0xb50
  40d0fc:	b	40d14c <printf@plt+0xbd1c>
  40d100:	mov	w1, #0x10                  	// #16
  40d104:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d108:	add	x0, x0, #0x1a0
  40d10c:	bl	404514 <printf@plt+0x30e4>
  40d110:	and	w19, w0, #0xff
  40d114:	mov	w1, #0x20                  	// #32
  40d118:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d11c:	add	x0, x0, #0x1a0
  40d120:	bl	404514 <printf@plt+0x30e4>
  40d124:	and	w0, w0, #0xff
  40d128:	orr	w0, w19, w0
  40d12c:	and	w0, w0, #0xff
  40d130:	cmp	w0, #0x0
  40d134:	b.eq	40d144 <printf@plt+0xbd14>  // b.none
  40d138:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d13c:	add	x0, x0, #0xba0
  40d140:	b	40d14c <printf@plt+0xbd1c>
  40d144:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d148:	add	x0, x0, #0x9b8
  40d14c:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d150:	add	x1, x1, #0x650
  40d154:	ldr	x4, [x1]
  40d158:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d15c:	add	x1, x1, #0x650
  40d160:	ldr	x2, [x1]
  40d164:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d168:	add	x1, x1, #0x650
  40d16c:	ldr	x1, [x1]
  40d170:	mov	x3, x1
  40d174:	mov	x1, x4
  40d178:	bl	401430 <printf@plt>
  40d17c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d180:	add	x0, x0, #0xbd8
  40d184:	bl	4011c0 <puts@plt>
  40d188:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d18c:	add	x0, x0, #0xab0
  40d190:	bl	4011c0 <puts@plt>
  40d194:	nop
  40d198:	ldr	x19, [sp, #16]
  40d19c:	ldp	x29, x30, [sp], #32
  40d1a0:	ret
  40d1a4:	stp	x29, x30, [sp, #-32]!
  40d1a8:	mov	x29, sp
  40d1ac:	str	x19, [sp, #16]
  40d1b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d1b4:	add	x0, x0, #0xd00
  40d1b8:	bl	401430 <printf@plt>
  40d1bc:	mov	w1, #0x4                   	// #4
  40d1c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d1c4:	add	x0, x0, #0x1a0
  40d1c8:	bl	404514 <printf@plt+0x30e4>
  40d1cc:	and	w0, w0, #0xff
  40d1d0:	cmp	w0, #0x0
  40d1d4:	b.eq	40d1e4 <printf@plt+0xbdb4>  // b.none
  40d1d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d1dc:	add	x0, x0, #0xb10
  40d1e0:	b	40d258 <printf@plt+0xbe28>
  40d1e4:	mov	w1, #0x8                   	// #8
  40d1e8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d1ec:	add	x0, x0, #0x1a0
  40d1f0:	bl	404514 <printf@plt+0x30e4>
  40d1f4:	and	w0, w0, #0xff
  40d1f8:	cmp	w0, #0x0
  40d1fc:	b.eq	40d20c <printf@plt+0xbddc>  // b.none
  40d200:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d204:	add	x0, x0, #0xb50
  40d208:	b	40d258 <printf@plt+0xbe28>
  40d20c:	mov	w1, #0x10                  	// #16
  40d210:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d214:	add	x0, x0, #0x1a0
  40d218:	bl	404514 <printf@plt+0x30e4>
  40d21c:	and	w19, w0, #0xff
  40d220:	mov	w1, #0x20                  	// #32
  40d224:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d228:	add	x0, x0, #0x1a0
  40d22c:	bl	404514 <printf@plt+0x30e4>
  40d230:	and	w0, w0, #0xff
  40d234:	orr	w0, w19, w0
  40d238:	and	w0, w0, #0xff
  40d23c:	cmp	w0, #0x0
  40d240:	b.eq	40d250 <printf@plt+0xbe20>  // b.none
  40d244:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d248:	add	x0, x0, #0xba0
  40d24c:	b	40d258 <printf@plt+0xbe28>
  40d250:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d254:	add	x0, x0, #0x9b8
  40d258:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d25c:	add	x1, x1, #0x650
  40d260:	ldr	x4, [x1]
  40d264:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d268:	add	x1, x1, #0x650
  40d26c:	ldr	x2, [x1]
  40d270:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40d274:	add	x1, x1, #0x650
  40d278:	ldr	x1, [x1]
  40d27c:	mov	x3, x1
  40d280:	mov	x1, x4
  40d284:	bl	401430 <printf@plt>
  40d288:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d28c:	add	x0, x0, #0xd58
  40d290:	bl	4011c0 <puts@plt>
  40d294:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d298:	add	x0, x0, #0xab0
  40d29c:	bl	4011c0 <puts@plt>
  40d2a0:	nop
  40d2a4:	ldr	x19, [sp, #16]
  40d2a8:	ldp	x29, x30, [sp], #32
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-48]!
  40d2b4:	mov	x29, sp
  40d2b8:	str	x0, [sp, #24]
  40d2bc:	str	w1, [sp, #20]
  40d2c0:	mov	w0, #0x22                  	// #34
  40d2c4:	bl	4012a0 <putchar@plt>
  40d2c8:	ldr	w0, [sp, #20]
  40d2cc:	cmp	w0, #0x0
  40d2d0:	b.le	40d374 <printf@plt+0xbf44>
  40d2d4:	ldr	x0, [sp, #24]
  40d2d8:	add	x1, x0, #0x1
  40d2dc:	str	x1, [sp, #24]
  40d2e0:	ldrb	w0, [x0]
  40d2e4:	strb	w0, [sp, #47]
  40d2e8:	ldrb	w0, [sp, #47]
  40d2ec:	bl	401300 <isprint@plt>
  40d2f0:	cmp	w0, #0x0
  40d2f4:	b.eq	40d324 <printf@plt+0xbef4>  // b.none
  40d2f8:	ldrb	w0, [sp, #47]
  40d2fc:	cmp	w0, #0x22
  40d300:	b.eq	40d310 <printf@plt+0xbee0>  // b.none
  40d304:	ldrb	w0, [sp, #47]
  40d308:	cmp	w0, #0x5c
  40d30c:	b.ne	40d318 <printf@plt+0xbee8>  // b.any
  40d310:	mov	w0, #0x5c                  	// #92
  40d314:	bl	4012a0 <putchar@plt>
  40d318:	ldrb	w0, [sp, #47]
  40d31c:	bl	4012a0 <putchar@plt>
  40d320:	b	40d364 <printf@plt+0xbf34>
  40d324:	mov	w0, #0x5c                  	// #92
  40d328:	bl	4012a0 <putchar@plt>
  40d32c:	ldrb	w0, [sp, #47]
  40d330:	lsr	w0, w0, #6
  40d334:	and	w0, w0, #0xff
  40d338:	add	w0, w0, #0x30
  40d33c:	bl	4012a0 <putchar@plt>
  40d340:	ldrb	w0, [sp, #47]
  40d344:	asr	w0, w0, #3
  40d348:	and	w0, w0, #0x7
  40d34c:	add	w0, w0, #0x30
  40d350:	bl	4012a0 <putchar@plt>
  40d354:	ldrb	w0, [sp, #47]
  40d358:	and	w0, w0, #0x7
  40d35c:	add	w0, w0, #0x30
  40d360:	bl	4012a0 <putchar@plt>
  40d364:	ldr	w0, [sp, #20]
  40d368:	sub	w0, w0, #0x1
  40d36c:	str	w0, [sp, #20]
  40d370:	b	40d2c8 <printf@plt+0xbe98>
  40d374:	mov	w0, #0x22                  	// #34
  40d378:	bl	4012a0 <putchar@plt>
  40d37c:	nop
  40d380:	ldp	x29, x30, [sp], #48
  40d384:	ret
  40d388:	stp	x29, x30, [sp, #-48]!
  40d38c:	mov	x29, sp
  40d390:	str	w0, [sp, #28]
  40d394:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d398:	add	x0, x0, #0x1a0
  40d39c:	bl	404574 <printf@plt+0x3144>
  40d3a0:	str	x0, [sp, #40]
  40d3a4:	ldr	x0, [sp, #40]
  40d3a8:	cmp	x0, #0x0
  40d3ac:	b.eq	40d3dc <printf@plt+0xbfac>  // b.none
  40d3b0:	ldr	w1, [sp, #28]
  40d3b4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d3b8:	add	x0, x0, #0xe70
  40d3bc:	bl	401430 <printf@plt>
  40d3c0:	ldr	x0, [sp, #40]
  40d3c4:	bl	4011d0 <strlen@plt>
  40d3c8:	mov	w1, w0
  40d3cc:	ldr	x0, [sp, #40]
  40d3d0:	bl	40d2b0 <printf@plt+0xbe80>
  40d3d4:	mov	w0, #0xa                   	// #10
  40d3d8:	bl	4012a0 <putchar@plt>
  40d3dc:	nop
  40d3e0:	ldp	x29, x30, [sp], #48
  40d3e4:	ret
  40d3e8:	stp	x29, x30, [sp, #-32]!
  40d3ec:	mov	x29, sp
  40d3f0:	str	x0, [sp, #24]
  40d3f4:	str	x1, [sp, #16]
  40d3f8:	ldr	x0, [sp, #16]
  40d3fc:	bl	4011d0 <strlen@plt>
  40d400:	sub	x0, x0, #0x1
  40d404:	ldr	x1, [sp, #16]
  40d408:	add	x0, x1, x0
  40d40c:	ldrb	w0, [x0]
  40d410:	cmp	w0, #0x2a
  40d414:	b.ne	40d430 <printf@plt+0xc000>  // b.any
  40d418:	ldr	x2, [sp, #24]
  40d41c:	ldr	x1, [sp, #16]
  40d420:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d424:	add	x0, x0, #0xe80
  40d428:	bl	401430 <printf@plt>
  40d42c:	b	40d444 <printf@plt+0xc014>
  40d430:	ldr	x2, [sp, #16]
  40d434:	ldr	x1, [sp, #24]
  40d438:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d43c:	add	x0, x0, #0xe88
  40d440:	bl	401430 <printf@plt>
  40d444:	nop
  40d448:	ldp	x29, x30, [sp], #32
  40d44c:	ret
  40d450:	stp	x29, x30, [sp, #-32]!
  40d454:	mov	x29, sp
  40d458:	str	x0, [sp, #24]
  40d45c:	ldr	x0, [sp, #24]
  40d460:	ldr	x0, [x0, #8]
  40d464:	mov	x1, x0
  40d468:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d46c:	add	x0, x0, #0xe90
  40d470:	bl	401430 <printf@plt>
  40d474:	nop
  40d478:	ldp	x29, x30, [sp], #32
  40d47c:	ret
  40d480:	stp	x29, x30, [sp, #-48]!
  40d484:	mov	x29, sp
  40d488:	str	x0, [sp, #40]
  40d48c:	str	x1, [sp, #32]
  40d490:	str	x2, [sp, #24]
  40d494:	mov	w1, #0x2                   	// #2
  40d498:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d49c:	add	x0, x0, #0x1a0
  40d4a0:	bl	404514 <printf@plt+0x30e4>
  40d4a4:	and	w0, w0, #0xff
  40d4a8:	cmp	w0, #0x0
  40d4ac:	b.eq	40d504 <printf@plt+0xc0d4>  // b.none
  40d4b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d4b4:	add	x0, x0, #0xe98
  40d4b8:	bl	401430 <printf@plt>
  40d4bc:	ldr	x0, [sp, #32]
  40d4c0:	ldr	x0, [x0]
  40d4c4:	ldr	x1, [x0]
  40d4c8:	ldr	x0, [sp, #32]
  40d4cc:	blr	x1
  40d4d0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d4d4:	add	x0, x0, #0xeb0
  40d4d8:	bl	401430 <printf@plt>
  40d4dc:	ldr	x0, [sp, #24]
  40d4e0:	ldr	x0, [x0]
  40d4e4:	ldr	x1, [x0]
  40d4e8:	ldr	x0, [sp, #24]
  40d4ec:	blr	x1
  40d4f0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d4f4:	add	x0, x0, #0xec8
  40d4f8:	bl	401430 <printf@plt>
  40d4fc:	mov	w0, #0x0                   	// #0
  40d500:	b	40d544 <printf@plt+0xc114>
  40d504:	mov	w0, #0x2a                  	// #42
  40d508:	bl	4012a0 <putchar@plt>
  40d50c:	ldr	x0, [sp, #32]
  40d510:	ldr	x0, [x0]
  40d514:	ldr	x1, [x0]
  40d518:	ldr	x0, [sp, #32]
  40d51c:	blr	x1
  40d520:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d524:	add	x0, x0, #0xed8
  40d528:	bl	401430 <printf@plt>
  40d52c:	ldr	x0, [sp, #24]
  40d530:	ldr	x0, [x0]
  40d534:	ldr	x1, [x0]
  40d538:	ldr	x0, [sp, #24]
  40d53c:	blr	x1
  40d540:	mov	w0, #0x1                   	// #1
  40d544:	ldp	x29, x30, [sp], #48
  40d548:	ret
  40d54c:	stp	x29, x30, [sp, #-64]!
  40d550:	mov	x29, sp
  40d554:	str	x0, [sp, #40]
  40d558:	str	x1, [sp, #32]
  40d55c:	str	x2, [sp, #24]
  40d560:	ldr	x0, [sp, #40]
  40d564:	ldr	x2, [sp, #24]
  40d568:	ldr	x1, [sp, #32]
  40d56c:	bl	40d480 <printf@plt+0xc050>
  40d570:	and	w0, w0, #0xff
  40d574:	strb	w0, [sp, #63]
  40d578:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d57c:	add	x0, x0, #0xee0
  40d580:	bl	401430 <printf@plt>
  40d584:	mov	w1, #0x2                   	// #2
  40d588:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d58c:	add	x0, x0, #0x1a0
  40d590:	bl	404514 <printf@plt+0x30e4>
  40d594:	and	w0, w0, #0xff
  40d598:	cmp	w0, #0x0
  40d59c:	b.eq	40d5ac <printf@plt+0xc17c>  // b.none
  40d5a0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d5a4:	add	x0, x0, #0xee8
  40d5a8:	bl	401430 <printf@plt>
  40d5ac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d5b0:	add	x0, x0, #0xef8
  40d5b4:	bl	401430 <printf@plt>
  40d5b8:	ldrb	w0, [sp, #63]
  40d5bc:	cmp	w0, #0x0
  40d5c0:	b.eq	40d608 <printf@plt+0xc1d8>  // b.none
  40d5c4:	ldr	x0, [sp, #32]
  40d5c8:	ldr	x0, [x0]
  40d5cc:	ldr	x1, [x0]
  40d5d0:	ldr	x0, [sp, #32]
  40d5d4:	blr	x1
  40d5d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d5dc:	add	x0, x0, #0xf08
  40d5e0:	bl	401430 <printf@plt>
  40d5e4:	ldr	x0, [sp, #24]
  40d5e8:	ldr	x0, [x0]
  40d5ec:	ldr	x1, [x0]
  40d5f0:	ldr	x0, [sp, #24]
  40d5f4:	blr	x1
  40d5f8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d5fc:	add	x0, x0, #0xf10
  40d600:	bl	401430 <printf@plt>
  40d604:	b	40d63c <printf@plt+0xc20c>
  40d608:	ldr	x0, [sp, #32]
  40d60c:	ldr	x0, [x0]
  40d610:	ldr	x1, [x0]
  40d614:	ldr	x0, [sp, #32]
  40d618:	blr	x1
  40d61c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d620:	add	x0, x0, #0xf18
  40d624:	bl	401430 <printf@plt>
  40d628:	ldr	x0, [sp, #24]
  40d62c:	ldr	x0, [x0]
  40d630:	ldr	x1, [x0]
  40d634:	ldr	x0, [sp, #24]
  40d638:	blr	x1
  40d63c:	mov	w0, #0x29                  	// #41
  40d640:	bl	4012a0 <putchar@plt>
  40d644:	nop
  40d648:	ldp	x29, x30, [sp], #64
  40d64c:	ret
  40d650:	stp	x29, x30, [sp, #-64]!
  40d654:	mov	x29, sp
  40d658:	str	x0, [sp, #40]
  40d65c:	str	x1, [sp, #32]
  40d660:	str	x2, [sp, #24]
  40d664:	ldr	x0, [sp, #40]
  40d668:	ldr	x2, [sp, #24]
  40d66c:	ldr	x1, [sp, #32]
  40d670:	bl	40d480 <printf@plt+0xc050>
  40d674:	and	w0, w0, #0xff
  40d678:	strb	w0, [sp, #63]
  40d67c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d680:	add	x0, x0, #0xee0
  40d684:	bl	401430 <printf@plt>
  40d688:	mov	w1, #0x2                   	// #2
  40d68c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d690:	add	x0, x0, #0x1a0
  40d694:	bl	404514 <printf@plt+0x30e4>
  40d698:	and	w0, w0, #0xff
  40d69c:	cmp	w0, #0x0
  40d6a0:	b.eq	40d6b0 <printf@plt+0xc280>  // b.none
  40d6a4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d6a8:	add	x0, x0, #0xee8
  40d6ac:	bl	401430 <printf@plt>
  40d6b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d6b4:	add	x0, x0, #0xf20
  40d6b8:	bl	401430 <printf@plt>
  40d6bc:	ldrb	w0, [sp, #63]
  40d6c0:	cmp	w0, #0x0
  40d6c4:	b.eq	40d70c <printf@plt+0xc2dc>  // b.none
  40d6c8:	ldr	x0, [sp, #32]
  40d6cc:	ldr	x0, [x0]
  40d6d0:	ldr	x1, [x0]
  40d6d4:	ldr	x0, [sp, #32]
  40d6d8:	blr	x1
  40d6dc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d6e0:	add	x0, x0, #0xf08
  40d6e4:	bl	401430 <printf@plt>
  40d6e8:	ldr	x0, [sp, #24]
  40d6ec:	ldr	x0, [x0]
  40d6f0:	ldr	x1, [x0]
  40d6f4:	ldr	x0, [sp, #24]
  40d6f8:	blr	x1
  40d6fc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d700:	add	x0, x0, #0xf30
  40d704:	bl	401430 <printf@plt>
  40d708:	b	40d74c <printf@plt+0xc31c>
  40d70c:	ldr	x0, [sp, #32]
  40d710:	ldr	x0, [x0]
  40d714:	ldr	x1, [x0]
  40d718:	ldr	x0, [sp, #32]
  40d71c:	blr	x1
  40d720:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d724:	add	x0, x0, #0xf18
  40d728:	bl	401430 <printf@plt>
  40d72c:	ldr	x0, [sp, #24]
  40d730:	ldr	x0, [x0]
  40d734:	ldr	x1, [x0]
  40d738:	ldr	x0, [sp, #24]
  40d73c:	blr	x1
  40d740:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d744:	add	x0, x0, #0xf40
  40d748:	bl	401430 <printf@plt>
  40d74c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d750:	add	x0, x0, #0xf48
  40d754:	bl	401430 <printf@plt>
  40d758:	ldr	x0, [sp, #24]
  40d75c:	ldr	x0, [x0]
  40d760:	ldr	x1, [x0]
  40d764:	ldr	x0, [sp, #24]
  40d768:	blr	x1
  40d76c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d770:	add	x0, x0, #0xf50
  40d774:	bl	401430 <printf@plt>
  40d778:	nop
  40d77c:	ldp	x29, x30, [sp], #64
  40d780:	ret
  40d784:	stp	x29, x30, [sp, #-64]!
  40d788:	mov	x29, sp
  40d78c:	str	x0, [sp, #40]
  40d790:	str	x1, [sp, #32]
  40d794:	str	x2, [sp, #24]
  40d798:	ldr	x0, [sp, #40]
  40d79c:	ldr	x2, [sp, #24]
  40d7a0:	ldr	x1, [sp, #32]
  40d7a4:	bl	40d480 <printf@plt+0xc050>
  40d7a8:	and	w0, w0, #0xff
  40d7ac:	strb	w0, [sp, #63]
  40d7b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d7b4:	add	x0, x0, #0xee0
  40d7b8:	bl	401430 <printf@plt>
  40d7bc:	mov	w1, #0x2                   	// #2
  40d7c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d7c4:	add	x0, x0, #0x1a0
  40d7c8:	bl	404514 <printf@plt+0x30e4>
  40d7cc:	and	w0, w0, #0xff
  40d7d0:	cmp	w0, #0x0
  40d7d4:	b.eq	40d7e4 <printf@plt+0xc3b4>  // b.none
  40d7d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d7dc:	add	x0, x0, #0xee8
  40d7e0:	bl	401430 <printf@plt>
  40d7e4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d7e8:	add	x0, x0, #0xf60
  40d7ec:	bl	401430 <printf@plt>
  40d7f0:	ldrb	w0, [sp, #63]
  40d7f4:	cmp	w0, #0x0
  40d7f8:	b.eq	40d840 <printf@plt+0xc410>  // b.none
  40d7fc:	ldr	x0, [sp, #32]
  40d800:	ldr	x0, [x0]
  40d804:	ldr	x1, [x0]
  40d808:	ldr	x0, [sp, #32]
  40d80c:	blr	x1
  40d810:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d814:	add	x0, x0, #0xf08
  40d818:	bl	401430 <printf@plt>
  40d81c:	ldr	x0, [sp, #24]
  40d820:	ldr	x0, [x0]
  40d824:	ldr	x1, [x0]
  40d828:	ldr	x0, [sp, #24]
  40d82c:	blr	x1
  40d830:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d834:	add	x0, x0, #0xf30
  40d838:	bl	401430 <printf@plt>
  40d83c:	b	40d880 <printf@plt+0xc450>
  40d840:	ldr	x0, [sp, #32]
  40d844:	ldr	x0, [x0]
  40d848:	ldr	x1, [x0]
  40d84c:	ldr	x0, [sp, #32]
  40d850:	blr	x1
  40d854:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d858:	add	x0, x0, #0xf18
  40d85c:	bl	401430 <printf@plt>
  40d860:	ldr	x0, [sp, #24]
  40d864:	ldr	x0, [x0]
  40d868:	ldr	x1, [x0]
  40d86c:	ldr	x0, [sp, #24]
  40d870:	blr	x1
  40d874:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d878:	add	x0, x0, #0xf40
  40d87c:	bl	401430 <printf@plt>
  40d880:	mov	w0, #0x29                  	// #41
  40d884:	bl	4012a0 <putchar@plt>
  40d888:	nop
  40d88c:	ldp	x29, x30, [sp], #64
  40d890:	ret
  40d894:	stp	x29, x30, [sp, #-32]!
  40d898:	mov	x29, sp
  40d89c:	str	x0, [sp, #24]
  40d8a0:	str	w1, [sp, #20]
  40d8a4:	ldr	w0, [sp, #20]
  40d8a8:	cmn	w0, #0x1
  40d8ac:	b.ne	40d8c0 <printf@plt+0xc490>  // b.any
  40d8b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d8b4:	add	x0, x0, #0xf70
  40d8b8:	bl	401430 <printf@plt>
  40d8bc:	b	40d918 <printf@plt+0xc4e8>
  40d8c0:	ldr	w1, [sp, #20]
  40d8c4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d8c8:	add	x0, x0, #0xf80
  40d8cc:	bl	401430 <printf@plt>
  40d8d0:	ldr	x0, [sp, #24]
  40d8d4:	ldr	x1, [x0, #1144]
  40d8d8:	ldrsw	x0, [sp, #20]
  40d8dc:	lsl	x0, x0, #2
  40d8e0:	add	x0, x1, x0
  40d8e4:	ldr	w0, [x0]
  40d8e8:	cmp	w0, #0x0
  40d8ec:	b.eq	40d918 <printf@plt+0xc4e8>  // b.none
  40d8f0:	ldr	x0, [sp, #24]
  40d8f4:	ldr	x1, [x0, #1144]
  40d8f8:	ldrsw	x0, [sp, #20]
  40d8fc:	lsl	x0, x0, #2
  40d900:	add	x0, x1, x0
  40d904:	ldr	w0, [x0]
  40d908:	mov	w1, w0
  40d90c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d910:	add	x0, x0, #0xf88
  40d914:	bl	401430 <printf@plt>
  40d918:	nop
  40d91c:	ldp	x29, x30, [sp], #32
  40d920:	ret
  40d924:	stp	x29, x30, [sp, #-32]!
  40d928:	mov	x29, sp
  40d92c:	str	x0, [sp, #24]
  40d930:	str	w1, [sp, #20]
  40d934:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d938:	add	x0, x0, #0xf90
  40d93c:	bl	401430 <printf@plt>
  40d940:	mov	w1, #0x20                  	// #32
  40d944:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d948:	add	x0, x0, #0x1a0
  40d94c:	bl	404514 <printf@plt+0x30e4>
  40d950:	and	w0, w0, #0xff
  40d954:	cmp	w0, #0x0
  40d958:	b.eq	40d980 <printf@plt+0xc550>  // b.none
  40d95c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d960:	add	x0, x0, #0xfa0
  40d964:	bl	401430 <printf@plt>
  40d968:	ldr	w1, [sp, #20]
  40d96c:	ldr	x0, [sp, #24]
  40d970:	bl	40d894 <printf@plt+0xc464>
  40d974:	mov	w0, #0x29                  	// #41
  40d978:	bl	4012a0 <putchar@plt>
  40d97c:	b	40d998 <printf@plt+0xc568>
  40d980:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d984:	add	x0, x0, #0xfc0
  40d988:	bl	401430 <printf@plt>
  40d98c:	ldr	w1, [sp, #20]
  40d990:	ldr	x0, [sp, #24]
  40d994:	bl	40d894 <printf@plt+0xc464>
  40d998:	mov	w0, #0x5d                  	// #93
  40d99c:	bl	4012a0 <putchar@plt>
  40d9a0:	nop
  40d9a4:	ldp	x29, x30, [sp], #32
  40d9a8:	ret
  40d9ac:	stp	x29, x30, [sp, #-96]!
  40d9b0:	mov	x29, sp
  40d9b4:	str	x19, [sp, #16]
  40d9b8:	str	x0, [sp, #40]
  40d9bc:	mov	w1, #0x20                  	// #32
  40d9c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d9c4:	add	x0, x0, #0x1a0
  40d9c8:	bl	404514 <printf@plt+0x30e4>
  40d9cc:	and	w0, w0, #0xff
  40d9d0:	cmp	w0, #0x0
  40d9d4:	b.eq	40d9e8 <printf@plt+0xc5b8>  // b.none
  40d9d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40d9dc:	add	x0, x0, #0xfd0
  40d9e0:	bl	401430 <printf@plt>
  40d9e4:	b	40da54 <printf@plt+0xc624>
  40d9e8:	mov	w1, #0x4                   	// #4
  40d9ec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40d9f0:	add	x0, x0, #0x1a0
  40d9f4:	bl	404514 <printf@plt+0x30e4>
  40d9f8:	and	w19, w0, #0xff
  40d9fc:	mov	w1, #0x8                   	// #8
  40da00:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40da04:	add	x0, x0, #0x1a0
  40da08:	bl	404514 <printf@plt+0x30e4>
  40da0c:	and	w0, w0, #0xff
  40da10:	orr	w0, w19, w0
  40da14:	and	w19, w0, #0xff
  40da18:	mov	w1, #0x10                  	// #16
  40da1c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40da20:	add	x0, x0, #0x1a0
  40da24:	bl	404514 <printf@plt+0x30e4>
  40da28:	and	w0, w0, #0xff
  40da2c:	orr	w0, w19, w0
  40da30:	and	w0, w0, #0xff
  40da34:	cmp	w0, #0x0
  40da38:	cset	w0, ne  // ne = any
  40da3c:	and	w0, w0, #0xff
  40da40:	cmp	w0, #0x0
  40da44:	b.eq	40da54 <printf@plt+0xc624>  // b.none
  40da48:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40da4c:	add	x0, x0, #0xfd8
  40da50:	bl	4011c0 <puts@plt>
  40da54:	ldr	x0, [sp, #40]
  40da58:	add	x0, x0, #0x70
  40da5c:	bl	401cd8 <printf@plt+0x8a8>
  40da60:	cmp	w0, #0x0
  40da64:	b.eq	40dad0 <printf@plt+0xc6a0>  // b.none
  40da68:	ldr	x0, [sp, #40]
  40da6c:	ldrb	w0, [x0, #108]
  40da70:	eor	w0, w0, #0x1
  40da74:	and	w0, w0, #0xff
  40da78:	cmp	w0, #0x0
  40da7c:	b.eq	40dad8 <printf@plt+0xc6a8>  // b.none
  40da80:	ldr	x0, [sp, #40]
  40da84:	add	x0, x0, #0x70
  40da88:	mov	w1, #0x0                   	// #0
  40da8c:	bl	401cb0 <printf@plt+0x880>
  40da90:	mov	w1, w0
  40da94:	ldr	x0, [sp, #40]
  40da98:	ldr	w0, [x0, #104]
  40da9c:	cmp	w1, w0
  40daa0:	b.ge	40dad8 <printf@plt+0xc6a8>  // b.tcont
  40daa4:	ldr	x0, [sp, #40]
  40daa8:	add	x19, x0, #0x70
  40daac:	ldr	x0, [sp, #40]
  40dab0:	add	x0, x0, #0x70
  40dab4:	bl	401cd8 <printf@plt+0x8a8>
  40dab8:	sub	w0, w0, #0x1
  40dabc:	mov	w1, w0
  40dac0:	mov	x0, x19
  40dac4:	bl	401cb0 <printf@plt+0x880>
  40dac8:	cmn	w0, #0x1
  40dacc:	b.eq	40dad8 <printf@plt+0xc6a8>  // b.none
  40dad0:	mov	w0, #0x1                   	// #1
  40dad4:	b	40dadc <printf@plt+0xc6ac>
  40dad8:	mov	w0, #0x0                   	// #0
  40dadc:	cmp	w0, #0x0
  40dae0:	b.eq	40daf0 <printf@plt+0xc6c0>  // b.none
  40dae4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dae8:	add	x0, x0, #0x20
  40daec:	bl	4011c0 <puts@plt>
  40daf0:	mov	w1, #0x4                   	// #4
  40daf4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40daf8:	add	x0, x0, #0x1a0
  40dafc:	bl	404514 <printf@plt+0x30e4>
  40db00:	and	w19, w0, #0xff
  40db04:	mov	w1, #0x8                   	// #8
  40db08:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40db0c:	add	x0, x0, #0x1a0
  40db10:	bl	404514 <printf@plt+0x30e4>
  40db14:	and	w0, w0, #0xff
  40db18:	orr	w0, w19, w0
  40db1c:	and	w19, w0, #0xff
  40db20:	mov	w1, #0x10                  	// #16
  40db24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40db28:	add	x0, x0, #0x1a0
  40db2c:	bl	404514 <printf@plt+0x30e4>
  40db30:	and	w0, w0, #0xff
  40db34:	orr	w0, w19, w0
  40db38:	and	w0, w0, #0xff
  40db3c:	cmp	w0, #0x0
  40db40:	cset	w0, ne  // ne = any
  40db44:	and	w0, w0, #0xff
  40db48:	cmp	w0, #0x0
  40db4c:	b.eq	40db5c <printf@plt+0xc72c>  // b.none
  40db50:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40db54:	add	x0, x0, #0x30
  40db58:	bl	401430 <printf@plt>
  40db5c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40db60:	add	x0, x0, #0x788
  40db64:	bl	4011c0 <puts@plt>
  40db68:	mov	w1, #0x20                  	// #32
  40db6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40db70:	add	x0, x0, #0x1a0
  40db74:	bl	404514 <printf@plt+0x30e4>
  40db78:	and	w0, w0, #0xff
  40db7c:	cmp	w0, #0x0
  40db80:	b.eq	40dba0 <printf@plt+0xc770>  // b.none
  40db84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40db88:	add	x0, x0, #0x1a0
  40db8c:	bl	404664 <printf@plt+0x3234>
  40db90:	mov	x1, x0
  40db94:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40db98:	add	x0, x0, #0x38
  40db9c:	bl	401430 <printf@plt>
  40dba0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dba4:	add	x0, x0, #0x1a0
  40dba8:	bl	40467c <printf@plt+0x324c>
  40dbac:	mov	x1, x0
  40dbb0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dbb4:	add	x0, x0, #0x40
  40dbb8:	bl	401430 <printf@plt>
  40dbbc:	mov	w1, #0x4                   	// #4
  40dbc0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dbc4:	add	x0, x0, #0x1a0
  40dbc8:	bl	404514 <printf@plt+0x30e4>
  40dbcc:	and	w0, w0, #0xff
  40dbd0:	cmp	w0, #0x0
  40dbd4:	b.eq	40dbe4 <printf@plt+0xc7b4>  // b.none
  40dbd8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dbdc:	add	x0, x0, #0x48
  40dbe0:	b	40dc58 <printf@plt+0xc828>
  40dbe4:	mov	w1, #0x8                   	// #8
  40dbe8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dbec:	add	x0, x0, #0x1a0
  40dbf0:	bl	404514 <printf@plt+0x30e4>
  40dbf4:	and	w0, w0, #0xff
  40dbf8:	cmp	w0, #0x0
  40dbfc:	b.eq	40dc0c <printf@plt+0xc7dc>  // b.none
  40dc00:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dc04:	add	x0, x0, #0x80
  40dc08:	b	40dc58 <printf@plt+0xc828>
  40dc0c:	mov	w1, #0x10                  	// #16
  40dc10:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dc14:	add	x0, x0, #0x1a0
  40dc18:	bl	404514 <printf@plt+0x30e4>
  40dc1c:	and	w19, w0, #0xff
  40dc20:	mov	w1, #0x20                  	// #32
  40dc24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dc28:	add	x0, x0, #0x1a0
  40dc2c:	bl	404514 <printf@plt+0x30e4>
  40dc30:	and	w0, w0, #0xff
  40dc34:	orr	w0, w19, w0
  40dc38:	and	w0, w0, #0xff
  40dc3c:	cmp	w0, #0x0
  40dc40:	b.eq	40dc50 <printf@plt+0xc820>  // b.none
  40dc44:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dc48:	add	x0, x0, #0xb8
  40dc4c:	b	40dc58 <printf@plt+0xc828>
  40dc50:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40dc54:	add	x0, x0, #0x9b8
  40dc58:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40dc5c:	add	x1, x1, #0x650
  40dc60:	ldr	x3, [x1]
  40dc64:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  40dc68:	add	x1, x1, #0x650
  40dc6c:	ldr	x1, [x1]
  40dc70:	mov	x2, x1
  40dc74:	mov	x1, x3
  40dc78:	bl	401430 <printf@plt>
  40dc7c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dc80:	add	x0, x0, #0xe0
  40dc84:	bl	4011c0 <puts@plt>
  40dc88:	ldr	x0, [sp, #40]
  40dc8c:	add	x0, x0, #0x70
  40dc90:	bl	401cd8 <printf@plt+0x8a8>
  40dc94:	cmp	w0, #0x0
  40dc98:	cset	w0, ne  // ne = any
  40dc9c:	and	w0, w0, #0xff
  40dca0:	cmp	w0, #0x0
  40dca4:	b.eq	40ddf4 <printf@plt+0xc9c4>  // b.none
  40dca8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dcac:	add	x0, x0, #0x660
  40dcb0:	ldr	x19, [x0]
  40dcb4:	ldr	x0, [sp, #40]
  40dcb8:	ldr	w0, [x0, #1160]
  40dcbc:	add	w0, w0, #0x1
  40dcc0:	bl	40c85c <printf@plt+0xb42c>
  40dcc4:	mov	x2, x0
  40dcc8:	mov	x1, x19
  40dccc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dcd0:	add	x0, x0, #0xe8
  40dcd4:	bl	401430 <printf@plt>
  40dcd8:	mov	w0, #0xa                   	// #10
  40dcdc:	str	w0, [sp, #72]
  40dce0:	mov	w0, #0x2                   	// #2
  40dce4:	str	w0, [sp, #92]
  40dce8:	ldr	x0, [sp, #40]
  40dcec:	ldr	w0, [x0, #1160]
  40dcf0:	str	w0, [sp, #88]
  40dcf4:	ldr	w0, [sp, #88]
  40dcf8:	mov	w1, #0x6667                	// #26215
  40dcfc:	movk	w1, #0x6666, lsl #16
  40dd00:	smull	x1, w0, w1
  40dd04:	lsr	x1, x1, #32
  40dd08:	asr	w1, w1, #2
  40dd0c:	asr	w0, w0, #31
  40dd10:	sub	w0, w1, w0
  40dd14:	str	w0, [sp, #88]
  40dd18:	ldr	w0, [sp, #88]
  40dd1c:	cmp	w0, #0x0
  40dd20:	cset	w0, gt
  40dd24:	and	w0, w0, #0xff
  40dd28:	cmp	w0, #0x0
  40dd2c:	b.eq	40dd40 <printf@plt+0xc910>  // b.none
  40dd30:	ldr	w0, [sp, #92]
  40dd34:	add	w0, w0, #0x1
  40dd38:	str	w0, [sp, #92]
  40dd3c:	b	40dcf4 <printf@plt+0xc8c4>
  40dd40:	str	wzr, [sp, #84]
  40dd44:	ldr	x0, [sp, #40]
  40dd48:	ldr	w0, [x0, #1164]
  40dd4c:	ldr	w1, [sp, #84]
  40dd50:	cmp	w1, w0
  40dd54:	b.cs	40dde8 <printf@plt+0xc9b8>  // b.hs, b.nlast
  40dd58:	ldr	w0, [sp, #84]
  40dd5c:	cmp	w0, #0x0
  40dd60:	b.eq	40dd6c <printf@plt+0xc93c>  // b.none
  40dd64:	mov	w0, #0x2c                  	// #44
  40dd68:	bl	4012a0 <putchar@plt>
  40dd6c:	ldr	w2, [sp, #84]
  40dd70:	mov	w0, #0xcccd                	// #52429
  40dd74:	movk	w0, #0xcccc, lsl #16
  40dd78:	umull	x0, w2, w0
  40dd7c:	lsr	x0, x0, #32
  40dd80:	lsr	w1, w0, #3
  40dd84:	mov	w0, w1
  40dd88:	lsl	w0, w0, #2
  40dd8c:	add	w0, w0, w1
  40dd90:	lsl	w0, w0, #1
  40dd94:	sub	w1, w2, w0
  40dd98:	cmp	w1, #0x0
  40dd9c:	b.ne	40ddac <printf@plt+0xc97c>  // b.any
  40dda0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dda4:	add	x0, x0, #0x110
  40dda8:	bl	401430 <printf@plt>
  40ddac:	ldr	x0, [sp, #40]
  40ddb0:	ldr	x1, [x0, #1168]
  40ddb4:	ldr	w0, [sp, #84]
  40ddb8:	lsl	x0, x0, #2
  40ddbc:	add	x0, x1, x0
  40ddc0:	ldr	w0, [x0]
  40ddc4:	mov	w2, w0
  40ddc8:	ldr	w1, [sp, #92]
  40ddcc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ddd0:	add	x0, x0, #0x118
  40ddd4:	bl	401430 <printf@plt>
  40ddd8:	ldr	w0, [sp, #84]
  40dddc:	add	w0, w0, #0x1
  40dde0:	str	w0, [sp, #84]
  40dde4:	b	40dd44 <printf@plt+0xc914>
  40dde8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ddec:	add	x0, x0, #0x120
  40ddf0:	bl	4011c0 <puts@plt>
  40ddf4:	ldr	x0, [sp, #40]
  40ddf8:	add	x0, x0, #0x70
  40ddfc:	bl	401cd8 <printf@plt+0x8a8>
  40de00:	cmp	w0, #0x0
  40de04:	cset	w0, eq  // eq = none
  40de08:	and	w0, w0, #0xff
  40de0c:	cmp	w0, #0x0
  40de10:	b.eq	40de4c <printf@plt+0xca1c>  // b.none
  40de14:	ldr	x0, [sp, #40]
  40de18:	ldrb	w0, [x0, #108]
  40de1c:	cmp	w0, #0x0
  40de20:	b.eq	40de30 <printf@plt+0xca00>  // b.none
  40de24:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40de28:	add	x0, x0, #0x128
  40de2c:	b	40de38 <printf@plt+0xca08>
  40de30:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40de34:	add	x0, x0, #0x130
  40de38:	mov	x1, x0
  40de3c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40de40:	add	x0, x0, #0x138
  40de44:	bl	401430 <printf@plt>
  40de48:	b	40e1c8 <printf@plt+0xcd98>
  40de4c:	ldr	x0, [sp, #40]
  40de50:	add	x2, x0, #0x70
  40de54:	ldr	x0, [sp, #40]
  40de58:	ldr	w0, [x0, #100]
  40de5c:	add	x1, sp, #0x38
  40de60:	mov	x8, x1
  40de64:	mov	w1, w0
  40de68:	mov	x0, x2
  40de6c:	bl	401f1c <printf@plt+0xaec>
  40de70:	add	x0, sp, #0x38
  40de74:	bl	4020a4 <printf@plt+0xc74>
  40de78:	str	w0, [sp, #80]
  40de7c:	ldr	w0, [sp, #80]
  40de80:	cmn	w0, #0x1
  40de84:	b.eq	40de9c <printf@plt+0xca6c>  // b.none
  40de88:	ldr	x0, [sp, #40]
  40de8c:	ldr	w0, [x0, #104]
  40de90:	ldr	w1, [sp, #80]
  40de94:	cmp	w1, w0
  40de98:	b.ge	40dfc8 <printf@plt+0xcb98>  // b.tcont
  40de9c:	ldr	x0, [sp, #40]
  40dea0:	ldrb	w0, [x0, #108]
  40dea4:	cmp	w0, #0x0
  40dea8:	b.eq	40deb8 <printf@plt+0xca88>  // b.none
  40deac:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40deb0:	add	x0, x0, #0x148
  40deb4:	b	40dec0 <printf@plt+0xca90>
  40deb8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40debc:	add	x0, x0, #0x9b8
  40dec0:	mov	x1, x0
  40dec4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dec8:	add	x0, x0, #0x150
  40decc:	bl	401430 <printf@plt>
  40ded0:	ldr	x0, [sp, #40]
  40ded4:	add	x0, x0, #0x70
  40ded8:	bl	401cd8 <printf@plt+0x8a8>
  40dedc:	cmp	w0, #0x2
  40dee0:	b.ne	40df1c <printf@plt+0xcaec>  // b.any
  40dee4:	ldr	x0, [sp, #40]
  40dee8:	add	x0, x0, #0x70
  40deec:	mov	w1, #0x0                   	// #0
  40def0:	bl	401cb0 <printf@plt+0x880>
  40def4:	cmp	w0, #0x0
  40def8:	b.ne	40df1c <printf@plt+0xcaec>  // b.any
  40defc:	ldr	x0, [sp, #40]
  40df00:	add	x0, x0, #0x70
  40df04:	mov	w1, #0x1                   	// #1
  40df08:	bl	401cb0 <printf@plt+0x880>
  40df0c:	cmn	w0, #0x1
  40df10:	b.ne	40df1c <printf@plt+0xcaec>  // b.any
  40df14:	mov	w0, #0x1                   	// #1
  40df18:	b	40df20 <printf@plt+0xcaf0>
  40df1c:	mov	w0, #0x0                   	// #0
  40df20:	cmp	w0, #0x0
  40df24:	b.eq	40df50 <printf@plt+0xcb20>  // b.none
  40df28:	mov	w1, #0xffffffff            	// #-1
  40df2c:	ldr	x0, [sp, #40]
  40df30:	bl	40d924 <printf@plt+0xc4f4>
  40df34:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40df38:	add	x0, x0, #0x160
  40df3c:	bl	401430 <printf@plt>
  40df40:	mov	w1, #0x0                   	// #0
  40df44:	ldr	x0, [sp, #40]
  40df48:	bl	40d924 <printf@plt+0xc4f4>
  40df4c:	b	40dfb8 <printf@plt+0xcb88>
  40df50:	ldr	w0, [sp, #80]
  40df54:	cmn	w0, #0x1
  40df58:	b.eq	40dfa0 <printf@plt+0xcb70>  // b.none
  40df5c:	ldr	w1, [sp, #80]
  40df60:	ldr	x0, [sp, #40]
  40df64:	bl	40d924 <printf@plt+0xc4f4>
  40df68:	add	x0, sp, #0x38
  40df6c:	bl	4020a4 <printf@plt+0xc74>
  40df70:	str	w0, [sp, #80]
  40df74:	ldr	w0, [sp, #80]
  40df78:	cmn	w0, #0x2
  40df7c:	cset	w0, ne  // ne = any
  40df80:	and	w0, w0, #0xff
  40df84:	cmp	w0, #0x0
  40df88:	b.eq	40df9c <printf@plt+0xcb6c>  // b.none
  40df8c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40df90:	add	x0, x0, #0x160
  40df94:	bl	401430 <printf@plt>
  40df98:	b	40df50 <printf@plt+0xcb20>
  40df9c:	nop
  40dfa0:	ldr	w0, [sp, #80]
  40dfa4:	cmn	w0, #0x1
  40dfa8:	b.ne	40dfb8 <printf@plt+0xcb88>  // b.any
  40dfac:	mov	w1, #0xffffffff            	// #-1
  40dfb0:	ldr	x0, [sp, #40]
  40dfb4:	bl	40d924 <printf@plt+0xc4f4>
  40dfb8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dfbc:	add	x0, x0, #0x168
  40dfc0:	bl	4011c0 <puts@plt>
  40dfc4:	b	40e1c8 <printf@plt+0xcd98>
  40dfc8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40dfcc:	add	x0, x0, #0x650
  40dfd0:	ldr	x4, [x0]
  40dfd4:	ldr	x0, [sp, #40]
  40dfd8:	ldrb	w0, [x0, #108]
  40dfdc:	cmp	w0, #0x0
  40dfe0:	b.eq	40dff0 <printf@plt+0xcbc0>  // b.none
  40dfe4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dfe8:	add	x0, x0, #0x128
  40dfec:	b	40dff8 <printf@plt+0xcbc8>
  40dff0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40dff4:	add	x0, x0, #0x130
  40dff8:	ldr	x1, [sp, #40]
  40dffc:	ldrb	w1, [x1, #108]
  40e000:	cmp	w1, #0x0
  40e004:	b.eq	40e014 <printf@plt+0xcbe4>  // b.none
  40e008:	adrp	x1, 418000 <printf@plt+0x16bd0>
  40e00c:	add	x1, x1, #0x170
  40e010:	b	40e01c <printf@plt+0xcbec>
  40e014:	adrp	x1, 418000 <printf@plt+0x16bd0>
  40e018:	add	x1, x1, #0x128
  40e01c:	mov	x3, x1
  40e020:	mov	x2, x0
  40e024:	mov	x1, x4
  40e028:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e02c:	add	x0, x0, #0x178
  40e030:	bl	401430 <printf@plt>
  40e034:	ldr	w0, [sp, #80]
  40e038:	cmn	w0, #0x1
  40e03c:	b.eq	40e080 <printf@plt+0xcc50>  // b.none
  40e040:	ldr	x0, [sp, #40]
  40e044:	ldr	w0, [x0, #100]
  40e048:	ldr	w1, [sp, #80]
  40e04c:	cmp	w1, w0
  40e050:	b.lt	40e080 <printf@plt+0xcc50>  // b.tstop
  40e054:	add	x0, sp, #0x38
  40e058:	bl	4020a4 <printf@plt+0xc74>
  40e05c:	str	w0, [sp, #80]
  40e060:	ldr	w0, [sp, #80]
  40e064:	cmn	w0, #0x2
  40e068:	cset	w0, eq  // eq = none
  40e06c:	and	w0, w0, #0xff
  40e070:	cmp	w0, #0x0
  40e074:	b.ne	40e07c <printf@plt+0xcc4c>  // b.any
  40e078:	b	40e034 <printf@plt+0xcc04>
  40e07c:	nop
  40e080:	ldr	w0, [sp, #80]
  40e084:	cmn	w0, #0x2
  40e088:	b.eq	40e18c <printf@plt+0xcd5c>  // b.none
  40e08c:	ldr	w0, [sp, #80]
  40e090:	cmn	w0, #0x1
  40e094:	b.eq	40e18c <printf@plt+0xcd5c>  // b.none
  40e098:	ldr	w0, [sp, #80]
  40e09c:	str	w0, [sp, #76]
  40e0a0:	ldr	w1, [sp, #76]
  40e0a4:	ldr	w0, [sp, #80]
  40e0a8:	cmp	w1, w0
  40e0ac:	b.le	40e0bc <printf@plt+0xcc8c>
  40e0b0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e0b4:	add	x0, x0, #0x1c0
  40e0b8:	bl	4011c0 <puts@plt>
  40e0bc:	ldr	w1, [sp, #76]
  40e0c0:	ldr	w0, [sp, #80]
  40e0c4:	cmp	w1, w0
  40e0c8:	b.le	40e0ec <printf@plt+0xccbc>
  40e0cc:	ldr	w1, [sp, #76]
  40e0d0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e0d4:	add	x0, x0, #0x1d8
  40e0d8:	bl	401430 <printf@plt>
  40e0dc:	ldr	w0, [sp, #76]
  40e0e0:	sub	w0, w0, #0x1
  40e0e4:	str	w0, [sp, #76]
  40e0e8:	b	40e0bc <printf@plt+0xcc8c>
  40e0ec:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e0f0:	add	x0, x0, #0x1e8
  40e0f4:	bl	401430 <printf@plt>
  40e0f8:	ldr	w1, [sp, #80]
  40e0fc:	ldr	x0, [sp, #40]
  40e100:	bl	40d924 <printf@plt+0xc4f4>
  40e104:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e108:	add	x0, x0, #0x168
  40e10c:	bl	4011c0 <puts@plt>
  40e110:	add	x0, sp, #0x38
  40e114:	bl	4020a4 <printf@plt+0xc74>
  40e118:	str	w0, [sp, #80]
  40e11c:	ldr	w0, [sp, #80]
  40e120:	cmn	w0, #0x2
  40e124:	b.eq	40e138 <printf@plt+0xcd08>  // b.none
  40e128:	ldr	w0, [sp, #80]
  40e12c:	cmn	w0, #0x1
  40e130:	b.eq	40e138 <printf@plt+0xcd08>  // b.none
  40e134:	b	40e0a0 <printf@plt+0xcc70>
  40e138:	ldr	x0, [sp, #40]
  40e13c:	ldr	w0, [x0, #104]
  40e140:	ldr	w1, [sp, #76]
  40e144:	cmp	w1, w0
  40e148:	b.lt	40e158 <printf@plt+0xcd28>  // b.tstop
  40e14c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e150:	add	x0, x0, #0x1c0
  40e154:	bl	4011c0 <puts@plt>
  40e158:	ldr	x0, [sp, #40]
  40e15c:	ldr	w0, [x0, #104]
  40e160:	ldr	w1, [sp, #76]
  40e164:	cmp	w1, w0
  40e168:	b.lt	40e18c <printf@plt+0xcd5c>  // b.tstop
  40e16c:	ldr	w1, [sp, #76]
  40e170:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e174:	add	x0, x0, #0x1d8
  40e178:	bl	401430 <printf@plt>
  40e17c:	ldr	w0, [sp, #76]
  40e180:	sub	w0, w0, #0x1
  40e184:	str	w0, [sp, #76]
  40e188:	b	40e158 <printf@plt+0xcd28>
  40e18c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e190:	add	x0, x0, #0x200
  40e194:	bl	401430 <printf@plt>
  40e198:	ldr	w0, [sp, #80]
  40e19c:	cmn	w0, #0x1
  40e1a0:	b.ne	40e1bc <printf@plt+0xcd8c>  // b.any
  40e1a4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e1a8:	add	x0, x0, #0x160
  40e1ac:	bl	401430 <printf@plt>
  40e1b0:	mov	w1, #0xffffffff            	// #-1
  40e1b4:	ldr	x0, [sp, #40]
  40e1b8:	bl	40d924 <printf@plt+0xc4f4>
  40e1bc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e1c0:	add	x0, x0, #0x168
  40e1c4:	bl	4011c0 <puts@plt>
  40e1c8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e1cc:	add	x0, x0, #0x228
  40e1d0:	bl	4011c0 <puts@plt>
  40e1d4:	nop
  40e1d8:	ldr	x19, [sp, #16]
  40e1dc:	ldp	x29, x30, [sp], #96
  40e1e0:	ret
  40e1e4:	stp	x29, x30, [sp, #-96]!
  40e1e8:	mov	x29, sp
  40e1ec:	stp	x19, x20, [sp, #16]
  40e1f0:	str	x0, [sp, #40]
  40e1f4:	mov	w0, #0xe                   	// #14
  40e1f8:	str	w0, [sp, #68]
  40e1fc:	mov	w1, #0x1000                	// #4096
  40e200:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e204:	add	x0, x0, #0x1a0
  40e208:	bl	404514 <printf@plt+0x30e4>
  40e20c:	and	w0, w0, #0xff
  40e210:	cmp	w0, #0x0
  40e214:	b.eq	40e224 <printf@plt+0xcdf4>  // b.none
  40e218:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40e21c:	add	x0, x0, #0x9b8
  40e220:	b	40e22c <printf@plt+0xcdfc>
  40e224:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e228:	add	x0, x0, #0x230
  40e22c:	str	x0, [sp, #56]
  40e230:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e234:	add	x0, x0, #0x660
  40e238:	ldr	x19, [x0]
  40e23c:	ldr	x0, [sp, #40]
  40e240:	ldr	w0, [x0, #100]
  40e244:	bl	40c85c <printf@plt+0xb42c>
  40e248:	mov	x20, x0
  40e24c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e250:	add	x0, x0, #0x1a0
  40e254:	bl	4046ac <printf@plt+0x327c>
  40e258:	ldr	x5, [sp, #56]
  40e25c:	mov	x4, x0
  40e260:	mov	x3, x20
  40e264:	mov	x2, x19
  40e268:	ldr	x1, [sp, #56]
  40e26c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e270:	add	x0, x0, #0x238
  40e274:	bl	401430 <printf@plt>
  40e278:	str	wzr, [sp, #88]
  40e27c:	ldr	x0, [sp, #40]
  40e280:	ldr	x0, [x0]
  40e284:	str	x0, [sp, #80]
  40e288:	str	wzr, [sp, #92]
  40e28c:	ldr	x0, [sp, #80]
  40e290:	cmp	x0, #0x0
  40e294:	b.eq	40e5a0 <printf@plt+0xd170>  // b.none
  40e298:	ldr	x0, [sp, #80]
  40e29c:	bl	404f74 <printf@plt+0x3b44>
  40e2a0:	str	x0, [sp, #48]
  40e2a4:	mov	w1, #0x8000                	// #32768
  40e2a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e2ac:	add	x0, x0, #0x1a0
  40e2b0:	bl	404514 <printf@plt+0x30e4>
  40e2b4:	and	w0, w0, #0xff
  40e2b8:	cmp	w0, #0x0
  40e2bc:	b.eq	40e2fc <printf@plt+0xcecc>  // b.none
  40e2c0:	mov	w1, #0x1                   	// #1
  40e2c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e2c8:	add	x0, x0, #0x1a0
  40e2cc:	bl	404514 <printf@plt+0x30e4>
  40e2d0:	and	w0, w0, #0xff
  40e2d4:	eor	w0, w0, #0x1
  40e2d8:	and	w0, w0, #0xff
  40e2dc:	cmp	w0, #0x0
  40e2e0:	b.eq	40e2fc <printf@plt+0xcecc>  // b.none
  40e2e4:	ldr	x0, [sp, #48]
  40e2e8:	ldr	x0, [x0, #48]
  40e2ec:	cmp	x0, #0x0
  40e2f0:	b.ne	40e2fc <printf@plt+0xcecc>  // b.any
  40e2f4:	mov	w0, #0x1                   	// #1
  40e2f8:	b	40e300 <printf@plt+0xced0>
  40e2fc:	mov	w0, #0x0                   	// #0
  40e300:	cmp	w0, #0x0
  40e304:	b.ne	40e588 <printf@plt+0xd158>  // b.any
  40e308:	ldr	x0, [sp, #48]
  40e30c:	ldr	w0, [x0, #56]
  40e310:	ldr	w1, [sp, #92]
  40e314:	cmp	w1, w0
  40e318:	b.ge	40e36c <printf@plt+0xcf3c>  // b.tcont
  40e31c:	mov	w1, #0x8000                	// #32768
  40e320:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e324:	add	x0, x0, #0x1a0
  40e328:	bl	404514 <printf@plt+0x30e4>
  40e32c:	and	w0, w0, #0xff
  40e330:	eor	w0, w0, #0x1
  40e334:	and	w0, w0, #0xff
  40e338:	cmp	w0, #0x0
  40e33c:	b.eq	40e36c <printf@plt+0xcf3c>  // b.none
  40e340:	mov	w1, #0x40000               	// #262144
  40e344:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e348:	add	x0, x0, #0x1a0
  40e34c:	bl	404514 <printf@plt+0x30e4>
  40e350:	and	w0, w0, #0xff
  40e354:	eor	w0, w0, #0x1
  40e358:	and	w0, w0, #0xff
  40e35c:	cmp	w0, #0x0
  40e360:	b.eq	40e36c <printf@plt+0xcf3c>  // b.none
  40e364:	mov	w0, #0x1                   	// #1
  40e368:	b	40e370 <printf@plt+0xcf40>
  40e36c:	mov	w0, #0x0                   	// #0
  40e370:	cmp	w0, #0x0
  40e374:	b.eq	40e424 <printf@plt+0xcff4>  // b.none
  40e378:	ldr	x0, [sp, #48]
  40e37c:	ldr	w0, [x0, #56]
  40e380:	ldr	w1, [sp, #92]
  40e384:	cmp	w1, w0
  40e388:	b.ge	40e424 <printf@plt+0xcff4>  // b.tcont
  40e38c:	ldr	w0, [sp, #92]
  40e390:	cmp	w0, #0x0
  40e394:	b.le	40e3a0 <printf@plt+0xcf70>
  40e398:	mov	w0, #0x2c                  	// #44
  40e39c:	bl	4012a0 <putchar@plt>
  40e3a0:	ldr	w1, [sp, #88]
  40e3a4:	add	w0, w1, #0x1
  40e3a8:	str	w0, [sp, #88]
  40e3ac:	mov	w0, #0x2493                	// #9363
  40e3b0:	movk	w0, #0x9249, lsl #16
  40e3b4:	smull	x0, w1, w0
  40e3b8:	lsr	x0, x0, #32
  40e3bc:	add	w0, w1, w0
  40e3c0:	asr	w2, w0, #3
  40e3c4:	asr	w0, w1, #31
  40e3c8:	sub	w2, w2, w0
  40e3cc:	mov	w0, w2
  40e3d0:	lsl	w0, w0, #3
  40e3d4:	sub	w0, w0, w2
  40e3d8:	lsl	w0, w0, #1
  40e3dc:	sub	w2, w1, w0
  40e3e0:	cmp	w2, #0x0
  40e3e4:	cset	w0, eq  // eq = none
  40e3e8:	and	w0, w0, #0xff
  40e3ec:	cmp	w0, #0x0
  40e3f0:	b.eq	40e404 <printf@plt+0xcfd4>  // b.none
  40e3f4:	ldr	x1, [sp, #56]
  40e3f8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e3fc:	add	x0, x0, #0x258
  40e400:	bl	401430 <printf@plt>
  40e404:	mov	w1, #0x0                   	// #0
  40e408:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e40c:	add	x0, x0, #0x260
  40e410:	bl	401430 <printf@plt>
  40e414:	ldr	w0, [sp, #92]
  40e418:	add	w0, w0, #0x1
  40e41c:	str	w0, [sp, #92]
  40e420:	b	40e378 <printf@plt+0xcf48>
  40e424:	ldr	w0, [sp, #92]
  40e428:	cmp	w0, #0x0
  40e42c:	b.le	40e438 <printf@plt+0xd008>
  40e430:	mov	w0, #0x2c                  	// #44
  40e434:	bl	4012a0 <putchar@plt>
  40e438:	ldr	w1, [sp, #88]
  40e43c:	add	w0, w1, #0x1
  40e440:	str	w0, [sp, #88]
  40e444:	mov	w0, #0x2493                	// #9363
  40e448:	movk	w0, #0x9249, lsl #16
  40e44c:	smull	x0, w1, w0
  40e450:	lsr	x0, x0, #32
  40e454:	add	w0, w1, w0
  40e458:	asr	w2, w0, #3
  40e45c:	asr	w0, w1, #31
  40e460:	sub	w2, w2, w0
  40e464:	mov	w0, w2
  40e468:	lsl	w0, w0, #3
  40e46c:	sub	w0, w0, w2
  40e470:	lsl	w0, w0, #1
  40e474:	sub	w2, w1, w0
  40e478:	cmp	w2, #0x0
  40e47c:	cset	w0, eq  // eq = none
  40e480:	and	w0, w0, #0xff
  40e484:	cmp	w0, #0x0
  40e488:	b.eq	40e49c <printf@plt+0xd06c>  // b.none
  40e48c:	ldr	x1, [sp, #56]
  40e490:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e494:	add	x0, x0, #0x258
  40e498:	bl	401430 <printf@plt>
  40e49c:	ldr	x0, [sp, #48]
  40e4a0:	ldr	w0, [x0, #8]
  40e4a4:	mov	w1, w0
  40e4a8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e4ac:	add	x0, x0, #0x260
  40e4b0:	bl	401430 <printf@plt>
  40e4b4:	ldr	w0, [sp, #92]
  40e4b8:	add	w0, w0, #0x1
  40e4bc:	str	w0, [sp, #92]
  40e4c0:	ldr	x0, [sp, #48]
  40e4c4:	ldr	x0, [x0, #48]
  40e4c8:	cmp	x0, #0x0
  40e4cc:	b.eq	40e58c <printf@plt+0xd15c>  // b.none
  40e4d0:	ldr	x0, [sp, #48]
  40e4d4:	ldr	x0, [x0, #48]
  40e4d8:	str	x0, [sp, #72]
  40e4dc:	ldr	x0, [sp, #72]
  40e4e0:	cmp	x0, #0x0
  40e4e4:	b.eq	40e58c <printf@plt+0xd15c>  // b.none
  40e4e8:	mov	w0, #0x2c                  	// #44
  40e4ec:	bl	4012a0 <putchar@plt>
  40e4f0:	ldr	w1, [sp, #88]
  40e4f4:	add	w0, w1, #0x1
  40e4f8:	str	w0, [sp, #88]
  40e4fc:	mov	w0, #0x2493                	// #9363
  40e500:	movk	w0, #0x9249, lsl #16
  40e504:	smull	x0, w1, w0
  40e508:	lsr	x0, x0, #32
  40e50c:	add	w0, w1, w0
  40e510:	asr	w2, w0, #3
  40e514:	asr	w0, w1, #31
  40e518:	sub	w2, w2, w0
  40e51c:	mov	w0, w2
  40e520:	lsl	w0, w0, #3
  40e524:	sub	w0, w0, w2
  40e528:	lsl	w0, w0, #1
  40e52c:	sub	w2, w1, w0
  40e530:	cmp	w2, #0x0
  40e534:	cset	w0, eq  // eq = none
  40e538:	and	w0, w0, #0xff
  40e53c:	cmp	w0, #0x0
  40e540:	b.eq	40e554 <printf@plt+0xd124>  // b.none
  40e544:	ldr	x1, [sp, #56]
  40e548:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e54c:	add	x0, x0, #0x258
  40e550:	bl	401430 <printf@plt>
  40e554:	ldr	x0, [sp, #72]
  40e558:	ldr	w0, [x0, #8]
  40e55c:	mov	w1, w0
  40e560:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e564:	add	x0, x0, #0x260
  40e568:	bl	401430 <printf@plt>
  40e56c:	ldr	w0, [sp, #92]
  40e570:	add	w0, w0, #0x1
  40e574:	str	w0, [sp, #92]
  40e578:	ldr	x0, [sp, #72]
  40e57c:	ldr	x0, [x0, #48]
  40e580:	str	x0, [sp, #72]
  40e584:	b	40e4dc <printf@plt+0xd0ac>
  40e588:	nop
  40e58c:	ldr	x0, [sp, #80]
  40e590:	bl	404f8c <printf@plt+0x3b5c>
  40e594:	ldr	x0, [x0]
  40e598:	str	x0, [sp, #80]
  40e59c:	b	40e28c <printf@plt+0xce5c>
  40e5a0:	ldr	x1, [sp, #56]
  40e5a4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e5a8:	add	x0, x0, #0x268
  40e5ac:	bl	401430 <printf@plt>
  40e5b0:	mov	w1, #0x1000                	// #4096
  40e5b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e5b8:	add	x0, x0, #0x1a0
  40e5bc:	bl	404514 <printf@plt+0x30e4>
  40e5c0:	and	w0, w0, #0xff
  40e5c4:	cmp	w0, #0x0
  40e5c8:	b.eq	40e5d4 <printf@plt+0xd1a4>  // b.none
  40e5cc:	mov	w0, #0xa                   	// #10
  40e5d0:	bl	4012a0 <putchar@plt>
  40e5d4:	nop
  40e5d8:	ldp	x19, x20, [sp, #16]
  40e5dc:	ldp	x29, x30, [sp], #96
  40e5e0:	ret
  40e5e4:	stp	x29, x30, [sp, #-112]!
  40e5e8:	mov	x29, sp
  40e5ec:	stp	x19, x20, [sp, #16]
  40e5f0:	str	x0, [sp, #40]
  40e5f4:	mov	w1, #0x1                   	// #1
  40e5f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e5fc:	add	x0, x0, #0x1a0
  40e600:	bl	404514 <printf@plt+0x30e4>
  40e604:	and	w0, w0, #0xff
  40e608:	cmp	w0, #0x0
  40e60c:	b.ne	40e62c <printf@plt+0xd1fc>  // b.any
  40e610:	mov	w1, #0x1000                	// #4096
  40e614:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e618:	add	x0, x0, #0x1a0
  40e61c:	bl	404514 <printf@plt+0x30e4>
  40e620:	and	w0, w0, #0xff
  40e624:	cmp	w0, #0x0
  40e628:	b.eq	40e638 <printf@plt+0xd208>  // b.none
  40e62c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40e630:	add	x0, x0, #0x9b8
  40e634:	b	40e640 <printf@plt+0xd210>
  40e638:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e63c:	add	x0, x0, #0x230
  40e640:	str	x0, [sp, #72]
  40e644:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e648:	add	x0, x0, #0x1a0
  40e64c:	bl	4046c4 <printf@plt+0x3294>
  40e650:	ldr	x3, [sp, #72]
  40e654:	mov	x2, x0
  40e658:	ldr	x1, [sp, #72]
  40e65c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e660:	add	x0, x0, #0x278
  40e664:	bl	401430 <printf@plt>
  40e668:	ldr	x0, [sp, #40]
  40e66c:	ldr	x0, [x0]
  40e670:	str	x0, [sp, #96]
  40e674:	str	wzr, [sp, #108]
  40e678:	ldr	x0, [sp, #96]
  40e67c:	cmp	x0, #0x0
  40e680:	b.eq	40e8a8 <printf@plt+0xd478>  // b.none
  40e684:	ldr	x0, [sp, #96]
  40e688:	bl	404f74 <printf@plt+0x3b44>
  40e68c:	str	x0, [sp, #64]
  40e690:	mov	w1, #0x8000                	// #32768
  40e694:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e698:	add	x0, x0, #0x1a0
  40e69c:	bl	404514 <printf@plt+0x30e4>
  40e6a0:	and	w0, w0, #0xff
  40e6a4:	cmp	w0, #0x0
  40e6a8:	b.eq	40e6e8 <printf@plt+0xd2b8>  // b.none
  40e6ac:	mov	w1, #0x1                   	// #1
  40e6b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e6b4:	add	x0, x0, #0x1a0
  40e6b8:	bl	404514 <printf@plt+0x30e4>
  40e6bc:	and	w0, w0, #0xff
  40e6c0:	eor	w0, w0, #0x1
  40e6c4:	and	w0, w0, #0xff
  40e6c8:	cmp	w0, #0x0
  40e6cc:	b.eq	40e6e8 <printf@plt+0xd2b8>  // b.none
  40e6d0:	ldr	x0, [sp, #64]
  40e6d4:	ldr	x0, [x0, #48]
  40e6d8:	cmp	x0, #0x0
  40e6dc:	b.ne	40e6e8 <printf@plt+0xd2b8>  // b.any
  40e6e0:	mov	w0, #0x1                   	// #1
  40e6e4:	b	40e6ec <printf@plt+0xd2bc>
  40e6e8:	mov	w0, #0x0                   	// #0
  40e6ec:	cmp	w0, #0x0
  40e6f0:	b.ne	40e890 <printf@plt+0xd460>  // b.any
  40e6f4:	mov	w1, #0x8000                	// #32768
  40e6f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e6fc:	add	x0, x0, #0x1a0
  40e700:	bl	404514 <printf@plt+0x30e4>
  40e704:	and	w0, w0, #0xff
  40e708:	eor	w0, w0, #0x1
  40e70c:	and	w0, w0, #0xff
  40e710:	cmp	w0, #0x0
  40e714:	b.eq	40e744 <printf@plt+0xd314>  // b.none
  40e718:	mov	w1, #0x40000               	// #262144
  40e71c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e720:	add	x0, x0, #0x1a0
  40e724:	bl	404514 <printf@plt+0x30e4>
  40e728:	and	w0, w0, #0xff
  40e72c:	eor	w0, w0, #0x1
  40e730:	and	w0, w0, #0xff
  40e734:	cmp	w0, #0x0
  40e738:	b.eq	40e744 <printf@plt+0xd314>  // b.none
  40e73c:	mov	w0, #0x1                   	// #1
  40e740:	b	40e748 <printf@plt+0xd318>
  40e744:	mov	w0, #0x0                   	// #0
  40e748:	cmp	w0, #0x0
  40e74c:	b.eq	40e75c <printf@plt+0xd32c>  // b.none
  40e750:	ldr	x0, [sp, #64]
  40e754:	ldr	w0, [x0, #56]
  40e758:	str	w0, [sp, #108]
  40e75c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e760:	add	x0, x0, #0x1a0
  40e764:	bl	4046c4 <printf@plt+0x3294>
  40e768:	ldr	w3, [sp, #108]
  40e76c:	mov	x2, x0
  40e770:	ldr	x1, [sp, #72]
  40e774:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e778:	add	x0, x0, #0x290
  40e77c:	bl	401430 <printf@plt>
  40e780:	ldr	x0, [sp, #64]
  40e784:	ldr	x2, [x0]
  40e788:	ldr	x0, [sp, #64]
  40e78c:	ldr	w0, [x0, #8]
  40e790:	mov	w1, w0
  40e794:	mov	x0, x2
  40e798:	bl	40d2b0 <printf@plt+0xbe80>
  40e79c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e7a0:	add	x0, x0, #0x2b0
  40e7a4:	bl	4011c0 <puts@plt>
  40e7a8:	ldr	x0, [sp, #64]
  40e7ac:	ldr	x0, [x0, #48]
  40e7b0:	cmp	x0, #0x0
  40e7b4:	b.eq	40e880 <printf@plt+0xd450>  // b.none
  40e7b8:	ldr	x0, [sp, #64]
  40e7bc:	ldr	x0, [x0, #48]
  40e7c0:	str	x0, [sp, #88]
  40e7c4:	ldr	x0, [sp, #88]
  40e7c8:	cmp	x0, #0x0
  40e7cc:	b.eq	40e880 <printf@plt+0xd450>  // b.none
  40e7d0:	ldr	x0, [sp, #88]
  40e7d4:	ldr	w1, [x0, #8]
  40e7d8:	ldr	x0, [sp, #64]
  40e7dc:	ldr	w0, [x0, #8]
  40e7e0:	cmp	w1, w0
  40e7e4:	b.ne	40e818 <printf@plt+0xd3e8>  // b.any
  40e7e8:	ldr	x0, [sp, #88]
  40e7ec:	ldr	x3, [x0]
  40e7f0:	ldr	x0, [sp, #64]
  40e7f4:	ldr	x1, [x0]
  40e7f8:	ldr	x0, [sp, #64]
  40e7fc:	ldr	w0, [x0, #8]
  40e800:	sxtw	x0, w0
  40e804:	mov	x2, x0
  40e808:	mov	x0, x3
  40e80c:	bl	401200 <memcmp@plt>
  40e810:	cmp	w0, #0x0
  40e814:	b.eq	40e870 <printf@plt+0xd440>  // b.none
  40e818:	ldr	w0, [sp, #108]
  40e81c:	add	w0, w0, #0x1
  40e820:	str	w0, [sp, #108]
  40e824:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e828:	add	x0, x0, #0x1a0
  40e82c:	bl	4046c4 <printf@plt+0x3294>
  40e830:	ldr	w3, [sp, #108]
  40e834:	mov	x2, x0
  40e838:	ldr	x1, [sp, #72]
  40e83c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e840:	add	x0, x0, #0x290
  40e844:	bl	401430 <printf@plt>
  40e848:	ldr	x0, [sp, #88]
  40e84c:	ldr	x2, [x0]
  40e850:	ldr	x0, [sp, #88]
  40e854:	ldr	w0, [x0, #8]
  40e858:	mov	w1, w0
  40e85c:	mov	x0, x2
  40e860:	bl	40d2b0 <printf@plt+0xbe80>
  40e864:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e868:	add	x0, x0, #0x2b0
  40e86c:	bl	4011c0 <puts@plt>
  40e870:	ldr	x0, [sp, #88]
  40e874:	ldr	x0, [x0, #48]
  40e878:	str	x0, [sp, #88]
  40e87c:	b	40e7c4 <printf@plt+0xd394>
  40e880:	ldr	w0, [sp, #108]
  40e884:	add	w0, w0, #0x1
  40e888:	str	w0, [sp, #108]
  40e88c:	b	40e894 <printf@plt+0xd464>
  40e890:	nop
  40e894:	ldr	x0, [sp, #96]
  40e898:	bl	404f8c <printf@plt+0x3b5c>
  40e89c:	ldr	x0, [x0]
  40e8a0:	str	x0, [sp, #96]
  40e8a4:	b	40e678 <printf@plt+0xd248>
  40e8a8:	ldr	x1, [sp, #72]
  40e8ac:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e8b0:	add	x0, x0, #0x2b8
  40e8b4:	bl	401430 <printf@plt>
  40e8b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e8bc:	add	x0, x0, #0x660
  40e8c0:	ldr	x19, [x0]
  40e8c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e8c8:	add	x0, x0, #0x1a0
  40e8cc:	bl	4046c4 <printf@plt+0x3294>
  40e8d0:	mov	x20, x0
  40e8d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e8d8:	add	x0, x0, #0x1a0
  40e8dc:	bl	4046c4 <printf@plt+0x3294>
  40e8e0:	ldr	x5, [sp, #72]
  40e8e4:	mov	x4, x0
  40e8e8:	mov	x3, x20
  40e8ec:	mov	x2, x19
  40e8f0:	ldr	x1, [sp, #72]
  40e8f4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40e8f8:	add	x0, x0, #0x2c0
  40e8fc:	bl	401430 <printf@plt>
  40e900:	ldr	x0, [sp, #40]
  40e904:	ldr	x0, [x0]
  40e908:	str	x0, [sp, #96]
  40e90c:	str	wzr, [sp, #108]
  40e910:	ldr	x0, [sp, #96]
  40e914:	cmp	x0, #0x0
  40e918:	b.eq	40eb24 <printf@plt+0xd6f4>  // b.none
  40e91c:	ldr	x0, [sp, #96]
  40e920:	bl	404f74 <printf@plt+0x3b44>
  40e924:	str	x0, [sp, #56]
  40e928:	mov	w1, #0x8000                	// #32768
  40e92c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e930:	add	x0, x0, #0x1a0
  40e934:	bl	404514 <printf@plt+0x30e4>
  40e938:	and	w0, w0, #0xff
  40e93c:	cmp	w0, #0x0
  40e940:	b.eq	40e980 <printf@plt+0xd550>  // b.none
  40e944:	mov	w1, #0x1                   	// #1
  40e948:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e94c:	add	x0, x0, #0x1a0
  40e950:	bl	404514 <printf@plt+0x30e4>
  40e954:	and	w0, w0, #0xff
  40e958:	eor	w0, w0, #0x1
  40e95c:	and	w0, w0, #0xff
  40e960:	cmp	w0, #0x0
  40e964:	b.eq	40e980 <printf@plt+0xd550>  // b.none
  40e968:	ldr	x0, [sp, #56]
  40e96c:	ldr	x0, [x0, #48]
  40e970:	cmp	x0, #0x0
  40e974:	b.ne	40e980 <printf@plt+0xd550>  // b.any
  40e978:	mov	w0, #0x1                   	// #1
  40e97c:	b	40e984 <printf@plt+0xd554>
  40e980:	mov	w0, #0x0                   	// #0
  40e984:	cmp	w0, #0x0
  40e988:	b.ne	40eb0c <printf@plt+0xd6dc>  // b.any
  40e98c:	ldr	w0, [sp, #108]
  40e990:	cmp	w0, #0x0
  40e994:	b.le	40e9a4 <printf@plt+0xd574>
  40e998:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40e99c:	add	x0, x0, #0x7d8
  40e9a0:	bl	4011c0 <puts@plt>
  40e9a4:	mov	w1, #0x8000                	// #32768
  40e9a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e9ac:	add	x0, x0, #0x1a0
  40e9b0:	bl	404514 <printf@plt+0x30e4>
  40e9b4:	and	w0, w0, #0xff
  40e9b8:	eor	w0, w0, #0x1
  40e9bc:	and	w0, w0, #0xff
  40e9c0:	cmp	w0, #0x0
  40e9c4:	b.eq	40e9f4 <printf@plt+0xd5c4>  // b.none
  40e9c8:	mov	w1, #0x40000               	// #262144
  40e9cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40e9d0:	add	x0, x0, #0x1a0
  40e9d4:	bl	404514 <printf@plt+0x30e4>
  40e9d8:	and	w0, w0, #0xff
  40e9dc:	eor	w0, w0, #0x1
  40e9e0:	and	w0, w0, #0xff
  40e9e4:	cmp	w0, #0x0
  40e9e8:	b.eq	40e9f4 <printf@plt+0xd5c4>  // b.none
  40e9ec:	mov	w0, #0x1                   	// #1
  40e9f0:	b	40e9f8 <printf@plt+0xd5c8>
  40e9f4:	mov	w0, #0x0                   	// #0
  40e9f8:	cmp	w0, #0x0
  40e9fc:	b.eq	40ea0c <printf@plt+0xd5dc>  // b.none
  40ea00:	ldr	x0, [sp, #56]
  40ea04:	ldr	w0, [x0, #56]
  40ea08:	str	w0, [sp, #108]
  40ea0c:	ldr	x1, [sp, #72]
  40ea10:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ea14:	add	x0, x0, #0x2f0
  40ea18:	bl	401430 <printf@plt>
  40ea1c:	ldr	x0, [sp, #56]
  40ea20:	ldr	x2, [x0]
  40ea24:	ldr	x0, [sp, #56]
  40ea28:	ldr	w0, [x0, #8]
  40ea2c:	mov	w1, w0
  40ea30:	mov	x0, x2
  40ea34:	bl	40d2b0 <printf@plt+0xbe80>
  40ea38:	ldr	x0, [sp, #56]
  40ea3c:	ldr	x0, [x0, #48]
  40ea40:	cmp	x0, #0x0
  40ea44:	b.eq	40eafc <printf@plt+0xd6cc>  // b.none
  40ea48:	ldr	x0, [sp, #56]
  40ea4c:	ldr	x0, [x0, #48]
  40ea50:	str	x0, [sp, #80]
  40ea54:	ldr	x0, [sp, #80]
  40ea58:	cmp	x0, #0x0
  40ea5c:	b.eq	40eafc <printf@plt+0xd6cc>  // b.none
  40ea60:	ldr	x0, [sp, #80]
  40ea64:	ldr	w1, [x0, #8]
  40ea68:	ldr	x0, [sp, #56]
  40ea6c:	ldr	w0, [x0, #8]
  40ea70:	cmp	w1, w0
  40ea74:	b.ne	40eaa8 <printf@plt+0xd678>  // b.any
  40ea78:	ldr	x0, [sp, #80]
  40ea7c:	ldr	x3, [x0]
  40ea80:	ldr	x0, [sp, #56]
  40ea84:	ldr	x1, [x0]
  40ea88:	ldr	x0, [sp, #56]
  40ea8c:	ldr	w0, [x0, #8]
  40ea90:	sxtw	x0, w0
  40ea94:	mov	x2, x0
  40ea98:	mov	x0, x3
  40ea9c:	bl	401200 <memcmp@plt>
  40eaa0:	cmp	w0, #0x0
  40eaa4:	b.eq	40eaec <printf@plt+0xd6bc>  // b.none
  40eaa8:	ldr	w0, [sp, #108]
  40eaac:	add	w0, w0, #0x1
  40eab0:	str	w0, [sp, #108]
  40eab4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40eab8:	add	x0, x0, #0x7d8
  40eabc:	bl	4011c0 <puts@plt>
  40eac0:	ldr	x1, [sp, #72]
  40eac4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40eac8:	add	x0, x0, #0x2f0
  40eacc:	bl	401430 <printf@plt>
  40ead0:	ldr	x0, [sp, #80]
  40ead4:	ldr	x2, [x0]
  40ead8:	ldr	x0, [sp, #80]
  40eadc:	ldr	w0, [x0, #8]
  40eae0:	mov	w1, w0
  40eae4:	mov	x0, x2
  40eae8:	bl	40d2b0 <printf@plt+0xbe80>
  40eaec:	ldr	x0, [sp, #80]
  40eaf0:	ldr	x0, [x0, #48]
  40eaf4:	str	x0, [sp, #80]
  40eaf8:	b	40ea54 <printf@plt+0xd624>
  40eafc:	ldr	w0, [sp, #108]
  40eb00:	add	w0, w0, #0x1
  40eb04:	str	w0, [sp, #108]
  40eb08:	b	40eb10 <printf@plt+0xd6e0>
  40eb0c:	nop
  40eb10:	ldr	x0, [sp, #96]
  40eb14:	bl	404f8c <printf@plt+0x3b5c>
  40eb18:	ldr	x0, [x0]
  40eb1c:	str	x0, [sp, #96]
  40eb20:	b	40e910 <printf@plt+0xd4e0>
  40eb24:	ldr	w0, [sp, #108]
  40eb28:	cmp	w0, #0x0
  40eb2c:	b.le	40eb38 <printf@plt+0xd708>
  40eb30:	mov	w0, #0xa                   	// #10
  40eb34:	bl	4012a0 <putchar@plt>
  40eb38:	ldr	x1, [sp, #72]
  40eb3c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40eb40:	add	x0, x0, #0x2b8
  40eb44:	bl	401430 <printf@plt>
  40eb48:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eb4c:	add	x0, x0, #0x1a0
  40eb50:	bl	4046c4 <printf@plt+0x3294>
  40eb54:	mov	x20, x0
  40eb58:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eb5c:	add	x0, x0, #0x658
  40eb60:	ldr	x19, [x0]
  40eb64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eb68:	add	x0, x0, #0x1a0
  40eb6c:	bl	4046c4 <printf@plt+0x3294>
  40eb70:	mov	x4, x0
  40eb74:	mov	x3, x19
  40eb78:	mov	x2, x20
  40eb7c:	ldr	x1, [sp, #72]
  40eb80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40eb84:	add	x0, x0, #0x2f8
  40eb88:	bl	401430 <printf@plt>
  40eb8c:	mov	w1, #0x1000                	// #4096
  40eb90:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eb94:	add	x0, x0, #0x1a0
  40eb98:	bl	404514 <printf@plt+0x30e4>
  40eb9c:	and	w0, w0, #0xff
  40eba0:	cmp	w0, #0x0
  40eba4:	b.eq	40ebb0 <printf@plt+0xd780>  // b.none
  40eba8:	mov	w0, #0xa                   	// #10
  40ebac:	bl	4012a0 <putchar@plt>
  40ebb0:	nop
  40ebb4:	ldp	x19, x20, [sp, #16]
  40ebb8:	ldp	x29, x30, [sp], #112
  40ebbc:	ret
  40ebc0:	stp	x29, x30, [sp, #-64]!
  40ebc4:	mov	x29, sp
  40ebc8:	str	x19, [sp, #16]
  40ebcc:	str	x0, [sp, #56]
  40ebd0:	str	w1, [sp, #52]
  40ebd4:	str	x2, [sp, #40]
  40ebd8:	mov	w1, #0x1                   	// #1
  40ebdc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ebe0:	add	x0, x0, #0x1a0
  40ebe4:	bl	404514 <printf@plt+0x30e4>
  40ebe8:	and	w0, w0, #0xff
  40ebec:	cmp	w0, #0x0
  40ebf0:	b.eq	40ec00 <printf@plt+0xd7d0>  // b.none
  40ebf4:	ldr	x0, [sp, #56]
  40ebf8:	ldr	w0, [x0, #24]
  40ebfc:	bl	40d388 <printf@plt+0xbf58>
  40ec00:	ldr	x1, [sp, #40]
  40ec04:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ec08:	add	x0, x0, #0x2f0
  40ec0c:	bl	401430 <printf@plt>
  40ec10:	mov	w1, #0x1                   	// #1
  40ec14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ec18:	add	x0, x0, #0x1a0
  40ec1c:	bl	404514 <printf@plt+0x30e4>
  40ec20:	and	w0, w0, #0xff
  40ec24:	cmp	w0, #0x0
  40ec28:	b.eq	40ec34 <printf@plt+0xd804>  // b.none
  40ec2c:	mov	w0, #0x7b                  	// #123
  40ec30:	bl	4012a0 <putchar@plt>
  40ec34:	mov	w1, #0x4000                	// #16384
  40ec38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ec3c:	add	x0, x0, #0x1a0
  40ec40:	bl	404514 <printf@plt+0x30e4>
  40ec44:	and	w0, w0, #0xff
  40ec48:	cmp	w0, #0x0
  40ec4c:	b.eq	40ec88 <printf@plt+0xd858>  // b.none
  40ec50:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ec54:	add	x0, x0, #0x1a0
  40ec58:	bl	4046c4 <printf@plt+0x3294>
  40ec5c:	mov	x19, x0
  40ec60:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ec64:	add	x0, x0, #0x1a0
  40ec68:	bl	4046c4 <printf@plt+0x3294>
  40ec6c:	ldr	w3, [sp, #52]
  40ec70:	mov	x2, x0
  40ec74:	mov	x1, x19
  40ec78:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ec7c:	add	x0, x0, #0x320
  40ec80:	bl	401430 <printf@plt>
  40ec84:	b	40eca4 <printf@plt+0xd874>
  40ec88:	ldr	x0, [sp, #56]
  40ec8c:	ldr	x2, [x0]
  40ec90:	ldr	x0, [sp, #56]
  40ec94:	ldr	w0, [x0, #8]
  40ec98:	mov	w1, w0
  40ec9c:	mov	x0, x2
  40eca0:	bl	40d2b0 <printf@plt+0xbe80>
  40eca4:	mov	w1, #0x1                   	// #1
  40eca8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ecac:	add	x0, x0, #0x1a0
  40ecb0:	bl	404514 <printf@plt+0x30e4>
  40ecb4:	and	w0, w0, #0xff
  40ecb8:	cmp	w0, #0x0
  40ecbc:	b.eq	40ecf4 <printf@plt+0xd8c4>  // b.none
  40ecc0:	ldr	x0, [sp, #56]
  40ecc4:	ldr	x0, [x0, #16]
  40ecc8:	ldrb	w0, [x0]
  40eccc:	cmp	w0, #0x0
  40ecd0:	b.eq	40ecec <printf@plt+0xd8bc>  // b.none
  40ecd4:	ldr	x0, [sp, #56]
  40ecd8:	ldr	x0, [x0, #16]
  40ecdc:	mov	x1, x0
  40ece0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ece4:	add	x0, x0, #0x350
  40ece8:	bl	401430 <printf@plt>
  40ecec:	mov	w0, #0x7d                  	// #125
  40ecf0:	bl	4012a0 <putchar@plt>
  40ecf4:	mov	w1, #0x200000              	// #2097152
  40ecf8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ecfc:	add	x0, x0, #0x1a0
  40ed00:	bl	404514 <printf@plt+0x30e4>
  40ed04:	and	w0, w0, #0xff
  40ed08:	cmp	w0, #0x0
  40ed0c:	b.eq	40ed30 <printf@plt+0xd900>  // b.none
  40ed10:	ldr	x0, [sp, #56]
  40ed14:	ldr	w1, [x0, #56]
  40ed18:	ldr	x0, [sp, #56]
  40ed1c:	ldr	w0, [x0, #60]
  40ed20:	mov	w2, w0
  40ed24:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ed28:	add	x0, x0, #0x358
  40ed2c:	bl	401430 <printf@plt>
  40ed30:	nop
  40ed34:	ldr	x19, [sp, #16]
  40ed38:	ldp	x29, x30, [sp], #64
  40ed3c:	ret
  40ed40:	stp	x29, x30, [sp, #-64]!
  40ed44:	mov	x29, sp
  40ed48:	str	x19, [sp, #16]
  40ed4c:	str	w0, [sp, #44]
  40ed50:	str	x1, [sp, #32]
  40ed54:	mov	w1, #0x1                   	// #1
  40ed58:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ed5c:	add	x0, x0, #0x1a0
  40ed60:	bl	404514 <printf@plt+0x30e4>
  40ed64:	and	w0, w0, #0xff
  40ed68:	cmp	w0, #0x0
  40ed6c:	b.eq	40edf4 <printf@plt+0xd9c4>  // b.none
  40ed70:	mov	w1, #0x4000                	// #16384
  40ed74:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ed78:	add	x0, x0, #0x1a0
  40ed7c:	bl	404514 <printf@plt+0x30e4>
  40ed80:	and	w0, w0, #0xff
  40ed84:	cmp	w0, #0x0
  40ed88:	b.eq	40ed94 <printf@plt+0xd964>  // b.none
  40ed8c:	mov	x19, #0x6                   	// #6
  40ed90:	b	40edbc <printf@plt+0xd98c>
  40ed94:	mov	w1, #0x2000                	// #8192
  40ed98:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ed9c:	add	x0, x0, #0x1a0
  40eda0:	bl	404514 <printf@plt+0x30e4>
  40eda4:	and	w0, w0, #0xff
  40eda8:	cmp	w0, #0x0
  40edac:	b.eq	40edb8 <printf@plt+0xd988>  // b.none
  40edb0:	mov	x19, #0xc                   	// #12
  40edb4:	b	40edbc <printf@plt+0xd98c>
  40edb8:	mov	x19, #0x6                   	// #6
  40edbc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40edc0:	add	x0, x0, #0x1a0
  40edc4:	bl	40464c <printf@plt+0x321c>
  40edc8:	bl	4011d0 <strlen@plt>
  40edcc:	add	x0, x19, x0
  40edd0:	mov	x1, #0x3a                  	// #58
  40edd4:	udiv	x0, x1, x0
  40edd8:	str	w0, [sp, #60]
  40eddc:	ldr	w0, [sp, #60]
  40ede0:	cmp	w0, #0x0
  40ede4:	b.ne	40ee44 <printf@plt+0xda14>  // b.any
  40ede8:	mov	w0, #0x1                   	// #1
  40edec:	str	w0, [sp, #60]
  40edf0:	b	40ee44 <printf@plt+0xda14>
  40edf4:	mov	w1, #0x4000                	// #16384
  40edf8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40edfc:	add	x0, x0, #0x1a0
  40ee00:	bl	404514 <printf@plt+0x30e4>
  40ee04:	and	w0, w0, #0xff
  40ee08:	cmp	w0, #0x0
  40ee0c:	b.eq	40ee18 <printf@plt+0xd9e8>  // b.none
  40ee10:	mov	w0, #0x9                   	// #9
  40ee14:	b	40ee40 <printf@plt+0xda10>
  40ee18:	mov	w1, #0x2000                	// #8192
  40ee1c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ee20:	add	x0, x0, #0x1a0
  40ee24:	bl	404514 <printf@plt+0x30e4>
  40ee28:	and	w0, w0, #0xff
  40ee2c:	cmp	w0, #0x0
  40ee30:	b.eq	40ee3c <printf@plt+0xda0c>  // b.none
  40ee34:	mov	w0, #0x4                   	// #4
  40ee38:	b	40ee40 <printf@plt+0xda10>
  40ee3c:	mov	w0, #0x9                   	// #9
  40ee40:	str	w0, [sp, #60]
  40ee44:	str	wzr, [sp, #56]
  40ee48:	str	wzr, [sp, #52]
  40ee4c:	ldr	w1, [sp, #52]
  40ee50:	ldr	w0, [sp, #44]
  40ee54:	cmp	w1, w0
  40ee58:	b.ge	40ef9c <printf@plt+0xdb6c>  // b.tcont
  40ee5c:	ldr	w0, [sp, #56]
  40ee60:	ldr	w1, [sp, #60]
  40ee64:	sdiv	w2, w0, w1
  40ee68:	ldr	w1, [sp, #60]
  40ee6c:	mul	w1, w2, w1
  40ee70:	sub	w0, w0, w1
  40ee74:	cmp	w0, #0x0
  40ee78:	b.ne	40eea8 <printf@plt+0xda78>  // b.any
  40ee7c:	ldr	w0, [sp, #52]
  40ee80:	cmp	w0, #0x0
  40ee84:	b.le	40ee94 <printf@plt+0xda64>
  40ee88:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ee8c:	add	x0, x0, #0x7d8
  40ee90:	bl	4011c0 <puts@plt>
  40ee94:	ldr	x1, [sp, #32]
  40ee98:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ee9c:	add	x0, x0, #0x2f0
  40eea0:	bl	401430 <printf@plt>
  40eea4:	b	40eec0 <printf@plt+0xda90>
  40eea8:	ldr	w0, [sp, #52]
  40eeac:	cmp	w0, #0x0
  40eeb0:	b.le	40eec0 <printf@plt+0xda90>
  40eeb4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40eeb8:	add	x0, x0, #0xf18
  40eebc:	bl	401430 <printf@plt>
  40eec0:	mov	w1, #0x1                   	// #1
  40eec4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eec8:	add	x0, x0, #0x1a0
  40eecc:	bl	404514 <printf@plt+0x30e4>
  40eed0:	and	w0, w0, #0xff
  40eed4:	cmp	w0, #0x0
  40eed8:	b.eq	40eee4 <printf@plt+0xdab4>  // b.none
  40eedc:	mov	w0, #0x7b                  	// #123
  40eee0:	bl	4012a0 <putchar@plt>
  40eee4:	mov	w1, #0x4000                	// #16384
  40eee8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eeec:	add	x0, x0, #0x1a0
  40eef0:	bl	404514 <printf@plt+0x30e4>
  40eef4:	and	w0, w0, #0xff
  40eef8:	cmp	w0, #0x0
  40eefc:	b.eq	40ef10 <printf@plt+0xdae0>  // b.none
  40ef00:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ef04:	add	x0, x0, #0x380
  40ef08:	bl	401430 <printf@plt>
  40ef0c:	b	40ef48 <printf@plt+0xdb18>
  40ef10:	mov	w1, #0x2000                	// #8192
  40ef14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ef18:	add	x0, x0, #0x1a0
  40ef1c:	bl	404514 <printf@plt+0x30e4>
  40ef20:	and	w0, w0, #0xff
  40ef24:	cmp	w0, #0x0
  40ef28:	b.eq	40ef3c <printf@plt+0xdb0c>  // b.none
  40ef2c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ef30:	add	x0, x0, #0x388
  40ef34:	bl	401430 <printf@plt>
  40ef38:	b	40ef48 <printf@plt+0xdb18>
  40ef3c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ef40:	add	x0, x0, #0x398
  40ef44:	bl	401430 <printf@plt>
  40ef48:	mov	w1, #0x1                   	// #1
  40ef4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ef50:	add	x0, x0, #0x1a0
  40ef54:	bl	404514 <printf@plt+0x30e4>
  40ef58:	and	w0, w0, #0xff
  40ef5c:	cmp	w0, #0x0
  40ef60:	b.eq	40ef80 <printf@plt+0xdb50>  // b.none
  40ef64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ef68:	add	x0, x0, #0x1a0
  40ef6c:	bl	40464c <printf@plt+0x321c>
  40ef70:	mov	x1, x0
  40ef74:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ef78:	add	x0, x0, #0x3a0
  40ef7c:	bl	401430 <printf@plt>
  40ef80:	ldr	w0, [sp, #56]
  40ef84:	add	w0, w0, #0x1
  40ef88:	str	w0, [sp, #56]
  40ef8c:	ldr	w0, [sp, #52]
  40ef90:	add	w0, w0, #0x1
  40ef94:	str	w0, [sp, #52]
  40ef98:	b	40ee4c <printf@plt+0xda1c>
  40ef9c:	nop
  40efa0:	ldr	x19, [sp, #16]
  40efa4:	ldp	x29, x30, [sp], #64
  40efa8:	ret
  40efac:	stp	x29, x30, [sp, #-80]!
  40efb0:	mov	x29, sp
  40efb4:	str	x0, [sp, #24]
  40efb8:	mov	w1, #0x1000                	// #4096
  40efbc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40efc0:	add	x0, x0, #0x1a0
  40efc4:	bl	404514 <printf@plt+0x30e4>
  40efc8:	and	w0, w0, #0xff
  40efcc:	cmp	w0, #0x0
  40efd0:	b.eq	40efe0 <printf@plt+0xdbb0>  // b.none
  40efd4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40efd8:	add	x0, x0, #0x9b8
  40efdc:	b	40efe8 <printf@plt+0xdbb8>
  40efe0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40efe4:	add	x0, x0, #0x230
  40efe8:	str	x0, [sp, #48]
  40efec:	ldr	x1, [sp, #48]
  40eff0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40eff4:	add	x0, x0, #0x3a8
  40eff8:	bl	401430 <printf@plt>
  40effc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f000:	add	x0, x0, #0x660
  40f004:	ldr	x2, [x0]
  40f008:	ldr	x0, [sp, #24]
  40f00c:	ldr	x0, [x0, #40]
  40f010:	mov	x1, x0
  40f014:	mov	x0, x2
  40f018:	bl	40d3e8 <printf@plt+0xbfb8>
  40f01c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f020:	add	x0, x0, #0x1a0
  40f024:	bl	404694 <printf@plt+0x3264>
  40f028:	ldr	x2, [sp, #48]
  40f02c:	mov	x1, x0
  40f030:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f034:	add	x0, x0, #0x3b8
  40f038:	bl	401430 <printf@plt>
  40f03c:	ldr	x0, [sp, #24]
  40f040:	ldr	x0, [x0]
  40f044:	str	x0, [sp, #64]
  40f048:	str	wzr, [sp, #76]
  40f04c:	ldr	x0, [sp, #64]
  40f050:	cmp	x0, #0x0
  40f054:	b.eq	40f290 <printf@plt+0xde60>  // b.none
  40f058:	ldr	x0, [sp, #64]
  40f05c:	bl	404f74 <printf@plt+0x3b44>
  40f060:	str	x0, [sp, #40]
  40f064:	mov	w1, #0x8000                	// #32768
  40f068:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f06c:	add	x0, x0, #0x1a0
  40f070:	bl	404514 <printf@plt+0x30e4>
  40f074:	and	w0, w0, #0xff
  40f078:	cmp	w0, #0x0
  40f07c:	b.eq	40f0bc <printf@plt+0xdc8c>  // b.none
  40f080:	mov	w1, #0x1                   	// #1
  40f084:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f088:	add	x0, x0, #0x1a0
  40f08c:	bl	404514 <printf@plt+0x30e4>
  40f090:	and	w0, w0, #0xff
  40f094:	eor	w0, w0, #0x1
  40f098:	and	w0, w0, #0xff
  40f09c:	cmp	w0, #0x0
  40f0a0:	b.eq	40f0bc <printf@plt+0xdc8c>  // b.none
  40f0a4:	ldr	x0, [sp, #40]
  40f0a8:	ldr	x0, [x0, #48]
  40f0ac:	cmp	x0, #0x0
  40f0b0:	b.ne	40f0bc <printf@plt+0xdc8c>  // b.any
  40f0b4:	mov	w0, #0x1                   	// #1
  40f0b8:	b	40f0c0 <printf@plt+0xdc90>
  40f0bc:	mov	w0, #0x0                   	// #0
  40f0c0:	cmp	w0, #0x0
  40f0c4:	b.ne	40f278 <printf@plt+0xde48>  // b.any
  40f0c8:	ldr	w0, [sp, #76]
  40f0cc:	cmp	w0, #0x0
  40f0d0:	b.le	40f0e0 <printf@plt+0xdcb0>
  40f0d4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40f0d8:	add	x0, x0, #0x7d8
  40f0dc:	bl	4011c0 <puts@plt>
  40f0e0:	ldr	x0, [sp, #40]
  40f0e4:	ldr	w0, [x0, #56]
  40f0e8:	ldr	w1, [sp, #76]
  40f0ec:	cmp	w1, w0
  40f0f0:	b.ge	40f144 <printf@plt+0xdd14>  // b.tcont
  40f0f4:	mov	w1, #0x8000                	// #32768
  40f0f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f0fc:	add	x0, x0, #0x1a0
  40f100:	bl	404514 <printf@plt+0x30e4>
  40f104:	and	w0, w0, #0xff
  40f108:	eor	w0, w0, #0x1
  40f10c:	and	w0, w0, #0xff
  40f110:	cmp	w0, #0x0
  40f114:	b.eq	40f144 <printf@plt+0xdd14>  // b.none
  40f118:	mov	w1, #0x40000               	// #262144
  40f11c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f120:	add	x0, x0, #0x1a0
  40f124:	bl	404514 <printf@plt+0x30e4>
  40f128:	and	w0, w0, #0xff
  40f12c:	eor	w0, w0, #0x1
  40f130:	and	w0, w0, #0xff
  40f134:	cmp	w0, #0x0
  40f138:	b.eq	40f144 <printf@plt+0xdd14>  // b.none
  40f13c:	mov	w0, #0x1                   	// #1
  40f140:	b	40f148 <printf@plt+0xdd18>
  40f144:	mov	w0, #0x0                   	// #0
  40f148:	cmp	w0, #0x0
  40f14c:	b.eq	40f180 <printf@plt+0xdd50>  // b.none
  40f150:	ldr	x0, [sp, #40]
  40f154:	ldr	w1, [x0, #56]
  40f158:	ldr	w0, [sp, #76]
  40f15c:	sub	w0, w1, w0
  40f160:	ldr	x1, [sp, #48]
  40f164:	bl	40ed40 <printf@plt+0xd910>
  40f168:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40f16c:	add	x0, x0, #0x7d8
  40f170:	bl	4011c0 <puts@plt>
  40f174:	ldr	x0, [sp, #40]
  40f178:	ldr	w0, [x0, #56]
  40f17c:	str	w0, [sp, #76]
  40f180:	ldr	x0, [sp, #40]
  40f184:	ldr	w1, [sp, #76]
  40f188:	str	w1, [x0, #60]
  40f18c:	ldr	x2, [sp, #48]
  40f190:	ldr	w1, [sp, #76]
  40f194:	ldr	x0, [sp, #40]
  40f198:	bl	40ebc0 <printf@plt+0xd790>
  40f19c:	ldr	x0, [sp, #40]
  40f1a0:	ldr	x0, [x0, #48]
  40f1a4:	cmp	x0, #0x0
  40f1a8:	b.eq	40f268 <printf@plt+0xde38>  // b.none
  40f1ac:	ldr	x0, [sp, #40]
  40f1b0:	ldr	x0, [x0, #48]
  40f1b4:	str	x0, [sp, #56]
  40f1b8:	ldr	x0, [sp, #56]
  40f1bc:	cmp	x0, #0x0
  40f1c0:	b.eq	40f268 <printf@plt+0xde38>  // b.none
  40f1c4:	ldr	w0, [sp, #76]
  40f1c8:	add	w0, w0, #0x1
  40f1cc:	str	w0, [sp, #76]
  40f1d0:	ldr	x0, [sp, #56]
  40f1d4:	ldr	w1, [sp, #76]
  40f1d8:	str	w1, [x0, #60]
  40f1dc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40f1e0:	add	x0, x0, #0x7d8
  40f1e4:	bl	4011c0 <puts@plt>
  40f1e8:	ldr	x0, [sp, #56]
  40f1ec:	ldr	w1, [x0, #8]
  40f1f0:	ldr	x0, [sp, #40]
  40f1f4:	ldr	w0, [x0, #8]
  40f1f8:	cmp	w1, w0
  40f1fc:	b.ne	40f23c <printf@plt+0xde0c>  // b.any
  40f200:	ldr	x0, [sp, #56]
  40f204:	ldr	x3, [x0]
  40f208:	ldr	x0, [sp, #40]
  40f20c:	ldr	x1, [x0]
  40f210:	ldr	x0, [sp, #40]
  40f214:	ldr	w0, [x0, #8]
  40f218:	sxtw	x0, w0
  40f21c:	mov	x2, x0
  40f220:	mov	x0, x3
  40f224:	bl	401200 <memcmp@plt>
  40f228:	cmp	w0, #0x0
  40f22c:	b.ne	40f23c <printf@plt+0xde0c>  // b.any
  40f230:	ldr	x0, [sp, #40]
  40f234:	ldr	w0, [x0, #60]
  40f238:	b	40f244 <printf@plt+0xde14>
  40f23c:	ldr	x0, [sp, #56]
  40f240:	ldr	w0, [x0, #60]
  40f244:	str	w0, [sp, #36]
  40f248:	ldr	x2, [sp, #48]
  40f24c:	ldr	w1, [sp, #36]
  40f250:	ldr	x0, [sp, #56]
  40f254:	bl	40ebc0 <printf@plt+0xd790>
  40f258:	ldr	x0, [sp, #56]
  40f25c:	ldr	x0, [x0, #48]
  40f260:	str	x0, [sp, #56]
  40f264:	b	40f1b8 <printf@plt+0xdd88>
  40f268:	ldr	w0, [sp, #76]
  40f26c:	add	w0, w0, #0x1
  40f270:	str	w0, [sp, #76]
  40f274:	b	40f27c <printf@plt+0xde4c>
  40f278:	nop
  40f27c:	ldr	x0, [sp, #64]
  40f280:	bl	404f8c <printf@plt+0x3b5c>
  40f284:	ldr	x0, [x0]
  40f288:	str	x0, [sp, #64]
  40f28c:	b	40f04c <printf@plt+0xdc1c>
  40f290:	ldr	w0, [sp, #76]
  40f294:	cmp	w0, #0x0
  40f298:	b.le	40f2a4 <printf@plt+0xde74>
  40f29c:	mov	w0, #0xa                   	// #10
  40f2a0:	bl	4012a0 <putchar@plt>
  40f2a4:	ldr	x1, [sp, #48]
  40f2a8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40f2ac:	add	x0, x0, #0x7f0
  40f2b0:	bl	401430 <printf@plt>
  40f2b4:	nop
  40f2b8:	ldp	x29, x30, [sp], #80
  40f2bc:	ret
  40f2c0:	stp	x29, x30, [sp, #-192]!
  40f2c4:	mov	x29, sp
  40f2c8:	stp	x19, x20, [sp, #16]
  40f2cc:	str	x21, [sp, #32]
  40f2d0:	str	x0, [sp, #56]
  40f2d4:	mov	w1, #0x40000               	// #262144
  40f2d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f2dc:	add	x0, x0, #0x1a0
  40f2e0:	bl	404514 <printf@plt+0x30e4>
  40f2e4:	and	w0, w0, #0xff
  40f2e8:	cmp	w0, #0x0
  40f2ec:	b.eq	40fb24 <printf@plt+0xe6f4>  // b.none
  40f2f0:	mov	w0, #0xffffffff            	// #-1
  40f2f4:	str	w0, [sp, #112]
  40f2f8:	ldr	x0, [sp, #56]
  40f2fc:	ldr	w0, [x0, #1152]
  40f300:	sxtw	x1, w0
  40f304:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40f308:	movk	x0, #0xaaa, lsl #48
  40f30c:	cmp	x1, x0
  40f310:	b.hi	40f368 <printf@plt+0xdf38>  // b.pmore
  40f314:	ldr	x0, [sp, #56]
  40f318:	ldr	w0, [x0, #1152]
  40f31c:	sxtw	x1, w0
  40f320:	mov	x0, x1
  40f324:	lsl	x0, x0, #1
  40f328:	add	x0, x0, x1
  40f32c:	lsl	x0, x0, #2
  40f330:	bl	4011a0 <_Znam@plt>
  40f334:	str	x0, [sp, #104]
  40f338:	ldr	x0, [sp, #56]
  40f33c:	ldr	w0, [x0, #1160]
  40f340:	add	w1, w0, #0x1
  40f344:	ldr	x0, [sp, #56]
  40f348:	ldr	w0, [x0, #1152]
  40f34c:	lsl	w0, w0, #1
  40f350:	add	w0, w1, w0
  40f354:	sxtw	x1, w0
  40f358:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  40f35c:	cmp	x1, x0
  40f360:	b.hi	40f3e4 <printf@plt+0xdfb4>  // b.pmore
  40f364:	b	40f36c <printf@plt+0xdf3c>
  40f368:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40f36c:	ldr	x0, [sp, #56]
  40f370:	ldr	w0, [x0, #1160]
  40f374:	add	w1, w0, #0x1
  40f378:	ldr	x0, [sp, #56]
  40f37c:	ldr	w0, [x0, #1152]
  40f380:	lsl	w0, w0, #1
  40f384:	add	w0, w1, w0
  40f388:	sxtw	x0, w0
  40f38c:	lsl	x0, x0, #2
  40f390:	bl	4011a0 <_Znam@plt>
  40f394:	str	x0, [sp, #96]
  40f398:	ldr	x0, [sp, #56]
  40f39c:	ldr	w0, [x0, #1160]
  40f3a0:	add	w0, w0, #0x1
  40f3a4:	str	w0, [sp, #188]
  40f3a8:	ldr	x0, [sp, #104]
  40f3ac:	str	x0, [sp, #176]
  40f3b0:	ldr	x0, [sp, #56]
  40f3b4:	ldr	w0, [x0, #1160]
  40f3b8:	add	w1, w0, #0x1
  40f3bc:	ldr	x0, [sp, #56]
  40f3c0:	ldr	w0, [x0, #1152]
  40f3c4:	lsl	w0, w0, #1
  40f3c8:	add	w0, w1, w0
  40f3cc:	sxtw	x0, w0
  40f3d0:	lsl	x0, x0, #2
  40f3d4:	ldr	x1, [sp, #96]
  40f3d8:	add	x0, x1, x0
  40f3dc:	str	x0, [sp, #168]
  40f3e0:	b	40f3e8 <printf@plt+0xdfb8>
  40f3e4:	bl	401370 <__cxa_throw_bad_array_new_length@plt>
  40f3e8:	ldr	x1, [sp, #168]
  40f3ec:	ldr	x0, [sp, #96]
  40f3f0:	cmp	x1, x0
  40f3f4:	b.ls	40f414 <printf@plt+0xdfe4>  // b.plast
  40f3f8:	ldr	x0, [sp, #168]
  40f3fc:	sub	x0, x0, #0x4
  40f400:	str	x0, [sp, #168]
  40f404:	ldr	x0, [sp, #168]
  40f408:	mov	w1, #0xffffffff            	// #-1
  40f40c:	str	w1, [x0]
  40f410:	b	40f3e8 <printf@plt+0xdfb8>
  40f414:	ldr	x0, [sp, #56]
  40f418:	ldr	x0, [x0]
  40f41c:	str	x0, [sp, #160]
  40f420:	ldr	x0, [sp, #160]
  40f424:	cmp	x0, #0x0
  40f428:	b.eq	40f600 <printf@plt+0xe1d0>  // b.none
  40f42c:	ldr	x0, [sp, #160]
  40f430:	bl	404f74 <printf@plt+0x3b44>
  40f434:	ldr	w0, [x0, #56]
  40f438:	str	w0, [sp, #92]
  40f43c:	ldr	x0, [sp, #160]
  40f440:	bl	404f74 <printf@plt+0x3b44>
  40f444:	mov	x2, x0
  40f448:	ldrsw	x0, [sp, #92]
  40f44c:	lsl	x0, x0, #2
  40f450:	ldr	x1, [sp, #96]
  40f454:	add	x0, x1, x0
  40f458:	ldr	w1, [x2, #60]
  40f45c:	str	w1, [x0]
  40f460:	mov	w1, #0x200000              	// #2097152
  40f464:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f468:	add	x0, x0, #0x1a0
  40f46c:	bl	404514 <printf@plt+0x30e4>
  40f470:	and	w0, w0, #0xff
  40f474:	cmp	w0, #0x0
  40f478:	b.eq	40f4c8 <printf@plt+0xe098>  // b.none
  40f47c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f480:	add	x0, x0, #0x190
  40f484:	ldr	x19, [x0]
  40f488:	ldr	x0, [sp, #160]
  40f48c:	bl	404f74 <printf@plt+0x3b44>
  40f490:	ldr	w20, [x0, #8]
  40f494:	ldr	x0, [sp, #160]
  40f498:	bl	404f74 <printf@plt+0x3b44>
  40f49c:	ldr	x21, [x0]
  40f4a0:	ldr	x0, [sp, #160]
  40f4a4:	bl	404f74 <printf@plt+0x3b44>
  40f4a8:	ldr	w0, [x0, #60]
  40f4ac:	mov	w4, w0
  40f4b0:	mov	x3, x21
  40f4b4:	mov	w2, w20
  40f4b8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f4bc:	add	x1, x0, #0x3c8
  40f4c0:	mov	x0, x19
  40f4c4:	bl	4011e0 <fprintf@plt>
  40f4c8:	ldr	x0, [sp, #160]
  40f4cc:	bl	404f74 <printf@plt+0x3b44>
  40f4d0:	ldr	x0, [x0, #48]
  40f4d4:	cmp	x0, #0x0
  40f4d8:	cset	w0, ne  // ne = any
  40f4dc:	and	w0, w0, #0xff
  40f4e0:	cmp	w0, #0x0
  40f4e4:	b.eq	40f5ec <printf@plt+0xe1bc>  // b.none
  40f4e8:	ldr	x0, [sp, #176]
  40f4ec:	ldr	w1, [sp, #92]
  40f4f0:	str	w1, [x0]
  40f4f4:	ldr	x0, [sp, #160]
  40f4f8:	bl	404f74 <printf@plt+0x3b44>
  40f4fc:	ldr	w1, [x0, #60]
  40f500:	ldr	x0, [sp, #176]
  40f504:	str	w1, [x0, #4]
  40f508:	ldr	x0, [sp, #176]
  40f50c:	mov	w1, #0x1                   	// #1
  40f510:	str	w1, [x0, #8]
  40f514:	ldr	x0, [sp, #160]
  40f518:	bl	404f74 <printf@plt+0x3b44>
  40f51c:	ldr	x0, [x0, #48]
  40f520:	str	x0, [sp, #152]
  40f524:	ldr	x0, [sp, #152]
  40f528:	cmp	x0, #0x0
  40f52c:	b.eq	40f5b0 <printf@plt+0xe180>  // b.none
  40f530:	ldr	x0, [sp, #176]
  40f534:	ldr	w0, [x0, #8]
  40f538:	add	w1, w0, #0x1
  40f53c:	ldr	x0, [sp, #176]
  40f540:	str	w1, [x0, #8]
  40f544:	mov	w1, #0x200000              	// #2097152
  40f548:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f54c:	add	x0, x0, #0x1a0
  40f550:	bl	404514 <printf@plt+0x30e4>
  40f554:	and	w0, w0, #0xff
  40f558:	cmp	w0, #0x0
  40f55c:	b.eq	40f5a0 <printf@plt+0xe170>  // b.none
  40f560:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f564:	add	x0, x0, #0x190
  40f568:	ldr	x5, [x0]
  40f56c:	ldr	x0, [sp, #152]
  40f570:	ldr	w1, [x0, #8]
  40f574:	ldr	x0, [sp, #152]
  40f578:	ldr	x2, [x0]
  40f57c:	ldr	x0, [sp, #152]
  40f580:	ldr	w0, [x0, #60]
  40f584:	mov	w4, w0
  40f588:	mov	x3, x2
  40f58c:	mov	w2, w1
  40f590:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f594:	add	x1, x0, #0x3e8
  40f598:	mov	x0, x5
  40f59c:	bl	4011e0 <fprintf@plt>
  40f5a0:	ldr	x0, [sp, #152]
  40f5a4:	ldr	x0, [x0, #48]
  40f5a8:	str	x0, [sp, #152]
  40f5ac:	b	40f524 <printf@plt+0xe0f4>
  40f5b0:	ldr	x0, [sp, #176]
  40f5b4:	ldr	w0, [x0, #8]
  40f5b8:	cmp	w0, #0x1
  40f5bc:	b.gt	40f5e0 <printf@plt+0xe1b0>
  40f5c0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f5c4:	add	x3, x0, #0x418
  40f5c8:	mov	w2, #0x558                 	// #1368
  40f5cc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f5d0:	add	x1, x0, #0x448
  40f5d4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f5d8:	add	x0, x0, #0x458
  40f5dc:	bl	401210 <__assert_fail@plt>
  40f5e0:	ldr	x0, [sp, #176]
  40f5e4:	add	x0, x0, #0xc
  40f5e8:	str	x0, [sp, #176]
  40f5ec:	ldr	x0, [sp, #160]
  40f5f0:	bl	404f8c <printf@plt+0x3b5c>
  40f5f4:	ldr	x0, [x0]
  40f5f8:	str	x0, [sp, #160]
  40f5fc:	b	40f420 <printf@plt+0xdff0>
  40f600:	ldr	x1, [sp, #176]
  40f604:	ldr	x0, [sp, #104]
  40f608:	cmp	x1, x0
  40f60c:	b.ls	40f860 <printf@plt+0xe430>  // b.plast
  40f610:	ldr	x0, [sp, #176]
  40f614:	sub	x0, x0, #0xc
  40f618:	str	x0, [sp, #176]
  40f61c:	mov	w1, #0x200000              	// #2097152
  40f620:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f624:	add	x0, x0, #0x1a0
  40f628:	bl	404514 <printf@plt+0x30e4>
  40f62c:	and	w0, w0, #0xff
  40f630:	cmp	w0, #0x0
  40f634:	b.eq	40f69c <printf@plt+0xe26c>  // b.none
  40f638:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f63c:	add	x0, x0, #0x190
  40f640:	ldr	x6, [x0]
  40f644:	ldr	x1, [sp, #176]
  40f648:	ldr	x0, [sp, #104]
  40f64c:	sub	x0, x1, x0
  40f650:	asr	x1, x0, #2
  40f654:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40f658:	movk	x0, #0xaaab
  40f65c:	mul	x0, x1, x0
  40f660:	mov	x7, x0
  40f664:	ldr	x0, [sp, #176]
  40f668:	ldr	w1, [x0]
  40f66c:	ldr	x0, [sp, #176]
  40f670:	ldr	w2, [x0, #4]
  40f674:	ldr	x0, [sp, #176]
  40f678:	ldr	w0, [x0, #8]
  40f67c:	mov	w5, w0
  40f680:	mov	w4, w2
  40f684:	mov	w3, w1
  40f688:	mov	x2, x7
  40f68c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f690:	add	x1, x0, #0x470
  40f694:	mov	x0, x6
  40f698:	bl	4011e0 <fprintf@plt>
  40f69c:	ldr	x0, [sp, #176]
  40f6a0:	ldr	w0, [x0]
  40f6a4:	str	w0, [sp, #148]
  40f6a8:	ldr	w0, [sp, #188]
  40f6ac:	sub	w0, w0, #0x1
  40f6b0:	ldr	w1, [sp, #148]
  40f6b4:	cmp	w1, w0
  40f6b8:	b.ge	40f708 <printf@plt+0xe2d8>  // b.tcont
  40f6bc:	ldrsw	x0, [sp, #148]
  40f6c0:	lsl	x0, x0, #2
  40f6c4:	ldr	x1, [sp, #96]
  40f6c8:	add	x0, x1, x0
  40f6cc:	ldr	w0, [x0]
  40f6d0:	cmn	w0, #0x1
  40f6d4:	b.ne	40f6f8 <printf@plt+0xe2c8>  // b.any
  40f6d8:	ldrsw	x0, [sp, #148]
  40f6dc:	add	x0, x0, #0x1
  40f6e0:	lsl	x0, x0, #2
  40f6e4:	ldr	x1, [sp, #96]
  40f6e8:	add	x0, x1, x0
  40f6ec:	ldr	w0, [x0]
  40f6f0:	cmn	w0, #0x1
  40f6f4:	b.eq	40f788 <printf@plt+0xe358>  // b.none
  40f6f8:	ldr	w0, [sp, #148]
  40f6fc:	add	w0, w0, #0x1
  40f700:	str	w0, [sp, #148]
  40f704:	b	40f6a8 <printf@plt+0xe278>
  40f708:	ldr	x0, [sp, #176]
  40f70c:	ldr	w0, [x0]
  40f710:	sub	w0, w0, #0x1
  40f714:	str	w0, [sp, #148]
  40f718:	ldr	w0, [sp, #148]
  40f71c:	cmp	w0, #0x0
  40f720:	b.lt	40f770 <printf@plt+0xe340>  // b.tstop
  40f724:	ldrsw	x0, [sp, #148]
  40f728:	lsl	x0, x0, #2
  40f72c:	ldr	x1, [sp, #96]
  40f730:	add	x0, x1, x0
  40f734:	ldr	w0, [x0]
  40f738:	cmn	w0, #0x1
  40f73c:	b.ne	40f760 <printf@plt+0xe330>  // b.any
  40f740:	ldrsw	x0, [sp, #148]
  40f744:	add	x0, x0, #0x1
  40f748:	lsl	x0, x0, #2
  40f74c:	ldr	x1, [sp, #96]
  40f750:	add	x0, x1, x0
  40f754:	ldr	w0, [x0]
  40f758:	cmn	w0, #0x1
  40f75c:	b.eq	40f790 <printf@plt+0xe360>  // b.none
  40f760:	ldr	w0, [sp, #148]
  40f764:	sub	w0, w0, #0x1
  40f768:	str	w0, [sp, #148]
  40f76c:	b	40f718 <printf@plt+0xe2e8>
  40f770:	ldr	w0, [sp, #188]
  40f774:	str	w0, [sp, #148]
  40f778:	ldr	w0, [sp, #188]
  40f77c:	add	w0, w0, #0x2
  40f780:	str	w0, [sp, #188]
  40f784:	b	40f794 <printf@plt+0xe364>
  40f788:	nop
  40f78c:	b	40f794 <printf@plt+0xe364>
  40f790:	nop
  40f794:	ldr	x0, [sp, #176]
  40f798:	ldr	w0, [x0]
  40f79c:	sxtw	x0, w0
  40f7a0:	lsl	x0, x0, #2
  40f7a4:	ldr	x1, [sp, #96]
  40f7a8:	add	x0, x1, x0
  40f7ac:	ldr	w1, [x0]
  40f7b0:	ldr	x0, [sp, #176]
  40f7b4:	ldr	w0, [x0, #4]
  40f7b8:	cmp	w1, w0
  40f7bc:	b.eq	40f7e0 <printf@plt+0xe3b0>  // b.none
  40f7c0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f7c4:	add	x3, x0, #0x418
  40f7c8:	mov	w2, #0x579                 	// #1401
  40f7cc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f7d0:	add	x1, x0, #0x448
  40f7d4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f7d8:	add	x0, x0, #0x4a8
  40f7dc:	bl	401210 <__assert_fail@plt>
  40f7e0:	ldr	x0, [sp, #56]
  40f7e4:	ldr	w0, [x0, #96]
  40f7e8:	mvn	w2, w0
  40f7ec:	ldr	x0, [sp, #176]
  40f7f0:	ldr	w0, [x0]
  40f7f4:	sxtw	x0, w0
  40f7f8:	lsl	x0, x0, #2
  40f7fc:	ldr	x1, [sp, #96]
  40f800:	add	x0, x1, x0
  40f804:	ldr	w1, [sp, #148]
  40f808:	sub	w1, w2, w1
  40f80c:	str	w1, [x0]
  40f810:	ldr	x0, [sp, #176]
  40f814:	ldr	w2, [x0, #4]
  40f818:	ldr	x0, [sp, #56]
  40f81c:	ldr	w1, [x0, #96]
  40f820:	ldrsw	x0, [sp, #148]
  40f824:	lsl	x0, x0, #2
  40f828:	ldr	x3, [sp, #96]
  40f82c:	add	x0, x3, x0
  40f830:	sub	w1, w2, w1
  40f834:	str	w1, [x0]
  40f838:	ldr	x0, [sp, #176]
  40f83c:	ldr	w1, [x0, #8]
  40f840:	ldrsw	x0, [sp, #148]
  40f844:	add	x0, x0, #0x1
  40f848:	lsl	x0, x0, #2
  40f84c:	ldr	x2, [sp, #96]
  40f850:	add	x0, x2, x0
  40f854:	neg	w1, w1
  40f858:	str	w1, [x0]
  40f85c:	b	40f600 <printf@plt+0xe1d0>
  40f860:	mov	w0, #0x7fffffff            	// #2147483647
  40f864:	str	w0, [sp, #144]
  40f868:	mov	w0, #0x80000000            	// #-2147483648
  40f86c:	str	w0, [sp, #140]
  40f870:	ldrsw	x0, [sp, #188]
  40f874:	lsl	x0, x0, #2
  40f878:	ldr	x1, [sp, #96]
  40f87c:	add	x0, x1, x0
  40f880:	str	x0, [sp, #168]
  40f884:	ldr	x1, [sp, #168]
  40f888:	ldr	x0, [sp, #96]
  40f88c:	cmp	x1, x0
  40f890:	b.ls	40f8e0 <printf@plt+0xe4b0>  // b.plast
  40f894:	ldr	x0, [sp, #168]
  40f898:	sub	x0, x0, #0x4
  40f89c:	str	x0, [sp, #168]
  40f8a0:	ldr	x0, [sp, #168]
  40f8a4:	ldr	w0, [x0]
  40f8a8:	str	w0, [sp, #88]
  40f8ac:	ldr	w1, [sp, #144]
  40f8b0:	ldr	w0, [sp, #88]
  40f8b4:	cmp	w1, w0
  40f8b8:	b.le	40f8c4 <printf@plt+0xe494>
  40f8bc:	ldr	w0, [sp, #88]
  40f8c0:	str	w0, [sp, #144]
  40f8c4:	ldr	w1, [sp, #140]
  40f8c8:	ldr	w0, [sp, #88]
  40f8cc:	cmp	w1, w0
  40f8d0:	b.ge	40f884 <printf@plt+0xe454>  // b.tcont
  40f8d4:	ldr	w0, [sp, #88]
  40f8d8:	str	w0, [sp, #140]
  40f8dc:	b	40f884 <printf@plt+0xe454>
  40f8e0:	mov	w1, #0x1000                	// #4096
  40f8e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f8e8:	add	x0, x0, #0x1a0
  40f8ec:	bl	404514 <printf@plt+0x30e4>
  40f8f0:	and	w0, w0, #0xff
  40f8f4:	cmp	w0, #0x0
  40f8f8:	b.eq	40f908 <printf@plt+0xe4d8>  // b.none
  40f8fc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40f900:	add	x0, x0, #0x9b8
  40f904:	b	40f910 <printf@plt+0xe4e0>
  40f908:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f90c:	add	x0, x0, #0x230
  40f910:	str	x0, [sp, #80]
  40f914:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f918:	add	x0, x0, #0x660
  40f91c:	ldr	x19, [x0]
  40f920:	ldr	w1, [sp, #140]
  40f924:	ldr	w0, [sp, #144]
  40f928:	bl	40c8a8 <printf@plt+0xb478>
  40f92c:	ldr	x4, [sp, #80]
  40f930:	mov	x3, x0
  40f934:	mov	x2, x19
  40f938:	ldr	x1, [sp, #80]
  40f93c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40f940:	add	x0, x0, #0x4e0
  40f944:	bl	401430 <printf@plt>
  40f948:	mov	w0, #0x2                   	// #2
  40f94c:	str	w0, [sp, #136]
  40f950:	ldr	w0, [sp, #140]
  40f954:	str	w0, [sp, #132]
  40f958:	ldr	w0, [sp, #132]
  40f95c:	mov	w1, #0x6667                	// #26215
  40f960:	movk	w1, #0x6666, lsl #16
  40f964:	smull	x1, w0, w1
  40f968:	lsr	x1, x1, #32
  40f96c:	asr	w1, w1, #2
  40f970:	asr	w0, w0, #31
  40f974:	sub	w0, w1, w0
  40f978:	str	w0, [sp, #132]
  40f97c:	ldr	w0, [sp, #132]
  40f980:	cmp	w0, #0x0
  40f984:	cset	w0, gt
  40f988:	and	w0, w0, #0xff
  40f98c:	cmp	w0, #0x0
  40f990:	b.eq	40f9a4 <printf@plt+0xe574>  // b.none
  40f994:	ldr	w0, [sp, #136]
  40f998:	add	w0, w0, #0x1
  40f99c:	str	w0, [sp, #136]
  40f9a0:	b	40f958 <printf@plt+0xe528>
  40f9a4:	ldr	w0, [sp, #144]
  40f9a8:	cmp	w0, #0x0
  40f9ac:	b.ge	40fa34 <printf@plt+0xe604>  // b.tcont
  40f9b0:	mov	w0, #0x2                   	// #2
  40f9b4:	str	w0, [sp, #128]
  40f9b8:	ldr	w0, [sp, #144]
  40f9bc:	neg	w0, w0
  40f9c0:	str	w0, [sp, #124]
  40f9c4:	ldr	w0, [sp, #124]
  40f9c8:	mov	w1, #0x6667                	// #26215
  40f9cc:	movk	w1, #0x6666, lsl #16
  40f9d0:	smull	x1, w0, w1
  40f9d4:	lsr	x1, x1, #32
  40f9d8:	asr	w1, w1, #2
  40f9dc:	asr	w0, w0, #31
  40f9e0:	sub	w0, w1, w0
  40f9e4:	str	w0, [sp, #124]
  40f9e8:	ldr	w0, [sp, #124]
  40f9ec:	cmp	w0, #0x0
  40f9f0:	cset	w0, gt
  40f9f4:	and	w0, w0, #0xff
  40f9f8:	cmp	w0, #0x0
  40f9fc:	b.eq	40fa10 <printf@plt+0xe5e0>  // b.none
  40fa00:	ldr	w0, [sp, #128]
  40fa04:	add	w0, w0, #0x1
  40fa08:	str	w0, [sp, #128]
  40fa0c:	b	40f9c4 <printf@plt+0xe594>
  40fa10:	ldr	w0, [sp, #128]
  40fa14:	add	w0, w0, #0x1
  40fa18:	str	w0, [sp, #128]
  40fa1c:	ldr	w1, [sp, #136]
  40fa20:	ldr	w0, [sp, #128]
  40fa24:	cmp	w1, w0
  40fa28:	b.ge	40fa34 <printf@plt+0xe604>  // b.tcont
  40fa2c:	ldr	w0, [sp, #128]
  40fa30:	str	w0, [sp, #136]
  40fa34:	mov	w1, #0x2a                  	// #42
  40fa38:	ldr	w0, [sp, #136]
  40fa3c:	sdiv	w0, w1, w0
  40fa40:	str	w0, [sp, #76]
  40fa44:	str	wzr, [sp, #120]
  40fa48:	str	wzr, [sp, #116]
  40fa4c:	ldr	w1, [sp, #116]
  40fa50:	ldr	w0, [sp, #188]
  40fa54:	cmp	w1, w0
  40fa58:	b.ge	40faec <printf@plt+0xe6bc>  // b.tcont
  40fa5c:	ldr	w0, [sp, #116]
  40fa60:	cmp	w0, #0x0
  40fa64:	b.le	40fa70 <printf@plt+0xe640>
  40fa68:	mov	w0, #0x2c                  	// #44
  40fa6c:	bl	4012a0 <putchar@plt>
  40fa70:	ldr	w0, [sp, #120]
  40fa74:	add	w1, w0, #0x1
  40fa78:	str	w1, [sp, #120]
  40fa7c:	ldr	w1, [sp, #76]
  40fa80:	sdiv	w2, w0, w1
  40fa84:	ldr	w1, [sp, #76]
  40fa88:	mul	w1, w2, w1
  40fa8c:	sub	w0, w0, w1
  40fa90:	cmp	w0, #0x0
  40fa94:	cset	w0, eq  // eq = none
  40fa98:	and	w0, w0, #0xff
  40fa9c:	cmp	w0, #0x0
  40faa0:	b.eq	40fab4 <printf@plt+0xe684>  // b.none
  40faa4:	ldr	x1, [sp, #80]
  40faa8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40faac:	add	x0, x0, #0x258
  40fab0:	bl	401430 <printf@plt>
  40fab4:	ldrsw	x0, [sp, #116]
  40fab8:	lsl	x0, x0, #2
  40fabc:	ldr	x1, [sp, #96]
  40fac0:	add	x0, x1, x0
  40fac4:	ldr	w0, [x0]
  40fac8:	mov	w2, w0
  40facc:	ldr	w1, [sp, #136]
  40fad0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40fad4:	add	x0, x0, #0x118
  40fad8:	bl	401430 <printf@plt>
  40fadc:	ldr	w0, [sp, #116]
  40fae0:	add	w0, w0, #0x1
  40fae4:	str	w0, [sp, #116]
  40fae8:	b	40fa4c <printf@plt+0xe61c>
  40faec:	ldr	x1, [sp, #80]
  40faf0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40faf4:	add	x0, x0, #0x500
  40faf8:	bl	401430 <printf@plt>
  40fafc:	ldr	x0, [sp, #104]
  40fb00:	cmp	x0, #0x0
  40fb04:	b.eq	40fb10 <printf@plt+0xe6e0>  // b.none
  40fb08:	ldr	x0, [sp, #104]
  40fb0c:	bl	401360 <_ZdaPv@plt>
  40fb10:	ldr	x0, [sp, #96]
  40fb14:	cmp	x0, #0x0
  40fb18:	b.eq	40fb24 <printf@plt+0xe6f4>  // b.none
  40fb1c:	ldr	x0, [sp, #96]
  40fb20:	bl	401360 <_ZdaPv@plt>
  40fb24:	nop
  40fb28:	ldp	x19, x20, [sp, #16]
  40fb2c:	ldr	x21, [sp, #32]
  40fb30:	ldp	x29, x30, [sp], #192
  40fb34:	ret
  40fb38:	stp	x29, x30, [sp, #-32]!
  40fb3c:	mov	x29, sp
  40fb40:	str	x0, [sp, #24]
  40fb44:	mov	w1, #0x8000                	// #32768
  40fb48:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fb4c:	add	x0, x0, #0x1a0
  40fb50:	bl	404514 <printf@plt+0x30e4>
  40fb54:	and	w0, w0, #0xff
  40fb58:	cmp	w0, #0x0
  40fb5c:	b.eq	40fbc8 <printf@plt+0xe798>  // b.none
  40fb60:	mov	w1, #0x1                   	// #1
  40fb64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fb68:	add	x0, x0, #0x1a0
  40fb6c:	bl	404514 <printf@plt+0x30e4>
  40fb70:	and	w0, w0, #0xff
  40fb74:	cmp	w0, #0x0
  40fb78:	b.ne	40fba8 <printf@plt+0xe778>  // b.any
  40fb7c:	mov	w1, #0x40000               	// #262144
  40fb80:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fb84:	add	x0, x0, #0x1a0
  40fb88:	bl	404514 <printf@plt+0x30e4>
  40fb8c:	and	w0, w0, #0xff
  40fb90:	cmp	w0, #0x0
  40fb94:	b.eq	40fbb0 <printf@plt+0xe780>  // b.none
  40fb98:	ldr	x0, [sp, #24]
  40fb9c:	ldr	w0, [x0, #1152]
  40fba0:	cmp	w0, #0x0
  40fba4:	b.le	40fbb0 <printf@plt+0xe780>
  40fba8:	mov	w0, #0x1                   	// #1
  40fbac:	b	40fbb4 <printf@plt+0xe784>
  40fbb0:	mov	w0, #0x0                   	// #0
  40fbb4:	cmp	w0, #0x0
  40fbb8:	b.eq	40fbd0 <printf@plt+0xe7a0>  // b.none
  40fbbc:	ldr	x0, [sp, #24]
  40fbc0:	bl	40e5e4 <printf@plt+0xd1b4>
  40fbc4:	b	40fbd0 <printf@plt+0xe7a0>
  40fbc8:	ldr	x0, [sp, #24]
  40fbcc:	bl	40e5e4 <printf@plt+0xd1b4>
  40fbd0:	nop
  40fbd4:	ldp	x29, x30, [sp], #32
  40fbd8:	ret
  40fbdc:	stp	x29, x30, [sp, #-32]!
  40fbe0:	mov	x29, sp
  40fbe4:	str	x0, [sp, #24]
  40fbe8:	mov	w1, #0x8000                	// #32768
  40fbec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fbf0:	add	x0, x0, #0x1a0
  40fbf4:	bl	404514 <printf@plt+0x30e4>
  40fbf8:	and	w0, w0, #0xff
  40fbfc:	cmp	w0, #0x0
  40fc00:	b.eq	40fcd0 <printf@plt+0xe8a0>  // b.none
  40fc04:	mov	w1, #0x80                  	// #128
  40fc08:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fc0c:	add	x0, x0, #0x1a0
  40fc10:	bl	404514 <printf@plt+0x30e4>
  40fc14:	and	w0, w0, #0xff
  40fc18:	cmp	w0, #0x0
  40fc1c:	b.eq	40fc54 <printf@plt+0xe824>  // b.none
  40fc20:	mov	w1, #0x40000               	// #262144
  40fc24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fc28:	add	x0, x0, #0x1a0
  40fc2c:	bl	404514 <printf@plt+0x30e4>
  40fc30:	and	w0, w0, #0xff
  40fc34:	cmp	w0, #0x0
  40fc38:	b.eq	40fc54 <printf@plt+0xe824>  // b.none
  40fc3c:	ldr	x0, [sp, #24]
  40fc40:	ldr	w0, [x0, #1152]
  40fc44:	cmp	w0, #0x0
  40fc48:	b.le	40fc54 <printf@plt+0xe824>
  40fc4c:	mov	w0, #0x1                   	// #1
  40fc50:	b	40fc58 <printf@plt+0xe828>
  40fc54:	mov	w0, #0x0                   	// #0
  40fc58:	cmp	w0, #0x0
  40fc5c:	b.eq	40fc68 <printf@plt+0xe838>  // b.none
  40fc60:	ldr	x0, [sp, #24]
  40fc64:	bl	40e1e4 <printf@plt+0xcdb4>
  40fc68:	mov	w1, #0x1                   	// #1
  40fc6c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fc70:	add	x0, x0, #0x1a0
  40fc74:	bl	404514 <printf@plt+0x30e4>
  40fc78:	and	w0, w0, #0xff
  40fc7c:	cmp	w0, #0x0
  40fc80:	b.ne	40fcb0 <printf@plt+0xe880>  // b.any
  40fc84:	mov	w1, #0x40000               	// #262144
  40fc88:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fc8c:	add	x0, x0, #0x1a0
  40fc90:	bl	404514 <printf@plt+0x30e4>
  40fc94:	and	w0, w0, #0xff
  40fc98:	cmp	w0, #0x0
  40fc9c:	b.eq	40fcb8 <printf@plt+0xe888>  // b.none
  40fca0:	ldr	x0, [sp, #24]
  40fca4:	ldr	w0, [x0, #1152]
  40fca8:	cmp	w0, #0x0
  40fcac:	b.le	40fcb8 <printf@plt+0xe888>
  40fcb0:	mov	w0, #0x1                   	// #1
  40fcb4:	b	40fcbc <printf@plt+0xe88c>
  40fcb8:	mov	w0, #0x0                   	// #0
  40fcbc:	cmp	w0, #0x0
  40fcc0:	b.eq	40fd04 <printf@plt+0xe8d4>  // b.none
  40fcc4:	ldr	x0, [sp, #24]
  40fcc8:	bl	40efac <printf@plt+0xdb7c>
  40fccc:	b	40fd04 <printf@plt+0xe8d4>
  40fcd0:	mov	w1, #0x80                  	// #128
  40fcd4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fcd8:	add	x0, x0, #0x1a0
  40fcdc:	bl	404514 <printf@plt+0x30e4>
  40fce0:	and	w0, w0, #0xff
  40fce4:	cmp	w0, #0x0
  40fce8:	b.eq	40fcf4 <printf@plt+0xe8c4>  // b.none
  40fcec:	ldr	x0, [sp, #24]
  40fcf0:	bl	40e1e4 <printf@plt+0xcdb4>
  40fcf4:	ldr	x0, [sp, #24]
  40fcf8:	bl	40efac <printf@plt+0xdb7c>
  40fcfc:	ldr	x0, [sp, #24]
  40fd00:	bl	40f2c0 <printf@plt+0xde90>
  40fd04:	nop
  40fd08:	ldp	x29, x30, [sp], #32
  40fd0c:	ret
  40fd10:	stp	x29, x30, [sp, #-80]!
  40fd14:	mov	x29, sp
  40fd18:	stp	x19, x20, [sp, #16]
  40fd1c:	str	x0, [sp, #56]
  40fd20:	str	w1, [sp, #52]
  40fd24:	str	x2, [sp, #40]
  40fd28:	mov	w1, #0x200000              	// #2097152
  40fd2c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fd30:	add	x0, x0, #0x1a0
  40fd34:	bl	404514 <printf@plt+0x30e4>
  40fd38:	and	w0, w0, #0xff
  40fd3c:	cmp	w0, #0x0
  40fd40:	b.eq	40fd8c <printf@plt+0xe95c>  // b.none
  40fd44:	ldr	x0, [sp, #56]
  40fd48:	bl	404f74 <printf@plt+0x3b44>
  40fd4c:	ldr	w19, [x0, #56]
  40fd50:	ldr	x0, [sp, #56]
  40fd54:	bl	404f74 <printf@plt+0x3b44>
  40fd58:	ldr	w20, [x0, #8]
  40fd5c:	ldr	x0, [sp, #56]
  40fd60:	bl	404f74 <printf@plt+0x3b44>
  40fd64:	ldr	x0, [x0]
  40fd68:	mov	x5, x0
  40fd6c:	mov	w4, w20
  40fd70:	mov	w3, w19
  40fd74:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40fd78:	add	x2, x0, #0x9b8
  40fd7c:	ldr	w1, [sp, #52]
  40fd80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40fd84:	add	x0, x0, #0x510
  40fd88:	bl	401430 <printf@plt>
  40fd8c:	mov	w1, #0x40000               	// #262144
  40fd90:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fd94:	add	x0, x0, #0x1a0
  40fd98:	bl	404514 <printf@plt+0x30e4>
  40fd9c:	and	w0, w0, #0xff
  40fda0:	cmp	w0, #0x0
  40fda4:	b.eq	40fdc4 <printf@plt+0xe994>  // b.none
  40fda8:	ldr	x0, [sp, #56]
  40fdac:	bl	404f74 <printf@plt+0x3b44>
  40fdb0:	ldr	x0, [x0, #48]
  40fdb4:	cmp	x0, #0x0
  40fdb8:	b.eq	40fdc4 <printf@plt+0xe994>  // b.none
  40fdbc:	mov	w0, #0x1                   	// #1
  40fdc0:	b	40fdc8 <printf@plt+0xe998>
  40fdc4:	mov	w0, #0x0                   	// #0
  40fdc8:	cmp	w0, #0x0
  40fdcc:	b.eq	40fed4 <printf@plt+0xeaa4>  // b.none
  40fdd0:	mov	w1, #0x80                  	// #128
  40fdd4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fdd8:	add	x0, x0, #0x1a0
  40fddc:	bl	404514 <printf@plt+0x30e4>
  40fde0:	and	w0, w0, #0xff
  40fde4:	cmp	w0, #0x0
  40fde8:	b.eq	40fe28 <printf@plt+0xe9f8>  // b.none
  40fdec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fdf0:	add	x0, x0, #0x1a0
  40fdf4:	bl	4046ac <printf@plt+0x327c>
  40fdf8:	mov	x19, x0
  40fdfc:	ldr	x0, [sp, #56]
  40fe00:	bl	404f74 <printf@plt+0x3b44>
  40fe04:	ldr	w0, [x0, #60]
  40fe08:	mov	w4, w0
  40fe0c:	mov	x3, x19
  40fe10:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40fe14:	add	x2, x0, #0x9b8
  40fe18:	ldr	w1, [sp, #52]
  40fe1c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40fe20:	add	x0, x0, #0x540
  40fe24:	bl	401430 <printf@plt>
  40fe28:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fe2c:	add	x0, x0, #0x1a0
  40fe30:	bl	404694 <printf@plt+0x3264>
  40fe34:	mov	x19, x0
  40fe38:	ldr	x0, [sp, #56]
  40fe3c:	bl	404f74 <printf@plt+0x3b44>
  40fe40:	ldr	w0, [x0, #60]
  40fe44:	mov	w4, w0
  40fe48:	mov	x3, x19
  40fe4c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40fe50:	add	x2, x0, #0x9b8
  40fe54:	ldr	w1, [sp, #52]
  40fe58:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40fe5c:	add	x0, x0, #0x560
  40fe60:	bl	401430 <printf@plt>
  40fe64:	str	wzr, [sp, #76]
  40fe68:	ldr	x0, [sp, #56]
  40fe6c:	bl	404f74 <printf@plt+0x3b44>
  40fe70:	str	x0, [sp, #64]
  40fe74:	ldr	x0, [sp, #64]
  40fe78:	cmp	x0, #0x0
  40fe7c:	b.eq	40fe9c <printf@plt+0xea6c>  // b.none
  40fe80:	ldr	w0, [sp, #76]
  40fe84:	add	w0, w0, #0x1
  40fe88:	str	w0, [sp, #76]
  40fe8c:	ldr	x0, [sp, #64]
  40fe90:	ldr	x0, [x0, #48]
  40fe94:	str	x0, [sp, #64]
  40fe98:	b	40fe74 <printf@plt+0xea44>
  40fe9c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40fea0:	add	x5, x0, #0x9b8
  40fea4:	ldr	w4, [sp, #52]
  40fea8:	ldr	w3, [sp, #76]
  40feac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40feb0:	add	x2, x0, #0x9b8
  40feb4:	ldr	w1, [sp, #52]
  40feb8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40febc:	add	x0, x0, #0x578
  40fec0:	bl	401430 <printf@plt>
  40fec4:	ldr	x0, [sp, #40]
  40fec8:	mov	w1, #0x1                   	// #1
  40fecc:	str	w1, [x0]
  40fed0:	b	410030 <printf@plt+0xec00>
  40fed4:	mov	w1, #0x80                  	// #128
  40fed8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fedc:	add	x0, x0, #0x1a0
  40fee0:	bl	404514 <printf@plt+0x30e4>
  40fee4:	and	w0, w0, #0xff
  40fee8:	cmp	w0, #0x0
  40feec:	b.eq	40ff30 <printf@plt+0xeb00>  // b.none
  40fef0:	ldr	x0, [sp, #56]
  40fef4:	bl	404f74 <printf@plt+0x3b44>
  40fef8:	ldr	w1, [x0, #8]
  40fefc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ff00:	add	x5, x0, #0x9b8
  40ff04:	ldr	w4, [sp, #52]
  40ff08:	mov	w3, w1
  40ff0c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ff10:	add	x2, x0, #0x9b8
  40ff14:	ldr	w1, [sp, #52]
  40ff18:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ff1c:	add	x0, x0, #0x5b0
  40ff20:	bl	401430 <printf@plt>
  40ff24:	ldr	w0, [sp, #52]
  40ff28:	add	w0, w0, #0x4
  40ff2c:	str	w0, [sp, #52]
  40ff30:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ff34:	add	x2, x0, #0x9b8
  40ff38:	ldr	w1, [sp, #52]
  40ff3c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ff40:	add	x0, x0, #0x5d0
  40ff44:	bl	401430 <printf@plt>
  40ff48:	mov	w1, #0x1                   	// #1
  40ff4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ff50:	add	x0, x0, #0x1a0
  40ff54:	bl	404514 <printf@plt+0x30e4>
  40ff58:	and	w0, w0, #0xff
  40ff5c:	cmp	w0, #0x0
  40ff60:	b.eq	40ff98 <printf@plt+0xeb68>  // b.none
  40ff64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ff68:	add	x0, x0, #0x1a0
  40ff6c:	bl	404694 <printf@plt+0x3264>
  40ff70:	mov	x19, x0
  40ff74:	ldr	x0, [sp, #56]
  40ff78:	bl	404f74 <printf@plt+0x3b44>
  40ff7c:	ldr	w0, [x0, #60]
  40ff80:	mov	w2, w0
  40ff84:	mov	x1, x19
  40ff88:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ff8c:	add	x0, x0, #0x5e0
  40ff90:	bl	401430 <printf@plt>
  40ff94:	b	40ffbc <printf@plt+0xeb8c>
  40ff98:	ldr	x0, [sp, #56]
  40ff9c:	bl	404f74 <printf@plt+0x3b44>
  40ffa0:	ldr	x19, [x0]
  40ffa4:	ldr	x0, [sp, #56]
  40ffa8:	bl	404f74 <printf@plt+0x3b44>
  40ffac:	ldr	w0, [x0, #8]
  40ffb0:	mov	w1, w0
  40ffb4:	mov	x0, x19
  40ffb8:	bl	40d2b0 <printf@plt+0xbe80>
  40ffbc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ffc0:	add	x0, x0, #0x168
  40ffc4:	bl	4011c0 <puts@plt>
  40ffc8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  40ffcc:	add	x2, x0, #0x9b8
  40ffd0:	ldr	w1, [sp, #52]
  40ffd4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  40ffd8:	add	x0, x0, #0x5e8
  40ffdc:	bl	401430 <printf@plt>
  40ffe0:	mov	w1, #0x80                  	// #128
  40ffe4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ffe8:	add	x0, x0, #0x1a0
  40ffec:	bl	404514 <printf@plt+0x30e4>
  40fff0:	and	w0, w0, #0xff
  40fff4:	cmp	w0, #0x0
  40fff8:	b.eq	410024 <printf@plt+0xebf4>  // b.none
  40fffc:	ldr	w0, [sp, #52]
  410000:	sub	w0, w0, #0x4
  410004:	str	w0, [sp, #52]
  410008:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41000c:	add	x2, x0, #0x9b8
  410010:	ldr	w1, [sp, #52]
  410014:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410018:	add	x0, x0, #0x600
  41001c:	bl	401430 <printf@plt>
  410020:	b	410030 <printf@plt+0xec00>
  410024:	ldr	x0, [sp, #40]
  410028:	mov	w1, #0x1                   	// #1
  41002c:	str	w1, [x0]
  410030:	ldr	x0, [sp, #56]
  410034:	bl	404f8c <printf@plt+0x3b5c>
  410038:	ldr	x0, [x0]
  41003c:	ldp	x19, x20, [sp, #16]
  410040:	ldp	x29, x30, [sp], #80
  410044:	ret
  410048:	stp	x29, x30, [sp, #-96]!
  41004c:	mov	x29, sp
  410050:	str	x0, [sp, #40]
  410054:	str	w1, [sp, #36]
  410058:	str	w2, [sp, #32]
  41005c:	str	w3, [sp, #28]
  410060:	str	w4, [sp, #24]
  410064:	str	w5, [sp, #20]
  410068:	mov	w1, #0x200000              	// #2097152
  41006c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410070:	add	x0, x0, #0x1a0
  410074:	bl	404514 <printf@plt+0x30e4>
  410078:	and	w0, w0, #0xff
  41007c:	cmp	w0, #0x0
  410080:	b.eq	4100a8 <printf@plt+0xec78>  // b.none
  410084:	ldr	w5, [sp, #32]
  410088:	ldr	w4, [sp, #24]
  41008c:	ldr	w3, [sp, #28]
  410090:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410094:	add	x2, x0, #0x9b8
  410098:	ldr	w1, [sp, #20]
  41009c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4100a0:	add	x0, x0, #0x608
  4100a4:	bl	401430 <printf@plt>
  4100a8:	ldr	w0, [sp, #36]
  4100ac:	cmp	w0, #0x1
  4100b0:	b.le	410238 <printf@plt+0xee08>
  4100b4:	ldr	w0, [sp, #36]
  4100b8:	lsr	w1, w0, #31
  4100bc:	add	w0, w1, w0
  4100c0:	asr	w0, w0, #1
  4100c4:	str	w0, [sp, #76]
  4100c8:	ldr	w1, [sp, #36]
  4100cc:	ldr	w0, [sp, #76]
  4100d0:	sub	w0, w1, w0
  4100d4:	str	w0, [sp, #72]
  4100d8:	ldr	w0, [sp, #32]
  4100dc:	scvtf	d1, w0
  4100e0:	ldr	w0, [sp, #36]
  4100e4:	scvtf	d0, w0
  4100e8:	fdiv	d1, d1, d0
  4100ec:	ldr	w0, [sp, #76]
  4100f0:	scvtf	d0, w0
  4100f4:	fmul	d1, d1, d0
  4100f8:	fmov	d0, #5.000000000000000000e-01
  4100fc:	fadd	d0, d1, d0
  410100:	fcvtzs	w0, d0
  410104:	str	w0, [sp, #68]
  410108:	ldr	w1, [sp, #32]
  41010c:	ldr	w0, [sp, #68]
  410110:	sub	w0, w1, w0
  410114:	str	w0, [sp, #64]
  410118:	ldr	x0, [sp, #40]
  41011c:	str	x0, [sp, #88]
  410120:	ldr	w0, [sp, #68]
  410124:	str	w0, [sp, #84]
  410128:	ldr	w0, [sp, #84]
  41012c:	cmp	w0, #0x0
  410130:	b.le	410154 <printf@plt+0xed24>
  410134:	ldr	x0, [sp, #88]
  410138:	bl	404f8c <printf@plt+0x3b5c>
  41013c:	ldr	x0, [x0]
  410140:	str	x0, [sp, #88]
  410144:	ldr	w0, [sp, #84]
  410148:	sub	w0, w0, #0x1
  41014c:	str	w0, [sp, #84]
  410150:	b	410128 <printf@plt+0xecf8>
  410154:	ldr	x0, [sp, #88]
  410158:	bl	404f74 <printf@plt+0x3b44>
  41015c:	ldr	w1, [x0, #56]
  410160:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410164:	add	x5, x0, #0x9b8
  410168:	ldr	w4, [sp, #20]
  41016c:	mov	w3, w1
  410170:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410174:	add	x2, x0, #0x9b8
  410178:	ldr	w1, [sp, #20]
  41017c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410180:	add	x0, x0, #0x640
  410184:	bl	401430 <printf@plt>
  410188:	ldr	x0, [sp, #88]
  41018c:	bl	404f74 <printf@plt+0x3b44>
  410190:	ldr	w0, [x0, #56]
  410194:	sub	w1, w0, #0x1
  410198:	ldr	w0, [sp, #20]
  41019c:	add	w0, w0, #0x4
  4101a0:	mov	w5, w0
  4101a4:	mov	w4, w1
  4101a8:	ldr	w3, [sp, #28]
  4101ac:	ldr	w2, [sp, #68]
  4101b0:	ldr	w1, [sp, #76]
  4101b4:	ldr	x0, [sp, #40]
  4101b8:	bl	410048 <printf@plt+0xec18>
  4101bc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4101c0:	add	x6, x0, #0x9b8
  4101c4:	ldr	w5, [sp, #20]
  4101c8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4101cc:	add	x4, x0, #0x9b8
  4101d0:	ldr	w3, [sp, #20]
  4101d4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4101d8:	add	x2, x0, #0x9b8
  4101dc:	ldr	w1, [sp, #20]
  4101e0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4101e4:	add	x0, x0, #0x660
  4101e8:	bl	401430 <printf@plt>
  4101ec:	ldr	x0, [sp, #88]
  4101f0:	bl	404f74 <printf@plt+0x3b44>
  4101f4:	ldr	w1, [x0, #56]
  4101f8:	ldr	w0, [sp, #20]
  4101fc:	add	w0, w0, #0x4
  410200:	mov	w5, w0
  410204:	ldr	w4, [sp, #24]
  410208:	mov	w3, w1
  41020c:	ldr	w2, [sp, #64]
  410210:	ldr	w1, [sp, #72]
  410214:	ldr	x0, [sp, #88]
  410218:	bl	410048 <printf@plt+0xec18>
  41021c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410220:	add	x2, x0, #0x9b8
  410224:	ldr	w1, [sp, #20]
  410228:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41022c:	add	x0, x0, #0x600
  410230:	bl	401430 <printf@plt>
  410234:	b	410448 <printf@plt+0xf018>
  410238:	ldr	x0, [sp, #40]
  41023c:	bl	404f74 <printf@plt+0x3b44>
  410240:	ldr	w0, [x0, #56]
  410244:	str	w0, [sp, #80]
  410248:	ldr	w0, [sp, #32]
  41024c:	cmp	w0, #0x1
  410250:	b.ne	410340 <printf@plt+0xef10>  // b.any
  410254:	str	wzr, [sp, #60]
  410258:	ldr	w1, [sp, #28]
  41025c:	ldr	w0, [sp, #80]
  410260:	cmp	w1, w0
  410264:	b.le	410288 <printf@plt+0xee58>
  410268:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41026c:	add	x3, x0, #0x678
  410270:	mov	w2, #0x64b                 	// #1611
  410274:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410278:	add	x1, x0, #0x448
  41027c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410280:	add	x0, x0, #0x6b8
  410284:	bl	401210 <__assert_fail@plt>
  410288:	ldr	w1, [sp, #80]
  41028c:	ldr	w0, [sp, #24]
  410290:	cmp	w1, w0
  410294:	b.le	4102b8 <printf@plt+0xee88>
  410298:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41029c:	add	x3, x0, #0x678
  4102a0:	mov	w2, #0x64c                 	// #1612
  4102a4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4102a8:	add	x1, x0, #0x448
  4102ac:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4102b0:	add	x0, x0, #0x6e0
  4102b4:	bl	401210 <__assert_fail@plt>
  4102b8:	ldr	w1, [sp, #28]
  4102bc:	ldr	w0, [sp, #24]
  4102c0:	cmp	w1, w0
  4102c4:	b.ne	4102e0 <printf@plt+0xeeb0>  // b.any
  4102c8:	add	x0, sp, #0x3c
  4102cc:	mov	x2, x0
  4102d0:	ldr	w1, [sp, #20]
  4102d4:	ldr	x0, [sp, #40]
  4102d8:	bl	40fd10 <printf@plt+0xe8e0>
  4102dc:	b	410448 <printf@plt+0xf018>
  4102e0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4102e4:	add	x5, x0, #0x9b8
  4102e8:	ldr	w4, [sp, #20]
  4102ec:	ldr	w3, [sp, #80]
  4102f0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4102f4:	add	x2, x0, #0x9b8
  4102f8:	ldr	w1, [sp, #20]
  4102fc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410300:	add	x0, x0, #0x708
  410304:	bl	401430 <printf@plt>
  410308:	ldr	w0, [sp, #20]
  41030c:	add	w0, w0, #0x4
  410310:	add	x1, sp, #0x3c
  410314:	mov	x2, x1
  410318:	mov	w1, w0
  41031c:	ldr	x0, [sp, #40]
  410320:	bl	40fd10 <printf@plt+0xe8e0>
  410324:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410328:	add	x2, x0, #0x9b8
  41032c:	ldr	w1, [sp, #20]
  410330:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410334:	add	x0, x0, #0x600
  410338:	bl	401430 <printf@plt>
  41033c:	b	410448 <printf@plt+0xf018>
  410340:	ldr	w0, [sp, #80]
  410344:	cmp	w0, #0x0
  410348:	b.ne	410368 <printf@plt+0xef38>  // b.any
  41034c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410350:	add	x2, x0, #0x9b8
  410354:	ldr	w1, [sp, #20]
  410358:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41035c:	add	x0, x0, #0x728
  410360:	bl	401430 <printf@plt>
  410364:	b	410384 <printf@plt+0xef54>
  410368:	ldr	w3, [sp, #80]
  41036c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410370:	add	x2, x0, #0x9b8
  410374:	ldr	w1, [sp, #20]
  410378:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41037c:	add	x0, x0, #0x740
  410380:	bl	401430 <printf@plt>
  410384:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410388:	add	x2, x0, #0x9b8
  41038c:	ldr	w1, [sp, #20]
  410390:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410394:	add	x0, x0, #0x758
  410398:	bl	401430 <printf@plt>
  41039c:	ldr	w0, [sp, #32]
  4103a0:	cmp	w0, #0x0
  4103a4:	b.le	410430 <printf@plt+0xf000>
  4103a8:	str	wzr, [sp, #56]
  4103ac:	ldr	x0, [sp, #40]
  4103b0:	bl	404f74 <printf@plt+0x3b44>
  4103b4:	ldr	w1, [x0, #56]
  4103b8:	ldr	w0, [sp, #80]
  4103bc:	sub	w0, w1, w0
  4103c0:	mov	w3, w0
  4103c4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4103c8:	add	x2, x0, #0x9b8
  4103cc:	ldr	w1, [sp, #20]
  4103d0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4103d4:	add	x0, x0, #0x760
  4103d8:	bl	401430 <printf@plt>
  4103dc:	ldr	w0, [sp, #20]
  4103e0:	add	w0, w0, #0x6
  4103e4:	add	x1, sp, #0x38
  4103e8:	mov	x2, x1
  4103ec:	mov	w1, w0
  4103f0:	ldr	x0, [sp, #40]
  4103f4:	bl	40fd10 <printf@plt+0xe8e0>
  4103f8:	str	x0, [sp, #40]
  4103fc:	ldr	w0, [sp, #56]
  410400:	cmp	w0, #0x0
  410404:	b.ne	410420 <printf@plt+0xeff0>  // b.any
  410408:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41040c:	add	x2, x0, #0x9b8
  410410:	ldr	w1, [sp, #20]
  410414:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410418:	add	x0, x0, #0x778
  41041c:	bl	401430 <printf@plt>
  410420:	ldr	w0, [sp, #32]
  410424:	sub	w0, w0, #0x1
  410428:	str	w0, [sp, #32]
  41042c:	b	41039c <printf@plt+0xef6c>
  410430:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410434:	add	x2, x0, #0x9b8
  410438:	ldr	w1, [sp, #20]
  41043c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410440:	add	x0, x0, #0x600
  410444:	bl	401430 <printf@plt>
  410448:	nop
  41044c:	ldp	x29, x30, [sp], #96
  410450:	ret
  410454:	sub	sp, sp, #0x130
  410458:	stp	x29, x30, [sp, #16]
  41045c:	add	x29, sp, #0x10
  410460:	stp	x19, x20, [sp, #32]
  410464:	stp	x21, x22, [sp, #48]
  410468:	str	x0, [sp, #72]
  41046c:	str	x1, [sp, #64]
  410470:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410474:	add	x0, x0, #0x1a0
  410478:	bl	4046dc <printf@plt+0x32ac>
  41047c:	mov	x20, x0
  410480:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410484:	add	x0, x0, #0x1a0
  410488:	bl	4046dc <printf@plt+0x32ac>
  41048c:	mov	x21, x0
  410490:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410494:	add	x0, x0, #0x650
  410498:	ldr	x19, [x0]
  41049c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4104a0:	add	x0, x0, #0x1a0
  4104a4:	bl	40467c <printf@plt+0x324c>
  4104a8:	mov	x4, x0
  4104ac:	mov	x3, x19
  4104b0:	mov	x2, x21
  4104b4:	mov	x1, x20
  4104b8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4104bc:	add	x0, x0, #0x790
  4104c0:	bl	401430 <printf@plt>
  4104c4:	mov	w1, #0x8000                	// #32768
  4104c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4104cc:	add	x0, x0, #0x1a0
  4104d0:	bl	404514 <printf@plt+0x30e4>
  4104d4:	and	w0, w0, #0xff
  4104d8:	cmp	w0, #0x0
  4104dc:	b.eq	410bd4 <printf@plt+0xf7a4>  // b.none
  4104e0:	ldr	x0, [sp, #72]
  4104e4:	bl	40cb18 <printf@plt+0xb6e8>
  4104e8:	str	w0, [sp, #284]
  4104ec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4104f0:	add	x0, x0, #0x1a0
  4104f4:	bl	4045ec <printf@plt+0x31bc>
  4104f8:	str	w0, [sp, #300]
  4104fc:	ldr	w1, [sp, #300]
  410500:	ldr	w0, [sp, #284]
  410504:	cmp	w1, w0
  410508:	b.le	410514 <printf@plt+0xf0e4>
  41050c:	ldr	w0, [sp, #284]
  410510:	str	w0, [sp, #300]
  410514:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410518:	add	x0, x0, #0x1a0
  41051c:	bl	4046dc <printf@plt+0x32ac>
  410520:	mov	x1, x0
  410524:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410528:	add	x0, x0, #0x800
  41052c:	bl	401430 <printf@plt>
  410530:	ldr	x0, [sp, #72]
  410534:	ldr	w0, [x0, #1156]
  410538:	cmp	w0, #0x0
  41053c:	b.le	41055c <printf@plt+0xf12c>
  410540:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410544:	add	x0, x0, #0x1a0
  410548:	bl	4046dc <printf@plt+0x32ac>
  41054c:	mov	x1, x0
  410550:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410554:	add	x0, x0, #0x828
  410558:	bl	401430 <printf@plt>
  41055c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410560:	add	x0, x0, #0x848
  410564:	bl	4011c0 <puts@plt>
  410568:	mov	w1, #0x40000               	// #262144
  41056c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410570:	add	x0, x0, #0x1a0
  410574:	bl	404514 <printf@plt+0x30e4>
  410578:	and	w0, w0, #0xff
  41057c:	cmp	w0, #0x0
  410580:	b.eq	41059c <printf@plt+0xf16c>  // b.none
  410584:	ldr	x0, [sp, #72]
  410588:	ldr	w0, [x0, #1152]
  41058c:	cmp	w0, #0x0
  410590:	b.le	41059c <printf@plt+0xf16c>
  410594:	mov	w0, #0x1                   	// #1
  410598:	b	4105a0 <printf@plt+0xf170>
  41059c:	mov	w0, #0x0                   	// #0
  4105a0:	cmp	w0, #0x0
  4105a4:	b.eq	410690 <printf@plt+0xf260>  // b.none
  4105a8:	mov	w1, #0x80                  	// #128
  4105ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4105b0:	add	x0, x0, #0x1a0
  4105b4:	bl	404514 <printf@plt+0x30e4>
  4105b8:	and	w0, w0, #0xff
  4105bc:	cmp	w0, #0x0
  4105c0:	b.eq	410600 <printf@plt+0xf1d0>  // b.none
  4105c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4105c8:	add	x0, x0, #0x650
  4105cc:	ldr	x19, [x0]
  4105d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4105d4:	add	x0, x0, #0x658
  4105d8:	ldr	x20, [x0]
  4105dc:	ldr	x0, [sp, #72]
  4105e0:	ldr	w0, [x0, #100]
  4105e4:	bl	40c85c <printf@plt+0xb42c>
  4105e8:	mov	x3, x0
  4105ec:	mov	x2, x20
  4105f0:	mov	x1, x19
  4105f4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4105f8:	add	x0, x0, #0x858
  4105fc:	bl	401430 <printf@plt>
  410600:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410604:	add	x0, x0, #0x650
  410608:	ldr	x0, [x0]
  41060c:	mov	x1, x0
  410610:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410614:	add	x0, x0, #0x878
  410618:	bl	401430 <printf@plt>
  41061c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410620:	add	x0, x0, #0x660
  410624:	ldr	x2, [x0]
  410628:	ldr	x0, [sp, #72]
  41062c:	ldr	x0, [x0, #40]
  410630:	mov	x1, x0
  410634:	mov	x0, x2
  410638:	bl	40d3e8 <printf@plt+0xbfb8>
  41063c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410640:	add	x0, x0, #0x888
  410644:	bl	4011c0 <puts@plt>
  410648:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41064c:	add	x0, x0, #0x650
  410650:	ldr	x0, [x0]
  410654:	mov	x1, x0
  410658:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41065c:	add	x0, x0, #0x878
  410660:	bl	401430 <printf@plt>
  410664:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410668:	add	x0, x0, #0x660
  41066c:	ldr	x2, [x0]
  410670:	ldr	x0, [sp, #72]
  410674:	ldr	x0, [x0, #40]
  410678:	mov	x1, x0
  41067c:	mov	x0, x2
  410680:	bl	40d3e8 <printf@plt+0xbfb8>
  410684:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410688:	add	x0, x0, #0x898
  41068c:	bl	4011c0 <puts@plt>
  410690:	mov	w1, #0x1                   	// #1
  410694:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410698:	add	x0, x0, #0x1a0
  41069c:	bl	404514 <printf@plt+0x30e4>
  4106a0:	and	w0, w0, #0xff
  4106a4:	cmp	w0, #0x0
  4106a8:	b.eq	4106f8 <printf@plt+0xf2c8>  // b.none
  4106ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4106b0:	add	x0, x0, #0x650
  4106b4:	ldr	x0, [x0]
  4106b8:	mov	x1, x0
  4106bc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4106c0:	add	x0, x0, #0x878
  4106c4:	bl	401430 <printf@plt>
  4106c8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4106cc:	add	x0, x0, #0x660
  4106d0:	ldr	x2, [x0]
  4106d4:	ldr	x0, [sp, #72]
  4106d8:	ldr	x0, [x0, #32]
  4106dc:	mov	x1, x0
  4106e0:	mov	x0, x2
  4106e4:	bl	40d3e8 <printf@plt+0xbfb8>
  4106e8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4106ec:	add	x0, x0, #0x8a8
  4106f0:	bl	4011c0 <puts@plt>
  4106f4:	b	41071c <printf@plt+0xf2ec>
  4106f8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4106fc:	add	x0, x0, #0x650
  410700:	ldr	x1, [x0]
  410704:	ldr	x0, [sp, #72]
  410708:	ldr	x0, [x0, #32]
  41070c:	mov	x2, x0
  410710:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410714:	add	x0, x0, #0x8b8
  410718:	bl	401430 <printf@plt>
  41071c:	ldr	x0, [sp, #72]
  410720:	ldr	x6, [x0]
  410724:	ldr	x0, [sp, #72]
  410728:	ldr	w1, [x0, #1156]
  41072c:	ldr	x0, [sp, #72]
  410730:	ldr	w0, [x0, #1160]
  410734:	mov	w5, #0xa                   	// #10
  410738:	mov	w4, w0
  41073c:	mov	w3, w1
  410740:	ldr	w2, [sp, #284]
  410744:	ldr	w1, [sp, #300]
  410748:	mov	x0, x6
  41074c:	bl	410048 <printf@plt+0xec18>
  410750:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410754:	add	x0, x0, #0x8d8
  410758:	bl	4011c0 <puts@plt>
  41075c:	mov	w1, #0x40000               	// #262144
  410760:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410764:	add	x0, x0, #0x1a0
  410768:	bl	404514 <printf@plt+0x30e4>
  41076c:	and	w0, w0, #0xff
  410770:	cmp	w0, #0x0
  410774:	b.eq	410790 <printf@plt+0xf360>  // b.none
  410778:	ldr	x0, [sp, #72]
  41077c:	ldr	w0, [x0, #1152]
  410780:	cmp	w0, #0x0
  410784:	b.le	410790 <printf@plt+0xf360>
  410788:	mov	w0, #0x1                   	// #1
  41078c:	b	410794 <printf@plt+0xf364>
  410790:	mov	w0, #0x0                   	// #0
  410794:	cmp	w0, #0x0
  410798:	b.eq	410a3c <printf@plt+0xf60c>  // b.none
  41079c:	mov	w0, #0x8                   	// #8
  4107a0:	str	w0, [sp, #296]
  4107a4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4107a8:	add	x6, x0, #0x9b8
  4107ac:	ldr	w5, [sp, #296]
  4107b0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4107b4:	add	x4, x0, #0x9b8
  4107b8:	ldr	w3, [sp, #296]
  4107bc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4107c0:	add	x2, x0, #0x9b8
  4107c4:	ldr	w1, [sp, #296]
  4107c8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4107cc:	add	x0, x0, #0x8f0
  4107d0:	bl	401430 <printf@plt>
  4107d4:	mov	w1, #0x80                  	// #128
  4107d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4107dc:	add	x0, x0, #0x1a0
  4107e0:	bl	404514 <printf@plt+0x30e4>
  4107e4:	and	w0, w0, #0xff
  4107e8:	cmp	w0, #0x0
  4107ec:	b.eq	410820 <printf@plt+0xf3f0>  // b.none
  4107f0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4107f4:	add	x4, x0, #0x9b8
  4107f8:	ldr	w3, [sp, #296]
  4107fc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410800:	add	x2, x0, #0x9b8
  410804:	ldr	w1, [sp, #296]
  410808:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41080c:	add	x0, x0, #0x930
  410810:	bl	401430 <printf@plt>
  410814:	ldr	w0, [sp, #296]
  410818:	add	w0, w0, #0x4
  41081c:	str	w0, [sp, #296]
  410820:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410824:	add	x0, x0, #0x650
  410828:	ldr	x1, [x0]
  41082c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410830:	add	x0, x0, #0x658
  410834:	ldr	x0, [x0]
  410838:	mov	x4, x0
  41083c:	mov	x3, x1
  410840:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410844:	add	x2, x0, #0x9b8
  410848:	ldr	w1, [sp, #296]
  41084c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410850:	add	x0, x0, #0x960
  410854:	bl	401430 <printf@plt>
  410858:	mov	w1, #0x1                   	// #1
  41085c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410860:	add	x0, x0, #0x1a0
  410864:	bl	404514 <printf@plt+0x30e4>
  410868:	and	w0, w0, #0xff
  41086c:	cmp	w0, #0x0
  410870:	b.eq	410894 <printf@plt+0xf464>  // b.none
  410874:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410878:	add	x0, x0, #0x1a0
  41087c:	bl	404634 <printf@plt+0x3204>
  410880:	mov	x1, x0
  410884:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410888:	add	x0, x0, #0x978
  41088c:	bl	401430 <printf@plt>
  410890:	b	4108a0 <printf@plt+0xf470>
  410894:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410898:	add	x0, x0, #0x988
  41089c:	bl	401430 <printf@plt>
  4108a0:	mov	w1, #0x4000                	// #16384
  4108a4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4108a8:	add	x0, x0, #0x1a0
  4108ac:	bl	404514 <printf@plt+0x30e4>
  4108b0:	and	w0, w0, #0xff
  4108b4:	cmp	w0, #0x0
  4108b8:	b.eq	4108d8 <printf@plt+0xf4a8>  // b.none
  4108bc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4108c0:	add	x0, x0, #0x1a0
  4108c4:	bl	4046c4 <printf@plt+0x3294>
  4108c8:	mov	x1, x0
  4108cc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4108d0:	add	x0, x0, #0x998
  4108d4:	bl	401430 <printf@plt>
  4108d8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4108dc:	add	x2, x0, #0x9b8
  4108e0:	ldr	w1, [sp, #296]
  4108e4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4108e8:	add	x0, x0, #0x9a0
  4108ec:	bl	401430 <printf@plt>
  4108f0:	ldr	x0, [sp, #64]
  4108f4:	ldr	x0, [x0]
  4108f8:	ldr	x19, [x0]
  4108fc:	add	x2, sp, #0x58
  410900:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410904:	add	x1, x0, #0x9b8
  410908:	mov	x0, x2
  41090c:	bl	412670 <printf@plt+0x11240>
  410910:	add	x2, sp, #0x68
  410914:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410918:	add	x1, x0, #0x9c0
  41091c:	mov	x0, x2
  410920:	bl	412670 <printf@plt+0x11240>
  410924:	add	x1, sp, #0x68
  410928:	add	x0, sp, #0x58
  41092c:	mov	x2, x1
  410930:	mov	x1, x0
  410934:	ldr	x0, [sp, #64]
  410938:	blr	x19
  41093c:	add	x0, sp, #0x68
  410940:	bl	4126b0 <printf@plt+0x11280>
  410944:	add	x0, sp, #0x58
  410948:	bl	4126b0 <printf@plt+0x11280>
  41094c:	mov	w1, #0x1                   	// #1
  410950:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410954:	add	x0, x0, #0x1a0
  410958:	bl	404514 <printf@plt+0x30e4>
  41095c:	and	w0, w0, #0xff
  410960:	cmp	w0, #0x0
  410964:	b.eq	410974 <printf@plt+0xf544>  // b.none
  410968:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41096c:	add	x0, x0, #0x9c8
  410970:	b	41097c <printf@plt+0xf54c>
  410974:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410978:	add	x0, x0, #0x9c0
  41097c:	mov	x3, x0
  410980:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410984:	add	x2, x0, #0x9b8
  410988:	ldr	w1, [sp, #296]
  41098c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410990:	add	x0, x0, #0x9d0
  410994:	bl	401430 <printf@plt>
  410998:	mov	w1, #0x80                  	// #128
  41099c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4109a0:	add	x0, x0, #0x1a0
  4109a4:	bl	404514 <printf@plt+0x30e4>
  4109a8:	and	w0, w0, #0xff
  4109ac:	cmp	w0, #0x0
  4109b0:	b.eq	4109d8 <printf@plt+0xf5a8>  // b.none
  4109b4:	ldr	w0, [sp, #296]
  4109b8:	sub	w0, w0, #0x4
  4109bc:	str	w0, [sp, #296]
  4109c0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4109c4:	add	x2, x0, #0x9b8
  4109c8:	ldr	w1, [sp, #296]
  4109cc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4109d0:	add	x0, x0, #0x9f0
  4109d4:	bl	401430 <printf@plt>
  4109d8:	mov	w1, #0x80                  	// #128
  4109dc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4109e0:	add	x0, x0, #0x1a0
  4109e4:	bl	404514 <printf@plt+0x30e4>
  4109e8:	and	w0, w0, #0xff
  4109ec:	cmp	w0, #0x0
  4109f0:	b.eq	410a0c <printf@plt+0xf5dc>  // b.none
  4109f4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4109f8:	add	x2, x0, #0x9b8
  4109fc:	ldr	w1, [sp, #296]
  410a00:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410a04:	add	x0, x0, #0xa00
  410a08:	bl	401430 <printf@plt>
  410a0c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410a10:	add	x6, x0, #0x9b8
  410a14:	ldr	w5, [sp, #296]
  410a18:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410a1c:	add	x4, x0, #0x9b8
  410a20:	ldr	w3, [sp, #296]
  410a24:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410a28:	add	x2, x0, #0x9b8
  410a2c:	ldr	w1, [sp, #296]
  410a30:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410a34:	add	x0, x0, #0xa18
  410a38:	bl	401430 <printf@plt>
  410a3c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410a40:	add	x0, x0, #0xa48
  410a44:	bl	4011c0 <puts@plt>
  410a48:	mov	w1, #0x1                   	// #1
  410a4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410a50:	add	x0, x0, #0x1a0
  410a54:	bl	404514 <printf@plt+0x30e4>
  410a58:	and	w0, w0, #0xff
  410a5c:	cmp	w0, #0x0
  410a60:	b.eq	410b50 <printf@plt+0xf720>  // b.none
  410a64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410a68:	add	x0, x0, #0x650
  410a6c:	ldr	x19, [x0]
  410a70:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410a74:	add	x0, x0, #0x658
  410a78:	ldr	x20, [x0]
  410a7c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410a80:	add	x0, x0, #0x1a0
  410a84:	bl	404634 <printf@plt+0x3204>
  410a88:	mov	x3, x0
  410a8c:	mov	x2, x20
  410a90:	mov	x1, x19
  410a94:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410a98:	add	x0, x0, #0xa60
  410a9c:	bl	401430 <printf@plt>
  410aa0:	mov	w1, #0x4000                	// #16384
  410aa4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410aa8:	add	x0, x0, #0x1a0
  410aac:	bl	404514 <printf@plt+0x30e4>
  410ab0:	and	w0, w0, #0xff
  410ab4:	cmp	w0, #0x0
  410ab8:	b.eq	410ad8 <printf@plt+0xf6a8>  // b.none
  410abc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410ac0:	add	x0, x0, #0x1a0
  410ac4:	bl	4046c4 <printf@plt+0x3294>
  410ac8:	mov	x1, x0
  410acc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410ad0:	add	x0, x0, #0x998
  410ad4:	bl	401430 <printf@plt>
  410ad8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410adc:	add	x0, x0, #0xa98
  410ae0:	bl	401430 <printf@plt>
  410ae4:	ldr	x0, [sp, #64]
  410ae8:	ldr	x0, [x0]
  410aec:	ldr	x19, [x0]
  410af0:	add	x2, sp, #0x78
  410af4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410af8:	add	x1, x0, #0x9b8
  410afc:	mov	x0, x2
  410b00:	bl	412670 <printf@plt+0x11240>
  410b04:	add	x2, sp, #0x88
  410b08:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410b0c:	add	x1, x0, #0x9c0
  410b10:	mov	x0, x2
  410b14:	bl	412670 <printf@plt+0x11240>
  410b18:	add	x1, sp, #0x88
  410b1c:	add	x0, sp, #0x78
  410b20:	mov	x2, x1
  410b24:	mov	x1, x0
  410b28:	ldr	x0, [sp, #64]
  410b2c:	blr	x19
  410b30:	add	x0, sp, #0x88
  410b34:	bl	4126b0 <printf@plt+0x11280>
  410b38:	add	x0, sp, #0x78
  410b3c:	bl	4126b0 <printf@plt+0x11280>
  410b40:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410b44:	add	x0, x0, #0xab0
  410b48:	bl	4011c0 <puts@plt>
  410b4c:	b	410bc4 <printf@plt+0xf794>
  410b50:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410b54:	add	x0, x0, #0xae0
  410b58:	bl	401430 <printf@plt>
  410b5c:	ldr	x0, [sp, #64]
  410b60:	ldr	x0, [x0]
  410b64:	ldr	x19, [x0]
  410b68:	add	x2, sp, #0x98
  410b6c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410b70:	add	x1, x0, #0x9b8
  410b74:	mov	x0, x2
  410b78:	bl	412670 <printf@plt+0x11240>
  410b7c:	add	x2, sp, #0xa8
  410b80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410b84:	add	x1, x0, #0xaf0
  410b88:	mov	x0, x2
  410b8c:	bl	412670 <printf@plt+0x11240>
  410b90:	add	x1, sp, #0xa8
  410b94:	add	x0, sp, #0x98
  410b98:	mov	x2, x1
  410b9c:	mov	x1, x0
  410ba0:	ldr	x0, [sp, #64]
  410ba4:	blr	x19
  410ba8:	add	x0, sp, #0xa8
  410bac:	bl	4126b0 <printf@plt+0x11280>
  410bb0:	add	x0, sp, #0x98
  410bb4:	bl	4126b0 <printf@plt+0x11280>
  410bb8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410bbc:	add	x0, x0, #0xaf8
  410bc0:	bl	4011c0 <puts@plt>
  410bc4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410bc8:	add	x0, x0, #0xb18
  410bcc:	bl	4011c0 <puts@plt>
  410bd0:	b	411794 <printf@plt+0x10364>
  410bd4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410bd8:	add	x0, x0, #0x1a0
  410bdc:	bl	4046dc <printf@plt+0x32ac>
  410be0:	mov	x1, x0
  410be4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410be8:	add	x0, x0, #0xb28
  410bec:	bl	401430 <printf@plt>
  410bf0:	mov	w1, #0x40000               	// #262144
  410bf4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410bf8:	add	x0, x0, #0x1a0
  410bfc:	bl	404514 <printf@plt+0x30e4>
  410c00:	and	w0, w0, #0xff
  410c04:	cmp	w0, #0x0
  410c08:	b.eq	411310 <printf@plt+0xfee0>  // b.none
  410c0c:	mov	w0, #0x8                   	// #8
  410c10:	str	w0, [sp, #292]
  410c14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410c18:	add	x0, x0, #0x650
  410c1c:	ldr	x1, [x0]
  410c20:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410c24:	add	x7, x0, #0x9b8
  410c28:	ldr	w6, [sp, #292]
  410c2c:	mov	x5, x1
  410c30:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410c34:	add	x4, x0, #0x9b8
  410c38:	ldr	w3, [sp, #292]
  410c3c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410c40:	add	x2, x0, #0x9b8
  410c44:	ldr	w1, [sp, #292]
  410c48:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410c4c:	add	x0, x0, #0xb50
  410c50:	bl	401430 <printf@plt>
  410c54:	mov	w1, #0x80                  	// #128
  410c58:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410c5c:	add	x0, x0, #0x1a0
  410c60:	bl	404514 <printf@plt+0x30e4>
  410c64:	and	w0, w0, #0xff
  410c68:	cmp	w0, #0x0
  410c6c:	b.eq	410cb0 <printf@plt+0xf880>  // b.none
  410c70:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410c74:	add	x0, x0, #0x1a0
  410c78:	bl	4046ac <printf@plt+0x327c>
  410c7c:	mov	x5, x0
  410c80:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410c84:	add	x4, x0, #0x9b8
  410c88:	ldr	w3, [sp, #292]
  410c8c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410c90:	add	x2, x0, #0x9b8
  410c94:	ldr	w1, [sp, #292]
  410c98:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410c9c:	add	x0, x0, #0xb90
  410ca0:	bl	401430 <printf@plt>
  410ca4:	ldr	w0, [sp, #292]
  410ca8:	add	w0, w0, #0x4
  410cac:	str	w0, [sp, #292]
  410cb0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410cb4:	add	x0, x0, #0x650
  410cb8:	ldr	x19, [x0]
  410cbc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410cc0:	add	x0, x0, #0x658
  410cc4:	ldr	x20, [x0]
  410cc8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410ccc:	add	x0, x0, #0x1a0
  410cd0:	bl	404694 <printf@plt+0x3264>
  410cd4:	mov	x7, x0
  410cd8:	mov	x6, x20
  410cdc:	mov	x5, x19
  410ce0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410ce4:	add	x4, x0, #0x9b8
  410ce8:	ldr	w3, [sp, #292]
  410cec:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410cf0:	add	x2, x0, #0x9b8
  410cf4:	ldr	w1, [sp, #292]
  410cf8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410cfc:	add	x0, x0, #0xbc0
  410d00:	bl	401430 <printf@plt>
  410d04:	mov	w1, #0x1                   	// #1
  410d08:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410d0c:	add	x0, x0, #0x1a0
  410d10:	bl	404514 <printf@plt+0x30e4>
  410d14:	and	w0, w0, #0xff
  410d18:	cmp	w0, #0x0
  410d1c:	b.eq	410d3c <printf@plt+0xf90c>  // b.none
  410d20:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410d24:	add	x0, x0, #0x1a0
  410d28:	bl	404634 <printf@plt+0x3204>
  410d2c:	mov	x1, x0
  410d30:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410d34:	add	x0, x0, #0xbf0
  410d38:	bl	401430 <printf@plt>
  410d3c:	mov	w1, #0x4000                	// #16384
  410d40:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410d44:	add	x0, x0, #0x1a0
  410d48:	bl	404514 <printf@plt+0x30e4>
  410d4c:	and	w0, w0, #0xff
  410d50:	cmp	w0, #0x0
  410d54:	b.eq	410d74 <printf@plt+0xf944>  // b.none
  410d58:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410d5c:	add	x0, x0, #0x1a0
  410d60:	bl	4046c4 <printf@plt+0x3294>
  410d64:	mov	x1, x0
  410d68:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410d6c:	add	x0, x0, #0x998
  410d70:	bl	401430 <printf@plt>
  410d74:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410d78:	add	x2, x0, #0x9b8
  410d7c:	ldr	w1, [sp, #292]
  410d80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410d84:	add	x0, x0, #0x9a0
  410d88:	bl	401430 <printf@plt>
  410d8c:	ldr	x0, [sp, #64]
  410d90:	ldr	x0, [x0]
  410d94:	ldr	x19, [x0]
  410d98:	add	x2, sp, #0xb8
  410d9c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410da0:	add	x1, x0, #0x9b8
  410da4:	mov	x0, x2
  410da8:	bl	412670 <printf@plt+0x11240>
  410dac:	add	x2, sp, #0xc8
  410db0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410db4:	add	x1, x0, #0x9c0
  410db8:	mov	x0, x2
  410dbc:	bl	412670 <printf@plt+0x11240>
  410dc0:	add	x1, sp, #0xc8
  410dc4:	add	x0, sp, #0xb8
  410dc8:	mov	x2, x1
  410dcc:	mov	x1, x0
  410dd0:	ldr	x0, [sp, #64]
  410dd4:	blr	x19
  410dd8:	add	x0, sp, #0xc8
  410ddc:	bl	4126b0 <printf@plt+0x11280>
  410de0:	add	x0, sp, #0xb8
  410de4:	bl	4126b0 <printf@plt+0x11280>
  410de8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410dec:	add	x2, x0, #0x9b8
  410df0:	ldr	w1, [sp, #292]
  410df4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410df8:	add	x0, x0, #0xbf8
  410dfc:	bl	401430 <printf@plt>
  410e00:	mov	w1, #0x1                   	// #1
  410e04:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410e08:	add	x0, x0, #0x1a0
  410e0c:	bl	404514 <printf@plt+0x30e4>
  410e10:	and	w0, w0, #0xff
  410e14:	cmp	w0, #0x0
  410e18:	b.eq	410e3c <printf@plt+0xfa0c>  // b.none
  410e1c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410e20:	add	x0, x0, #0x1a0
  410e24:	bl	404694 <printf@plt+0x3264>
  410e28:	mov	x1, x0
  410e2c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410e30:	add	x0, x0, #0xc10
  410e34:	bl	401430 <printf@plt>
  410e38:	b	410e44 <printf@plt+0xfa14>
  410e3c:	mov	w0, #0x73                  	// #115
  410e40:	bl	4012a0 <putchar@plt>
  410e44:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410e48:	add	x2, x0, #0x9b8
  410e4c:	ldr	w1, [sp, #292]
  410e50:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410e54:	add	x0, x0, #0xc20
  410e58:	bl	401430 <printf@plt>
  410e5c:	mov	w1, #0x80                  	// #128
  410e60:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410e64:	add	x0, x0, #0x1a0
  410e68:	bl	404514 <printf@plt+0x30e4>
  410e6c:	and	w0, w0, #0xff
  410e70:	cmp	w0, #0x0
  410e74:	b.eq	410e9c <printf@plt+0xfa6c>  // b.none
  410e78:	ldr	w0, [sp, #292]
  410e7c:	sub	w0, w0, #0x4
  410e80:	str	w0, [sp, #292]
  410e84:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410e88:	add	x2, x0, #0x9b8
  410e8c:	ldr	w1, [sp, #292]
  410e90:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410e94:	add	x0, x0, #0xc30
  410e98:	bl	401430 <printf@plt>
  410e9c:	ldr	x0, [sp, #72]
  410ea0:	ldr	w0, [x0, #1152]
  410ea4:	cmp	w0, #0x0
  410ea8:	b.le	4112f4 <printf@plt+0xfec4>
  410eac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410eb0:	add	x0, x0, #0x1a0
  410eb4:	bl	4046dc <printf@plt+0x32ac>
  410eb8:	mov	x20, x0
  410ebc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410ec0:	add	x0, x0, #0x650
  410ec4:	ldr	x19, [x0]
  410ec8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410ecc:	add	x0, x0, #0x1a0
  410ed0:	bl	4046dc <printf@plt+0x32ac>
  410ed4:	str	x0, [sp, #8]
  410ed8:	str	x19, [sp]
  410edc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410ee0:	add	x7, x0, #0x9b8
  410ee4:	ldr	w6, [sp, #292]
  410ee8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410eec:	add	x5, x0, #0x9b8
  410ef0:	ldr	w4, [sp, #292]
  410ef4:	mov	x3, x20
  410ef8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410efc:	add	x2, x0, #0x9b8
  410f00:	ldr	w1, [sp, #292]
  410f04:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410f08:	add	x0, x0, #0xc40
  410f0c:	bl	401430 <printf@plt>
  410f10:	mov	w1, #0x80                  	// #128
  410f14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410f18:	add	x0, x0, #0x1a0
  410f1c:	bl	404514 <printf@plt+0x30e4>
  410f20:	and	w0, w0, #0xff
  410f24:	cmp	w0, #0x0
  410f28:	b.eq	410f9c <printf@plt+0xfb6c>  // b.none
  410f2c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410f30:	add	x0, x0, #0x650
  410f34:	ldr	x19, [x0]
  410f38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410f3c:	add	x0, x0, #0x658
  410f40:	ldr	x20, [x0]
  410f44:	ldr	x0, [sp, #72]
  410f48:	ldr	w0, [x0, #100]
  410f4c:	bl	40c85c <printf@plt+0xb42c>
  410f50:	mov	x21, x0
  410f54:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410f58:	add	x0, x0, #0x1a0
  410f5c:	bl	4046ac <printf@plt+0x327c>
  410f60:	mov	x22, x0
  410f64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410f68:	add	x0, x0, #0x1a0
  410f6c:	bl	4046dc <printf@plt+0x32ac>
  410f70:	mov	x7, x0
  410f74:	mov	x6, x22
  410f78:	mov	x5, x21
  410f7c:	mov	x4, x20
  410f80:	mov	x3, x19
  410f84:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410f88:	add	x2, x0, #0x9b8
  410f8c:	ldr	w1, [sp, #292]
  410f90:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410f94:	add	x0, x0, #0xcb0
  410f98:	bl	401430 <printf@plt>
  410f9c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410fa0:	add	x0, x0, #0x650
  410fa4:	ldr	x0, [x0]
  410fa8:	mov	x3, x0
  410fac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  410fb0:	add	x2, x0, #0x9b8
  410fb4:	ldr	w1, [sp, #292]
  410fb8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  410fbc:	add	x0, x0, #0xcf8
  410fc0:	bl	401430 <printf@plt>
  410fc4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410fc8:	add	x0, x0, #0x660
  410fcc:	ldr	x2, [x0]
  410fd0:	ldr	x0, [sp, #72]
  410fd4:	ldr	x0, [x0, #40]
  410fd8:	mov	x1, x0
  410fdc:	mov	x0, x2
  410fe0:	bl	40d3e8 <printf@plt+0xbfb8>
  410fe4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410fe8:	add	x0, x0, #0x1a0
  410fec:	bl	404694 <printf@plt+0x3264>
  410ff0:	mov	x19, x0
  410ff4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  410ff8:	add	x0, x0, #0x1a0
  410ffc:	bl	4046dc <printf@plt+0x32ac>
  411000:	mov	x2, x0
  411004:	mov	x1, x19
  411008:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41100c:	add	x0, x0, #0xd08
  411010:	bl	401430 <printf@plt>
  411014:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411018:	add	x0, x0, #0x650
  41101c:	ldr	x0, [x0]
  411020:	mov	x3, x0
  411024:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411028:	add	x2, x0, #0x9b8
  41102c:	ldr	w1, [sp, #292]
  411030:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411034:	add	x0, x0, #0xcf8
  411038:	bl	401430 <printf@plt>
  41103c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411040:	add	x0, x0, #0x660
  411044:	ldr	x2, [x0]
  411048:	ldr	x0, [sp, #72]
  41104c:	ldr	x0, [x0, #40]
  411050:	mov	x1, x0
  411054:	mov	x0, x2
  411058:	bl	40d3e8 <printf@plt+0xbfb8>
  41105c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411060:	add	x0, x0, #0xd40
  411064:	bl	4011c0 <puts@plt>
  411068:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41106c:	add	x4, x0, #0x9b8
  411070:	ldr	w3, [sp, #292]
  411074:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411078:	add	x2, x0, #0x9b8
  41107c:	ldr	w1, [sp, #292]
  411080:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411084:	add	x0, x0, #0xd70
  411088:	bl	401430 <printf@plt>
  41108c:	mov	w1, #0x80                  	// #128
  411090:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411094:	add	x0, x0, #0x1a0
  411098:	bl	404514 <printf@plt+0x30e4>
  41109c:	and	w0, w0, #0xff
  4110a0:	cmp	w0, #0x0
  4110a4:	b.eq	4110d8 <printf@plt+0xfca8>  // b.none
  4110a8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4110ac:	add	x4, x0, #0x9b8
  4110b0:	ldr	w3, [sp, #292]
  4110b4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4110b8:	add	x2, x0, #0x9b8
  4110bc:	ldr	w1, [sp, #292]
  4110c0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4110c4:	add	x0, x0, #0xda8
  4110c8:	bl	401430 <printf@plt>
  4110cc:	ldr	w0, [sp, #292]
  4110d0:	add	w0, w0, #0x4
  4110d4:	str	w0, [sp, #292]
  4110d8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4110dc:	add	x0, x0, #0x650
  4110e0:	ldr	x1, [x0]
  4110e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4110e8:	add	x0, x0, #0x658
  4110ec:	ldr	x0, [x0]
  4110f0:	mov	x4, x0
  4110f4:	mov	x3, x1
  4110f8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4110fc:	add	x2, x0, #0x9b8
  411100:	ldr	w1, [sp, #292]
  411104:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411108:	add	x0, x0, #0xde0
  41110c:	bl	401430 <printf@plt>
  411110:	mov	w1, #0x1                   	// #1
  411114:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411118:	add	x0, x0, #0x1a0
  41111c:	bl	404514 <printf@plt+0x30e4>
  411120:	and	w0, w0, #0xff
  411124:	cmp	w0, #0x0
  411128:	b.eq	41114c <printf@plt+0xfd1c>  // b.none
  41112c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411130:	add	x0, x0, #0x1a0
  411134:	bl	404634 <printf@plt+0x3204>
  411138:	mov	x1, x0
  41113c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411140:	add	x0, x0, #0x978
  411144:	bl	401430 <printf@plt>
  411148:	b	411158 <printf@plt+0xfd28>
  41114c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411150:	add	x0, x0, #0x988
  411154:	bl	401430 <printf@plt>
  411158:	mov	w1, #0x4000                	// #16384
  41115c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411160:	add	x0, x0, #0x1a0
  411164:	bl	404514 <printf@plt+0x30e4>
  411168:	and	w0, w0, #0xff
  41116c:	cmp	w0, #0x0
  411170:	b.eq	411190 <printf@plt+0xfd60>  // b.none
  411174:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411178:	add	x0, x0, #0x1a0
  41117c:	bl	4046c4 <printf@plt+0x3294>
  411180:	mov	x1, x0
  411184:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411188:	add	x0, x0, #0x998
  41118c:	bl	401430 <printf@plt>
  411190:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411194:	add	x2, x0, #0x9b8
  411198:	ldr	w1, [sp, #292]
  41119c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4111a0:	add	x0, x0, #0xe00
  4111a4:	bl	401430 <printf@plt>
  4111a8:	ldr	x0, [sp, #64]
  4111ac:	ldr	x0, [x0]
  4111b0:	ldr	x19, [x0]
  4111b4:	add	x2, sp, #0xd8
  4111b8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4111bc:	add	x1, x0, #0x9b8
  4111c0:	mov	x0, x2
  4111c4:	bl	412670 <printf@plt+0x11240>
  4111c8:	add	x2, sp, #0xe8
  4111cc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4111d0:	add	x1, x0, #0x9c0
  4111d4:	mov	x0, x2
  4111d8:	bl	412670 <printf@plt+0x11240>
  4111dc:	add	x1, sp, #0xe8
  4111e0:	add	x0, sp, #0xd8
  4111e4:	mov	x2, x1
  4111e8:	mov	x1, x0
  4111ec:	ldr	x0, [sp, #64]
  4111f0:	blr	x19
  4111f4:	add	x0, sp, #0xe8
  4111f8:	bl	4126b0 <printf@plt+0x11280>
  4111fc:	add	x0, sp, #0xd8
  411200:	bl	4126b0 <printf@plt+0x11280>
  411204:	mov	w1, #0x1                   	// #1
  411208:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41120c:	add	x0, x0, #0x1a0
  411210:	bl	404514 <printf@plt+0x30e4>
  411214:	and	w0, w0, #0xff
  411218:	cmp	w0, #0x0
  41121c:	b.eq	41122c <printf@plt+0xfdfc>  // b.none
  411220:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411224:	add	x0, x0, #0x9c8
  411228:	b	411234 <printf@plt+0xfe04>
  41122c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411230:	add	x0, x0, #0x9c0
  411234:	mov	x3, x0
  411238:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41123c:	add	x2, x0, #0x9b8
  411240:	ldr	w1, [sp, #292]
  411244:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411248:	add	x0, x0, #0xe18
  41124c:	bl	401430 <printf@plt>
  411250:	mov	w1, #0x80                  	// #128
  411254:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411258:	add	x0, x0, #0x1a0
  41125c:	bl	404514 <printf@plt+0x30e4>
  411260:	and	w0, w0, #0xff
  411264:	cmp	w0, #0x0
  411268:	b.eq	411290 <printf@plt+0xfe60>  // b.none
  41126c:	ldr	w0, [sp, #292]
  411270:	sub	w0, w0, #0x4
  411274:	str	w0, [sp, #292]
  411278:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41127c:	add	x2, x0, #0x9b8
  411280:	ldr	w1, [sp, #292]
  411284:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411288:	add	x0, x0, #0xe38
  41128c:	bl	401430 <printf@plt>
  411290:	mov	w1, #0x80                  	// #128
  411294:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411298:	add	x0, x0, #0x1a0
  41129c:	bl	404514 <printf@plt+0x30e4>
  4112a0:	and	w0, w0, #0xff
  4112a4:	cmp	w0, #0x0
  4112a8:	b.eq	4112c4 <printf@plt+0xfe94>  // b.none
  4112ac:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4112b0:	add	x2, x0, #0x9b8
  4112b4:	ldr	w1, [sp, #292]
  4112b8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4112bc:	add	x0, x0, #0xe50
  4112c0:	bl	401430 <printf@plt>
  4112c4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4112c8:	add	x6, x0, #0x9b8
  4112cc:	ldr	w5, [sp, #292]
  4112d0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4112d4:	add	x4, x0, #0x9b8
  4112d8:	ldr	w3, [sp, #292]
  4112dc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4112e0:	add	x2, x0, #0x9b8
  4112e4:	ldr	w1, [sp, #292]
  4112e8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4112ec:	add	x0, x0, #0xe70
  4112f0:	bl	401430 <printf@plt>
  4112f4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4112f8:	add	x2, x0, #0x9b8
  4112fc:	ldr	w1, [sp, #292]
  411300:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411304:	add	x0, x0, #0xea0
  411308:	bl	401430 <printf@plt>
  41130c:	b	411794 <printf@plt+0x10364>
  411310:	mov	w0, #0x8                   	// #8
  411314:	str	w0, [sp, #288]
  411318:	mov	w1, #0x80                  	// #128
  41131c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411320:	add	x0, x0, #0x1a0
  411324:	bl	404514 <printf@plt+0x30e4>
  411328:	and	w0, w0, #0xff
  41132c:	cmp	w0, #0x0
  411330:	b.eq	411368 <printf@plt+0xff38>  // b.none
  411334:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411338:	add	x0, x0, #0x1a0
  41133c:	bl	4046ac <printf@plt+0x327c>
  411340:	mov	x3, x0
  411344:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411348:	add	x2, x0, #0x9b8
  41134c:	ldr	w1, [sp, #288]
  411350:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411354:	add	x0, x0, #0xea8
  411358:	bl	401430 <printf@plt>
  41135c:	ldr	w0, [sp, #288]
  411360:	add	w0, w0, #0x2
  411364:	str	w0, [sp, #288]
  411368:	mov	w1, #0x4000                	// #16384
  41136c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411370:	add	x0, x0, #0x1a0
  411374:	bl	404514 <printf@plt+0x30e4>
  411378:	and	w0, w0, #0xff
  41137c:	cmp	w0, #0x0
  411380:	b.eq	41153c <printf@plt+0x1010c>  // b.none
  411384:	mov	w1, #0x80                  	// #128
  411388:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41138c:	add	x0, x0, #0x1a0
  411390:	bl	404514 <printf@plt+0x30e4>
  411394:	and	w0, w0, #0xff
  411398:	eor	w0, w0, #0x1
  41139c:	and	w0, w0, #0xff
  4113a0:	cmp	w0, #0x0
  4113a4:	b.eq	411490 <printf@plt+0x10060>  // b.none
  4113a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4113ac:	add	x0, x0, #0x650
  4113b0:	ldr	x19, [x0]
  4113b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4113b8:	add	x0, x0, #0x1a0
  4113bc:	bl	404694 <printf@plt+0x3264>
  4113c0:	mov	x6, x0
  4113c4:	mov	x5, x19
  4113c8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4113cc:	add	x4, x0, #0x9b8
  4113d0:	ldr	w3, [sp, #288]
  4113d4:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4113d8:	add	x2, x0, #0x9b8
  4113dc:	ldr	w1, [sp, #288]
  4113e0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4113e4:	add	x0, x0, #0xec0
  4113e8:	bl	401430 <printf@plt>
  4113ec:	mov	w1, #0x1                   	// #1
  4113f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4113f4:	add	x0, x0, #0x1a0
  4113f8:	bl	404514 <printf@plt+0x30e4>
  4113fc:	and	w0, w0, #0xff
  411400:	cmp	w0, #0x0
  411404:	b.eq	411424 <printf@plt+0xfff4>  // b.none
  411408:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41140c:	add	x0, x0, #0x1a0
  411410:	bl	404634 <printf@plt+0x3204>
  411414:	mov	x1, x0
  411418:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41141c:	add	x0, x0, #0xbf0
  411420:	bl	401430 <printf@plt>
  411424:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411428:	add	x4, x0, #0x9b8
  41142c:	ldr	w3, [sp, #288]
  411430:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411434:	add	x2, x0, #0x9b8
  411438:	ldr	w1, [sp, #288]
  41143c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411440:	add	x0, x0, #0xee0
  411444:	bl	401430 <printf@plt>
  411448:	ldr	w0, [sp, #288]
  41144c:	add	w0, w0, #0x4
  411450:	str	w0, [sp, #288]
  411454:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411458:	add	x0, x0, #0x650
  41145c:	ldr	x1, [x0]
  411460:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411464:	add	x0, x0, #0x658
  411468:	ldr	x0, [x0]
  41146c:	mov	x4, x0
  411470:	mov	x3, x1
  411474:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411478:	add	x2, x0, #0x9b8
  41147c:	ldr	w1, [sp, #288]
  411480:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411484:	add	x0, x0, #0xf00
  411488:	bl	401430 <printf@plt>
  41148c:	b	41151c <printf@plt+0x100ec>
  411490:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411494:	add	x0, x0, #0x650
  411498:	ldr	x19, [x0]
  41149c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4114a0:	add	x0, x0, #0x658
  4114a4:	ldr	x20, [x0]
  4114a8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4114ac:	add	x0, x0, #0x1a0
  4114b0:	bl	404694 <printf@plt+0x3264>
  4114b4:	mov	x7, x0
  4114b8:	mov	x6, x20
  4114bc:	mov	x5, x19
  4114c0:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4114c4:	add	x4, x0, #0x9b8
  4114c8:	ldr	w3, [sp, #288]
  4114cc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4114d0:	add	x2, x0, #0x9b8
  4114d4:	ldr	w1, [sp, #288]
  4114d8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4114dc:	add	x0, x0, #0xf18
  4114e0:	bl	401430 <printf@plt>
  4114e4:	mov	w1, #0x1                   	// #1
  4114e8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4114ec:	add	x0, x0, #0x1a0
  4114f0:	bl	404514 <printf@plt+0x30e4>
  4114f4:	and	w0, w0, #0xff
  4114f8:	cmp	w0, #0x0
  4114fc:	b.eq	41151c <printf@plt+0x100ec>  // b.none
  411500:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411504:	add	x0, x0, #0x1a0
  411508:	bl	404634 <printf@plt+0x3204>
  41150c:	mov	x1, x0
  411510:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411514:	add	x0, x0, #0xbf0
  411518:	bl	401430 <printf@plt>
  41151c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411520:	add	x0, x0, #0x1a0
  411524:	bl	4046c4 <printf@plt+0x3294>
  411528:	mov	x1, x0
  41152c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411530:	add	x0, x0, #0x998
  411534:	bl	401430 <printf@plt>
  411538:	b	4115c8 <printf@plt+0x10198>
  41153c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411540:	add	x0, x0, #0x650
  411544:	ldr	x19, [x0]
  411548:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41154c:	add	x0, x0, #0x658
  411550:	ldr	x20, [x0]
  411554:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411558:	add	x0, x0, #0x1a0
  41155c:	bl	404694 <printf@plt+0x3264>
  411560:	mov	x7, x0
  411564:	mov	x6, x20
  411568:	mov	x5, x19
  41156c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411570:	add	x4, x0, #0x9b8
  411574:	ldr	w3, [sp, #288]
  411578:	adrp	x0, 417000 <printf@plt+0x15bd0>
  41157c:	add	x2, x0, #0x9b8
  411580:	ldr	w1, [sp, #288]
  411584:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411588:	add	x0, x0, #0xf18
  41158c:	bl	401430 <printf@plt>
  411590:	mov	w1, #0x1                   	// #1
  411594:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411598:	add	x0, x0, #0x1a0
  41159c:	bl	404514 <printf@plt+0x30e4>
  4115a0:	and	w0, w0, #0xff
  4115a4:	cmp	w0, #0x0
  4115a8:	b.eq	4115c8 <printf@plt+0x10198>  // b.none
  4115ac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4115b0:	add	x0, x0, #0x1a0
  4115b4:	bl	404634 <printf@plt+0x3204>
  4115b8:	mov	x1, x0
  4115bc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4115c0:	add	x0, x0, #0xbf0
  4115c4:	bl	401430 <printf@plt>
  4115c8:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4115cc:	add	x2, x0, #0x9b8
  4115d0:	ldr	w1, [sp, #288]
  4115d4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4115d8:	add	x0, x0, #0xf38
  4115dc:	bl	401430 <printf@plt>
  4115e0:	mov	w1, #0x4000                	// #16384
  4115e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4115e8:	add	x0, x0, #0x1a0
  4115ec:	bl	404514 <printf@plt+0x30e4>
  4115f0:	and	w0, w0, #0xff
  4115f4:	eor	w0, w0, #0x1
  4115f8:	and	w0, w0, #0xff
  4115fc:	cmp	w0, #0x0
  411600:	b.eq	411628 <printf@plt+0x101f8>  // b.none
  411604:	mov	w1, #0x2000                	// #8192
  411608:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41160c:	add	x0, x0, #0x1a0
  411610:	bl	404514 <printf@plt+0x30e4>
  411614:	and	w0, w0, #0xff
  411618:	cmp	w0, #0x0
  41161c:	b.eq	411628 <printf@plt+0x101f8>  // b.none
  411620:	mov	w0, #0x1                   	// #1
  411624:	b	41162c <printf@plt+0x101fc>
  411628:	mov	w0, #0x0                   	// #0
  41162c:	cmp	w0, #0x0
  411630:	b.eq	411640 <printf@plt+0x10210>  // b.none
  411634:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411638:	add	x0, x0, #0xf48
  41163c:	bl	401430 <printf@plt>
  411640:	ldr	x0, [sp, #64]
  411644:	ldr	x0, [x0]
  411648:	ldr	x19, [x0]
  41164c:	add	x2, sp, #0xf8
  411650:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411654:	add	x1, x0, #0x9b8
  411658:	mov	x0, x2
  41165c:	bl	412670 <printf@plt+0x11240>
  411660:	add	x2, sp, #0x108
  411664:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411668:	add	x1, x0, #0x9c0
  41166c:	mov	x0, x2
  411670:	bl	412670 <printf@plt+0x11240>
  411674:	add	x1, sp, #0x108
  411678:	add	x0, sp, #0xf8
  41167c:	mov	x2, x1
  411680:	mov	x1, x0
  411684:	ldr	x0, [sp, #64]
  411688:	blr	x19
  41168c:	add	x0, sp, #0x108
  411690:	bl	4126b0 <printf@plt+0x11280>
  411694:	add	x0, sp, #0xf8
  411698:	bl	4126b0 <printf@plt+0x11280>
  41169c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4116a0:	add	x2, x0, #0x9b8
  4116a4:	ldr	w1, [sp, #288]
  4116a8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4116ac:	add	x0, x0, #0xf50
  4116b0:	bl	401430 <printf@plt>
  4116b4:	mov	w1, #0x1                   	// #1
  4116b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4116bc:	add	x0, x0, #0x1a0
  4116c0:	bl	404514 <printf@plt+0x30e4>
  4116c4:	and	w0, w0, #0xff
  4116c8:	cmp	w0, #0x0
  4116cc:	b.eq	4116f0 <printf@plt+0x102c0>  // b.none
  4116d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4116d4:	add	x0, x0, #0x1a0
  4116d8:	bl	404694 <printf@plt+0x3264>
  4116dc:	mov	x1, x0
  4116e0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4116e4:	add	x0, x0, #0xf68
  4116e8:	bl	401430 <printf@plt>
  4116ec:	b	4116f8 <printf@plt+0x102c8>
  4116f0:	mov	w0, #0x73                  	// #115
  4116f4:	bl	4012a0 <putchar@plt>
  4116f8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4116fc:	add	x0, x0, #0x168
  411700:	bl	4011c0 <puts@plt>
  411704:	mov	w1, #0x4000                	// #16384
  411708:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41170c:	add	x0, x0, #0x1a0
  411710:	bl	404514 <printf@plt+0x30e4>
  411714:	and	w0, w0, #0xff
  411718:	cmp	w0, #0x0
  41171c:	b.eq	41174c <printf@plt+0x1031c>  // b.none
  411720:	mov	w1, #0x80                  	// #128
  411724:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411728:	add	x0, x0, #0x1a0
  41172c:	bl	404514 <printf@plt+0x30e4>
  411730:	and	w0, w0, #0xff
  411734:	eor	w0, w0, #0x1
  411738:	and	w0, w0, #0xff
  41173c:	cmp	w0, #0x0
  411740:	b.eq	41174c <printf@plt+0x1031c>  // b.none
  411744:	mov	w0, #0x1                   	// #1
  411748:	b	411750 <printf@plt+0x10320>
  41174c:	mov	w0, #0x0                   	// #0
  411750:	cmp	w0, #0x0
  411754:	b.eq	41177c <printf@plt+0x1034c>  // b.none
  411758:	ldr	w0, [sp, #288]
  41175c:	sub	w0, w0, #0x4
  411760:	str	w0, [sp, #288]
  411764:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411768:	add	x2, x0, #0x9b8
  41176c:	ldr	w1, [sp, #288]
  411770:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411774:	add	x0, x0, #0xc30
  411778:	bl	401430 <printf@plt>
  41177c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411780:	add	x2, x0, #0x9b8
  411784:	ldr	w1, [sp, #288]
  411788:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41178c:	add	x0, x0, #0xea0
  411790:	bl	401430 <printf@plt>
  411794:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411798:	add	x0, x0, #0xf78
  41179c:	bl	4011c0 <puts@plt>
  4117a0:	b	41184c <printf@plt+0x1041c>
  4117a4:	mov	x19, x0
  4117a8:	add	x0, sp, #0x68
  4117ac:	bl	4126b0 <printf@plt+0x11280>
  4117b0:	add	x0, sp, #0x58
  4117b4:	bl	4126b0 <printf@plt+0x11280>
  4117b8:	mov	x0, x19
  4117bc:	bl	4013e0 <_Unwind_Resume@plt>
  4117c0:	mov	x19, x0
  4117c4:	add	x0, sp, #0x88
  4117c8:	bl	4126b0 <printf@plt+0x11280>
  4117cc:	add	x0, sp, #0x78
  4117d0:	bl	4126b0 <printf@plt+0x11280>
  4117d4:	mov	x0, x19
  4117d8:	bl	4013e0 <_Unwind_Resume@plt>
  4117dc:	mov	x19, x0
  4117e0:	add	x0, sp, #0xa8
  4117e4:	bl	4126b0 <printf@plt+0x11280>
  4117e8:	add	x0, sp, #0x98
  4117ec:	bl	4126b0 <printf@plt+0x11280>
  4117f0:	mov	x0, x19
  4117f4:	bl	4013e0 <_Unwind_Resume@plt>
  4117f8:	mov	x19, x0
  4117fc:	add	x0, sp, #0xc8
  411800:	bl	4126b0 <printf@plt+0x11280>
  411804:	add	x0, sp, #0xb8
  411808:	bl	4126b0 <printf@plt+0x11280>
  41180c:	mov	x0, x19
  411810:	bl	4013e0 <_Unwind_Resume@plt>
  411814:	mov	x19, x0
  411818:	add	x0, sp, #0xe8
  41181c:	bl	4126b0 <printf@plt+0x11280>
  411820:	add	x0, sp, #0xd8
  411824:	bl	4126b0 <printf@plt+0x11280>
  411828:	mov	x0, x19
  41182c:	bl	4013e0 <_Unwind_Resume@plt>
  411830:	mov	x19, x0
  411834:	add	x0, sp, #0x108
  411838:	bl	4126b0 <printf@plt+0x11280>
  41183c:	add	x0, sp, #0xf8
  411840:	bl	4126b0 <printf@plt+0x11280>
  411844:	mov	x0, x19
  411848:	bl	4013e0 <_Unwind_Resume@plt>
  41184c:	ldp	x19, x20, [sp, #32]
  411850:	ldp	x21, x22, [sp, #48]
  411854:	ldp	x29, x30, [sp, #16]
  411858:	add	sp, sp, #0x130
  41185c:	ret
  411860:	stp	x29, x30, [sp, #-96]!
  411864:	mov	x29, sp
  411868:	str	x19, [sp, #16]
  41186c:	str	x0, [sp, #40]
  411870:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411874:	add	x0, x0, #0x668
  411878:	ldr	x1, [x0]
  41187c:	ldr	x0, [sp, #40]
  411880:	ldr	x0, [x0, #24]
  411884:	mov	x2, x0
  411888:	adrp	x0, 418000 <printf@plt+0x16bd0>
  41188c:	add	x0, x0, #0xf90
  411890:	bl	401430 <printf@plt>
  411894:	mov	w1, #0x20                  	// #32
  411898:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41189c:	add	x0, x0, #0x1a0
  4118a0:	bl	404514 <printf@plt+0x30e4>
  4118a4:	and	w0, w0, #0xff
  4118a8:	cmp	w0, #0x0
  4118ac:	b.eq	4118cc <printf@plt+0x1049c>  // b.none
  4118b0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4118b4:	add	x0, x0, #0x1a0
  4118b8:	bl	404664 <printf@plt+0x3234>
  4118bc:	mov	x1, x0
  4118c0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4118c4:	add	x0, x0, #0x38
  4118c8:	bl	401430 <printf@plt>
  4118cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4118d0:	add	x0, x0, #0x1a0
  4118d4:	bl	40461c <printf@plt+0x31ec>
  4118d8:	mov	x1, x0
  4118dc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4118e0:	add	x0, x0, #0x40
  4118e4:	bl	401430 <printf@plt>
  4118e8:	mov	w1, #0x4                   	// #4
  4118ec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4118f0:	add	x0, x0, #0x1a0
  4118f4:	bl	404514 <printf@plt+0x30e4>
  4118f8:	and	w0, w0, #0xff
  4118fc:	cmp	w0, #0x0
  411900:	b.eq	411910 <printf@plt+0x104e0>  // b.none
  411904:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411908:	add	x0, x0, #0x48
  41190c:	b	411984 <printf@plt+0x10554>
  411910:	mov	w1, #0x8                   	// #8
  411914:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411918:	add	x0, x0, #0x1a0
  41191c:	bl	404514 <printf@plt+0x30e4>
  411920:	and	w0, w0, #0xff
  411924:	cmp	w0, #0x0
  411928:	b.eq	411938 <printf@plt+0x10508>  // b.none
  41192c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411930:	add	x0, x0, #0x80
  411934:	b	411984 <printf@plt+0x10554>
  411938:	mov	w1, #0x10                  	// #16
  41193c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411940:	add	x0, x0, #0x1a0
  411944:	bl	404514 <printf@plt+0x30e4>
  411948:	and	w19, w0, #0xff
  41194c:	mov	w1, #0x20                  	// #32
  411950:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411954:	add	x0, x0, #0x1a0
  411958:	bl	404514 <printf@plt+0x30e4>
  41195c:	and	w0, w0, #0xff
  411960:	orr	w0, w19, w0
  411964:	and	w0, w0, #0xff
  411968:	cmp	w0, #0x0
  41196c:	b.eq	41197c <printf@plt+0x1054c>  // b.none
  411970:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411974:	add	x0, x0, #0xb8
  411978:	b	411984 <printf@plt+0x10554>
  41197c:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411980:	add	x0, x0, #0x9b8
  411984:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  411988:	add	x1, x1, #0x650
  41198c:	ldr	x3, [x1]
  411990:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  411994:	add	x1, x1, #0x650
  411998:	ldr	x1, [x1]
  41199c:	mov	x2, x1
  4119a0:	mov	x1, x3
  4119a4:	bl	401430 <printf@plt>
  4119a8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  4119ac:	add	x0, x0, #0xe0
  4119b0:	bl	4011c0 <puts@plt>
  4119b4:	mov	w1, #0x400                 	// #1024
  4119b8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4119bc:	add	x0, x0, #0x1a0
  4119c0:	bl	404514 <printf@plt+0x30e4>
  4119c4:	and	w0, w0, #0xff
  4119c8:	cmp	w0, #0x0
  4119cc:	b.eq	4119fc <printf@plt+0x105cc>  // b.none
  4119d0:	mov	w1, #0x1000                	// #4096
  4119d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4119d8:	add	x0, x0, #0x1a0
  4119dc:	bl	404514 <printf@plt+0x30e4>
  4119e0:	and	w0, w0, #0xff
  4119e4:	eor	w0, w0, #0x1
  4119e8:	and	w0, w0, #0xff
  4119ec:	cmp	w0, #0x0
  4119f0:	b.eq	4119fc <printf@plt+0x105cc>  // b.none
  4119f4:	mov	w0, #0x1                   	// #1
  4119f8:	b	411a00 <printf@plt+0x105d0>
  4119fc:	mov	w0, #0x0                   	// #0
  411a00:	cmp	w0, #0x0
  411a04:	b.eq	411a34 <printf@plt+0x10604>  // b.none
  411a08:	add	x2, sp, #0x30
  411a0c:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411a10:	add	x1, x0, #0x230
  411a14:	mov	x0, x2
  411a18:	bl	412568 <printf@plt+0x11138>
  411a1c:	add	x0, sp, #0x30
  411a20:	mov	x1, x0
  411a24:	ldr	x0, [sp, #40]
  411a28:	bl	40cdf0 <printf@plt+0xb9c0>
  411a2c:	add	x0, sp, #0x30
  411a30:	bl	4125a8 <printf@plt+0x11178>
  411a34:	mov	w1, #0x4000                	// #16384
  411a38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411a3c:	add	x0, x0, #0x1a0
  411a40:	bl	404514 <printf@plt+0x30e4>
  411a44:	and	w0, w0, #0xff
  411a48:	cmp	w0, #0x0
  411a4c:	b.eq	411aa0 <printf@plt+0x10670>  // b.none
  411a50:	mov	w1, #0x1000                	// #4096
  411a54:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411a58:	add	x0, x0, #0x1a0
  411a5c:	bl	404514 <printf@plt+0x30e4>
  411a60:	and	w0, w0, #0xff
  411a64:	eor	w0, w0, #0x1
  411a68:	and	w0, w0, #0xff
  411a6c:	cmp	w0, #0x0
  411a70:	b.eq	411aa0 <printf@plt+0x10670>  // b.none
  411a74:	mov	w1, #0x1                   	// #1
  411a78:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411a7c:	add	x0, x0, #0x1a0
  411a80:	bl	404514 <printf@plt+0x30e4>
  411a84:	and	w0, w0, #0xff
  411a88:	eor	w0, w0, #0x1
  411a8c:	and	w0, w0, #0xff
  411a90:	cmp	w0, #0x0
  411a94:	b.eq	411aa0 <printf@plt+0x10670>  // b.none
  411a98:	mov	w0, #0x1                   	// #1
  411a9c:	b	411aa4 <printf@plt+0x10674>
  411aa0:	mov	w0, #0x0                   	// #0
  411aa4:	cmp	w0, #0x0
  411aa8:	b.eq	411ab4 <printf@plt+0x10684>  // b.none
  411aac:	ldr	x0, [sp, #40]
  411ab0:	bl	40fb38 <printf@plt+0xe708>
  411ab4:	mov	w1, #0x1000                	// #4096
  411ab8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411abc:	add	x0, x0, #0x1a0
  411ac0:	bl	404514 <printf@plt+0x30e4>
  411ac4:	and	w0, w0, #0xff
  411ac8:	eor	w0, w0, #0x1
  411acc:	and	w0, w0, #0xff
  411ad0:	cmp	w0, #0x0
  411ad4:	b.eq	411ae0 <printf@plt+0x106b0>  // b.none
  411ad8:	ldr	x0, [sp, #40]
  411adc:	bl	40fbdc <printf@plt+0xe7ac>
  411ae0:	mov	w1, #0x80                  	// #128
  411ae4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411ae8:	add	x0, x0, #0x1a0
  411aec:	bl	404514 <printf@plt+0x30e4>
  411af0:	and	w0, w0, #0xff
  411af4:	cmp	w0, #0x0
  411af8:	b.eq	411b20 <printf@plt+0x106f0>  // b.none
  411afc:	add	x0, sp, #0x48
  411b00:	bl	412888 <printf@plt+0x11458>
  411b04:	add	x0, sp, #0x48
  411b08:	mov	x1, x0
  411b0c:	ldr	x0, [sp, #40]
  411b10:	bl	410454 <printf@plt+0xf024>
  411b14:	add	x0, sp, #0x48
  411b18:	bl	4128b8 <printf@plt+0x11488>
  411b1c:	b	411b80 <printf@plt+0x10750>
  411b20:	mov	w1, #0x100                 	// #256
  411b24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411b28:	add	x0, x0, #0x1a0
  411b2c:	bl	404514 <printf@plt+0x30e4>
  411b30:	and	w0, w0, #0xff
  411b34:	cmp	w0, #0x0
  411b38:	b.eq	411b60 <printf@plt+0x10730>  // b.none
  411b3c:	add	x0, sp, #0x50
  411b40:	bl	412800 <printf@plt+0x113d0>
  411b44:	add	x0, sp, #0x50
  411b48:	mov	x1, x0
  411b4c:	ldr	x0, [sp, #40]
  411b50:	bl	410454 <printf@plt+0xf024>
  411b54:	add	x0, sp, #0x50
  411b58:	bl	412830 <printf@plt+0x11400>
  411b5c:	b	411b80 <printf@plt+0x10750>
  411b60:	add	x0, sp, #0x58
  411b64:	bl	412778 <printf@plt+0x11348>
  411b68:	add	x0, sp, #0x58
  411b6c:	mov	x1, x0
  411b70:	ldr	x0, [sp, #40]
  411b74:	bl	410454 <printf@plt+0xf024>
  411b78:	add	x0, sp, #0x58
  411b7c:	bl	4127a8 <printf@plt+0x11378>
  411b80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411b84:	add	x0, x0, #0xf98
  411b88:	bl	4011c0 <puts@plt>
  411b8c:	b	411be0 <printf@plt+0x107b0>
  411b90:	mov	x19, x0
  411b94:	add	x0, sp, #0x30
  411b98:	bl	4125a8 <printf@plt+0x11178>
  411b9c:	mov	x0, x19
  411ba0:	bl	4013e0 <_Unwind_Resume@plt>
  411ba4:	mov	x19, x0
  411ba8:	add	x0, sp, #0x48
  411bac:	bl	4128b8 <printf@plt+0x11488>
  411bb0:	mov	x0, x19
  411bb4:	bl	4013e0 <_Unwind_Resume@plt>
  411bb8:	mov	x19, x0
  411bbc:	add	x0, sp, #0x50
  411bc0:	bl	412830 <printf@plt+0x11400>
  411bc4:	mov	x0, x19
  411bc8:	bl	4013e0 <_Unwind_Resume@plt>
  411bcc:	mov	x19, x0
  411bd0:	add	x0, sp, #0x58
  411bd4:	bl	4127a8 <printf@plt+0x11378>
  411bd8:	mov	x0, x19
  411bdc:	bl	4013e0 <_Unwind_Resume@plt>
  411be0:	ldr	x19, [sp, #16]
  411be4:	ldp	x29, x30, [sp], #96
  411be8:	ret
  411bec:	stp	x29, x30, [sp, #-96]!
  411bf0:	mov	x29, sp
  411bf4:	stp	x19, x20, [sp, #16]
  411bf8:	stp	x21, x22, [sp, #32]
  411bfc:	str	x0, [sp, #56]
  411c00:	ldr	x0, [sp, #56]
  411c04:	bl	40ca94 <printf@plt+0xb664>
  411c08:	mov	w1, #0x20                  	// #32
  411c0c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c10:	add	x0, x0, #0x1a0
  411c14:	bl	404514 <printf@plt+0x30e4>
  411c18:	and	w0, w0, #0xff
  411c1c:	cmp	w0, #0x0
  411c20:	b.eq	411c3c <printf@plt+0x1080c>  // b.none
  411c24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c28:	add	x0, x0, #0x650
  411c2c:	adrp	x1, 417000 <printf@plt+0x15bd0>
  411c30:	add	x1, x1, #0x9b8
  411c34:	str	x1, [x0]
  411c38:	b	411c50 <printf@plt+0x10820>
  411c3c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c40:	add	x0, x0, #0x650
  411c44:	adrp	x1, 418000 <printf@plt+0x16bd0>
  411c48:	add	x1, x1, #0xfa0
  411c4c:	str	x1, [x0]
  411c50:	mov	w1, #0x8                   	// #8
  411c54:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c58:	add	x0, x0, #0x1a0
  411c5c:	bl	404514 <printf@plt+0x30e4>
  411c60:	and	w19, w0, #0xff
  411c64:	mov	w1, #0x10                  	// #16
  411c68:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c6c:	add	x0, x0, #0x1a0
  411c70:	bl	404514 <printf@plt+0x30e4>
  411c74:	and	w0, w0, #0xff
  411c78:	orr	w0, w19, w0
  411c7c:	and	w19, w0, #0xff
  411c80:	mov	w1, #0x20                  	// #32
  411c84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411c88:	add	x0, x0, #0x1a0
  411c8c:	bl	404514 <printf@plt+0x30e4>
  411c90:	and	w0, w0, #0xff
  411c94:	orr	w0, w19, w0
  411c98:	and	w0, w0, #0xff
  411c9c:	cmp	w0, #0x0
  411ca0:	cset	w0, ne  // ne = any
  411ca4:	and	w0, w0, #0xff
  411ca8:	cmp	w0, #0x0
  411cac:	b.eq	411d5c <printf@plt+0x1092c>  // b.none
  411cb0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411cb4:	add	x0, x0, #0x658
  411cb8:	adrp	x1, 418000 <printf@plt+0x16bd0>
  411cbc:	add	x1, x1, #0xfb0
  411cc0:	str	x1, [x0]
  411cc4:	mov	w1, #0x200                 	// #512
  411cc8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411ccc:	add	x0, x0, #0x1a0
  411cd0:	bl	404514 <printf@plt+0x30e4>
  411cd4:	and	w0, w0, #0xff
  411cd8:	cmp	w0, #0x0
  411cdc:	b.eq	411cec <printf@plt+0x108bc>  // b.none
  411ce0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411ce4:	add	x0, x0, #0xfb0
  411ce8:	b	411cf4 <printf@plt+0x108c4>
  411cec:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411cf0:	add	x0, x0, #0x9b8
  411cf4:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  411cf8:	add	x1, x1, #0x660
  411cfc:	str	x0, [x1]
  411d00:	mov	w1, #0x200                 	// #512
  411d04:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411d08:	add	x0, x0, #0x1a0
  411d0c:	bl	404514 <printf@plt+0x30e4>
  411d10:	and	w0, w0, #0xff
  411d14:	cmp	w0, #0x0
  411d18:	b.eq	411d44 <printf@plt+0x10914>  // b.none
  411d1c:	mov	w1, #0x1                   	// #1
  411d20:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411d24:	add	x0, x0, #0x1a0
  411d28:	bl	404514 <printf@plt+0x30e4>
  411d2c:	and	w0, w0, #0xff
  411d30:	cmp	w0, #0x0
  411d34:	b.eq	411d44 <printf@plt+0x10914>  // b.none
  411d38:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411d3c:	add	x0, x0, #0xfb0
  411d40:	b	411d4c <printf@plt+0x1091c>
  411d44:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411d48:	add	x0, x0, #0x9b8
  411d4c:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  411d50:	add	x1, x1, #0x668
  411d54:	str	x0, [x1]
  411d58:	b	411d98 <printf@plt+0x10968>
  411d5c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411d60:	add	x0, x0, #0x658
  411d64:	adrp	x1, 417000 <printf@plt+0x15bd0>
  411d68:	add	x1, x1, #0x9b8
  411d6c:	str	x1, [x0]
  411d70:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411d74:	add	x0, x0, #0x660
  411d78:	adrp	x1, 417000 <printf@plt+0x15bd0>
  411d7c:	add	x1, x1, #0x9b8
  411d80:	str	x1, [x0]
  411d84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411d88:	add	x0, x0, #0x668
  411d8c:	adrp	x1, 417000 <printf@plt+0x15bd0>
  411d90:	add	x1, x1, #0x9b8
  411d94:	str	x1, [x0]
  411d98:	mov	w1, #0x1                   	// #1
  411d9c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411da0:	add	x0, x0, #0x1a0
  411da4:	bl	404514 <printf@plt+0x30e4>
  411da8:	and	w0, w0, #0xff
  411dac:	eor	w0, w0, #0x1
  411db0:	and	w0, w0, #0xff
  411db4:	cmp	w0, #0x0
  411db8:	b.eq	411e24 <printf@plt+0x109f4>  // b.none
  411dbc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411dc0:	add	x0, x0, #0x658
  411dc4:	ldr	x0, [x0]
  411dc8:	ldrb	w0, [x0]
  411dcc:	cmp	w0, #0x0
  411dd0:	b.eq	411de0 <printf@plt+0x109b0>  // b.none
  411dd4:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411dd8:	add	x0, x0, #0xfb8
  411ddc:	b	411de8 <printf@plt+0x109b8>
  411de0:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411de4:	add	x0, x0, #0xfc8
  411de8:	ldr	x1, [sp, #56]
  411dec:	str	x0, [x1, #24]
  411df0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411df4:	add	x0, x0, #0x658
  411df8:	ldr	x0, [x0]
  411dfc:	ldrb	w0, [x0]
  411e00:	cmp	w0, #0x0
  411e04:	b.eq	411e14 <printf@plt+0x109e4>  // b.none
  411e08:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411e0c:	add	x0, x0, #0xfb8
  411e10:	b	411e1c <printf@plt+0x109ec>
  411e14:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411e18:	add	x0, x0, #0xfc8
  411e1c:	ldr	x1, [sp, #56]
  411e20:	str	x0, [x1, #32]
  411e24:	mov	w1, #0x4000                	// #16384
  411e28:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411e2c:	add	x0, x0, #0x1a0
  411e30:	bl	404514 <printf@plt+0x30e4>
  411e34:	and	w0, w0, #0xff
  411e38:	eor	w0, w0, #0x1
  411e3c:	and	w0, w0, #0xff
  411e40:	cmp	w0, #0x0
  411e44:	b.ne	411e64 <printf@plt+0x10a34>  // b.any
  411e48:	mov	w1, #0x1                   	// #1
  411e4c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411e50:	add	x0, x0, #0x1a0
  411e54:	bl	404514 <printf@plt+0x30e4>
  411e58:	and	w0, w0, #0xff
  411e5c:	cmp	w0, #0x0
  411e60:	b.eq	411e70 <printf@plt+0x10a40>  // b.none
  411e64:	ldr	x0, [sp, #56]
  411e68:	ldr	x0, [x0, #32]
  411e6c:	b	411e78 <printf@plt+0x10a48>
  411e70:	adrp	x0, 417000 <printf@plt+0x15bd0>
  411e74:	add	x0, x0, #0x7b0
  411e78:	ldr	x1, [sp, #56]
  411e7c:	str	x0, [x1, #40]
  411e80:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411e84:	add	x0, x0, #0xfd0
  411e88:	bl	401430 <printf@plt>
  411e8c:	mov	w1, #0x4                   	// #4
  411e90:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411e94:	add	x0, x0, #0x1a0
  411e98:	bl	404514 <printf@plt+0x30e4>
  411e9c:	and	w0, w0, #0xff
  411ea0:	cmp	w0, #0x0
  411ea4:	b.eq	411eb8 <printf@plt+0x10a88>  // b.none
  411ea8:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411eac:	add	x0, x0, #0xfd8
  411eb0:	bl	401430 <printf@plt>
  411eb4:	b	411f34 <printf@plt+0x10b04>
  411eb8:	mov	w1, #0x8                   	// #8
  411ebc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411ec0:	add	x0, x0, #0x1a0
  411ec4:	bl	404514 <printf@plt+0x30e4>
  411ec8:	and	w0, w0, #0xff
  411ecc:	cmp	w0, #0x0
  411ed0:	b.eq	411ee0 <printf@plt+0x10ab0>  // b.none
  411ed4:	mov	w0, #0x43                  	// #67
  411ed8:	bl	4012a0 <putchar@plt>
  411edc:	b	411f34 <printf@plt+0x10b04>
  411ee0:	mov	w1, #0x10                  	// #16
  411ee4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411ee8:	add	x0, x0, #0x1a0
  411eec:	bl	404514 <printf@plt+0x30e4>
  411ef0:	and	w0, w0, #0xff
  411ef4:	cmp	w0, #0x0
  411ef8:	b.eq	411f0c <printf@plt+0x10adc>  // b.none
  411efc:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411f00:	add	x0, x0, #0xfe0
  411f04:	bl	401430 <printf@plt>
  411f08:	b	411f34 <printf@plt+0x10b04>
  411f0c:	mov	w1, #0x20                  	// #32
  411f10:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411f14:	add	x0, x0, #0x1a0
  411f18:	bl	404514 <printf@plt+0x30e4>
  411f1c:	and	w0, w0, #0xff
  411f20:	cmp	w0, #0x0
  411f24:	b.eq	411f34 <printf@plt+0x10b04>  // b.none
  411f28:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411f2c:	add	x0, x0, #0xfe8
  411f30:	bl	401430 <printf@plt>
  411f34:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411f38:	add	x0, x0, #0x160
  411f3c:	ldr	x0, [x0]
  411f40:	mov	x1, x0
  411f44:	adrp	x0, 418000 <printf@plt+0x16bd0>
  411f48:	add	x0, x0, #0xff0
  411f4c:	bl	401430 <printf@plt>
  411f50:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411f54:	add	x0, x0, #0x1a0
  411f58:	bl	402818 <printf@plt+0x13e8>
  411f5c:	mov	w0, #0xa                   	// #10
  411f60:	bl	4012a0 <putchar@plt>
  411f64:	mov	w1, #0x20000               	// #131072
  411f68:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411f6c:	add	x0, x0, #0x1a0
  411f70:	bl	404514 <printf@plt+0x30e4>
  411f74:	and	w0, w0, #0xff
  411f78:	eor	w0, w0, #0x1
  411f7c:	and	w0, w0, #0xff
  411f80:	cmp	w0, #0x0
  411f84:	b.eq	411fac <printf@plt+0x10b7c>  // b.none
  411f88:	adrp	x0, 419000 <printf@plt+0x17bd0>
  411f8c:	add	x0, x0, #0x18
  411f90:	bl	401430 <printf@plt>
  411f94:	ldr	x0, [sp, #56]
  411f98:	add	x0, x0, #0x70
  411f9c:	bl	40196c <printf@plt+0x53c>
  411fa0:	adrp	x0, 419000 <printf@plt+0x17bd0>
  411fa4:	add	x0, x0, #0x38
  411fa8:	bl	4011c0 <puts@plt>
  411fac:	mov	w0, #0xa                   	// #10
  411fb0:	bl	4012a0 <putchar@plt>
  411fb4:	ldr	x0, [sp, #56]
  411fb8:	ldrb	w0, [x0, #92]
  411fbc:	cmp	w0, #0x0
  411fc0:	b.eq	411ffc <printf@plt+0x10bcc>  // b.none
  411fc4:	ldr	x0, [sp, #56]
  411fc8:	add	x0, x0, #0x70
  411fcc:	bl	401cd8 <printf@plt+0x8a8>
  411fd0:	cmp	w0, #0x0
  411fd4:	b.ne	411ff4 <printf@plt+0x10bc4>  // b.any
  411fd8:	mov	w1, #0x2                   	// #2
  411fdc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411fe0:	add	x0, x0, #0x1a0
  411fe4:	bl	404514 <printf@plt+0x30e4>
  411fe8:	and	w0, w0, #0xff
  411fec:	cmp	w0, #0x0
  411ff0:	b.eq	411ffc <printf@plt+0x10bcc>  // b.none
  411ff4:	mov	w0, #0x1                   	// #1
  411ff8:	b	412000 <printf@plt+0x10bd0>
  411ffc:	mov	w0, #0x0                   	// #0
  412000:	cmp	w0, #0x0
  412004:	b.eq	41207c <printf@plt+0x10c4c>  // b.none
  412008:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41200c:	add	x0, x0, #0x40
  412010:	bl	401430 <printf@plt>
  412014:	mov	w1, #0x4                   	// #4
  412018:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41201c:	add	x0, x0, #0x1a0
  412020:	bl	404514 <printf@plt+0x30e4>
  412024:	and	w0, w0, #0xff
  412028:	cmp	w0, #0x0
  41202c:	b.ne	41204c <printf@plt+0x10c1c>  // b.any
  412030:	mov	w1, #0x8                   	// #8
  412034:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412038:	add	x0, x0, #0x1a0
  41203c:	bl	404514 <printf@plt+0x30e4>
  412040:	and	w0, w0, #0xff
  412044:	cmp	w0, #0x0
  412048:	b.eq	412058 <printf@plt+0x10c28>  // b.none
  41204c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412050:	add	x0, x0, #0x6b0
  412054:	b	412060 <printf@plt+0x10c30>
  412058:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41205c:	add	x0, x0, #0x6b8
  412060:	mov	x1, x0
  412064:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412068:	add	x0, x0, #0x6c0
  41206c:	bl	401430 <printf@plt>
  412070:	adrp	x0, 417000 <printf@plt+0x15bd0>
  412074:	add	x0, x0, #0xab0
  412078:	bl	4011c0 <puts@plt>
  41207c:	ldr	x0, [sp, #56]
  412080:	ldr	x1, [x0, #48]
  412084:	ldr	x0, [sp, #56]
  412088:	ldr	x0, [x0, #56]
  41208c:	cmp	x1, x0
  412090:	b.cs	4120e0 <printf@plt+0x10cb0>  // b.hs, b.nlast
  412094:	ldr	x0, [sp, #56]
  412098:	ldr	w0, [x0, #64]
  41209c:	bl	40d388 <printf@plt+0xbf58>
  4120a0:	ldr	x0, [sp, #56]
  4120a4:	ldr	x4, [x0, #48]
  4120a8:	ldr	x0, [sp, #56]
  4120ac:	ldr	x1, [x0, #56]
  4120b0:	ldr	x0, [sp, #56]
  4120b4:	ldr	x0, [x0, #48]
  4120b8:	sub	x0, x1, x0
  4120bc:	mov	x1, x0
  4120c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4120c4:	add	x0, x0, #0x188
  4120c8:	ldr	x0, [x0]
  4120cc:	mov	x3, x0
  4120d0:	mov	x2, x1
  4120d4:	mov	x1, #0x1                   	// #1
  4120d8:	mov	x0, x4
  4120dc:	bl	4013d0 <fwrite@plt>
  4120e0:	mov	w1, #0x1                   	// #1
  4120e4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4120e8:	add	x0, x0, #0x1a0
  4120ec:	bl	404514 <printf@plt+0x30e4>
  4120f0:	and	w0, w0, #0xff
  4120f4:	cmp	w0, #0x0
  4120f8:	b.eq	412128 <printf@plt+0x10cf8>  // b.none
  4120fc:	mov	w1, #0x10000               	// #65536
  412100:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412104:	add	x0, x0, #0x1a0
  412108:	bl	404514 <printf@plt+0x30e4>
  41210c:	and	w0, w0, #0xff
  412110:	eor	w0, w0, #0x1
  412114:	and	w0, w0, #0xff
  412118:	cmp	w0, #0x0
  41211c:	b.eq	412128 <printf@plt+0x10cf8>  // b.none
  412120:	mov	w0, #0x1                   	// #1
  412124:	b	41212c <printf@plt+0x10cfc>
  412128:	mov	w0, #0x0                   	// #0
  41212c:	cmp	w0, #0x0
  412130:	b.eq	41214c <printf@plt+0x10d1c>  // b.none
  412134:	ldr	x0, [sp, #56]
  412138:	ldr	w0, [x0, #16]
  41213c:	bl	40d388 <printf@plt+0xbf58>
  412140:	ldr	x0, [sp, #56]
  412144:	ldr	x0, [x0, #8]
  412148:	bl	4011c0 <puts@plt>
  41214c:	mov	w1, #0x800                 	// #2048
  412150:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412154:	add	x0, x0, #0x1a0
  412158:	bl	404514 <printf@plt+0x30e4>
  41215c:	and	w0, w0, #0xff
  412160:	cmp	w0, #0x0
  412164:	b.eq	412174 <printf@plt+0x10d44>  // b.none
  412168:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41216c:	add	x0, x0, #0x738
  412170:	bl	4011c0 <puts@plt>
  412174:	mov	w1, #0x400                 	// #1024
  412178:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41217c:	add	x0, x0, #0x1a0
  412180:	bl	404514 <printf@plt+0x30e4>
  412184:	and	w0, w0, #0xff
  412188:	eor	w0, w0, #0x1
  41218c:	and	w0, w0, #0xff
  412190:	cmp	w0, #0x0
  412194:	b.eq	4121bc <printf@plt+0x10d8c>  // b.none
  412198:	add	x0, sp, #0x58
  41219c:	bl	4124e0 <printf@plt+0x110b0>
  4121a0:	add	x0, sp, #0x58
  4121a4:	mov	x1, x0
  4121a8:	ldr	x0, [sp, #56]
  4121ac:	bl	40cdf0 <printf@plt+0xb9c0>
  4121b0:	add	x0, sp, #0x58
  4121b4:	bl	412510 <printf@plt+0x110e0>
  4121b8:	b	412204 <printf@plt+0x10dd4>
  4121bc:	mov	w1, #0x1000                	// #4096
  4121c0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4121c4:	add	x0, x0, #0x1a0
  4121c8:	bl	404514 <printf@plt+0x30e4>
  4121cc:	and	w0, w0, #0xff
  4121d0:	cmp	w0, #0x0
  4121d4:	b.eq	412204 <printf@plt+0x10dd4>  // b.none
  4121d8:	add	x2, sp, #0x40
  4121dc:	adrp	x0, 417000 <printf@plt+0x15bd0>
  4121e0:	add	x1, x0, #0x9b8
  4121e4:	mov	x0, x2
  4121e8:	bl	412568 <printf@plt+0x11138>
  4121ec:	add	x0, sp, #0x40
  4121f0:	mov	x1, x0
  4121f4:	ldr	x0, [sp, #56]
  4121f8:	bl	40cdf0 <printf@plt+0xb9c0>
  4121fc:	add	x0, sp, #0x40
  412200:	bl	4125a8 <printf@plt+0x11178>
  412204:	ldr	x0, [sp, #56]
  412208:	ldr	w1, [x0, #1160]
  41220c:	ldr	x0, [sp, #56]
  412210:	ldr	w0, [x0, #1156]
  412214:	sub	w0, w1, w0
  412218:	add	w1, w0, #0x1
  41221c:	ldr	x0, [sp, #56]
  412220:	ldr	w0, [x0, #1152]
  412224:	mov	w2, w0
  412228:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41222c:	add	x0, x0, #0x750
  412230:	bl	401430 <printf@plt>
  412234:	mov	w1, #0x2                   	// #2
  412238:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41223c:	add	x0, x0, #0x1a0
  412240:	bl	404514 <printf@plt+0x30e4>
  412244:	and	w0, w0, #0xff
  412248:	cmp	w0, #0x0
  41224c:	b.eq	4122a0 <printf@plt+0x10e70>  // b.none
  412250:	bl	40cec4 <printf@plt+0xba94>
  412254:	mov	w1, #0x80                  	// #128
  412258:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41225c:	add	x0, x0, #0x1a0
  412260:	bl	404514 <printf@plt+0x30e4>
  412264:	and	w0, w0, #0xff
  412268:	cmp	w0, #0x0
  41226c:	b.eq	412278 <printf@plt+0x10e48>  // b.none
  412270:	bl	40d1a4 <printf@plt+0xbd74>
  412274:	b	4122a0 <printf@plt+0x10e70>
  412278:	mov	w1, #0x100                 	// #256
  41227c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412280:	add	x0, x0, #0x1a0
  412284:	bl	404514 <printf@plt+0x30e4>
  412288:	and	w0, w0, #0xff
  41228c:	cmp	w0, #0x0
  412290:	b.eq	41229c <printf@plt+0x10e6c>  // b.none
  412294:	bl	40d098 <printf@plt+0xbc68>
  412298:	b	4122a0 <printf@plt+0x10e70>
  41229c:	bl	40cf98 <printf@plt+0xbb68>
  4122a0:	mov	w1, #0x20                  	// #32
  4122a4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4122a8:	add	x0, x0, #0x1a0
  4122ac:	bl	404514 <printf@plt+0x30e4>
  4122b0:	and	w0, w0, #0xff
  4122b4:	cmp	w0, #0x0
  4122b8:	b.eq	41231c <printf@plt+0x10eec>  // b.none
  4122bc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4122c0:	add	x0, x0, #0x1a0
  4122c4:	bl	404664 <printf@plt+0x3234>
  4122c8:	mov	x21, x0
  4122cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4122d0:	add	x0, x0, #0x1a0
  4122d4:	bl	40467c <printf@plt+0x324c>
  4122d8:	mov	x22, x0
  4122dc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4122e0:	add	x0, x0, #0x668
  4122e4:	ldr	x19, [x0]
  4122e8:	ldr	x0, [sp, #56]
  4122ec:	ldr	x20, [x0, #24]
  4122f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4122f4:	add	x0, x0, #0x1a0
  4122f8:	bl	40461c <printf@plt+0x31ec>
  4122fc:	mov	x5, x0
  412300:	mov	x4, x20
  412304:	mov	x3, x19
  412308:	mov	x2, x22
  41230c:	mov	x1, x21
  412310:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412314:	add	x0, x0, #0x780
  412318:	bl	401430 <printf@plt>
  41231c:	ldr	x0, [sp, #56]
  412320:	bl	40d9ac <printf@plt+0xc57c>
  412324:	mov	w1, #0x4000                	// #16384
  412328:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41232c:	add	x0, x0, #0x1a0
  412330:	bl	404514 <printf@plt+0x30e4>
  412334:	and	w0, w0, #0xff
  412338:	cmp	w0, #0x0
  41233c:	b.eq	412380 <printf@plt+0x10f50>  // b.none
  412340:	mov	w1, #0x1000                	// #4096
  412344:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412348:	add	x0, x0, #0x1a0
  41234c:	bl	404514 <printf@plt+0x30e4>
  412350:	and	w0, w0, #0xff
  412354:	cmp	w0, #0x0
  412358:	b.ne	412378 <printf@plt+0x10f48>  // b.any
  41235c:	mov	w1, #0x1                   	// #1
  412360:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412364:	add	x0, x0, #0x1a0
  412368:	bl	404514 <printf@plt+0x30e4>
  41236c:	and	w0, w0, #0xff
  412370:	cmp	w0, #0x0
  412374:	b.eq	412380 <printf@plt+0x10f50>  // b.none
  412378:	mov	w0, #0x1                   	// #1
  41237c:	b	412384 <printf@plt+0x10f54>
  412380:	mov	w0, #0x0                   	// #0
  412384:	cmp	w0, #0x0
  412388:	b.eq	412394 <printf@plt+0x10f64>  // b.none
  41238c:	ldr	x0, [sp, #56]
  412390:	bl	40fb38 <printf@plt+0xe708>
  412394:	mov	w1, #0x1000                	// #4096
  412398:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41239c:	add	x0, x0, #0x1a0
  4123a0:	bl	404514 <printf@plt+0x30e4>
  4123a4:	and	w0, w0, #0xff
  4123a8:	cmp	w0, #0x0
  4123ac:	b.eq	4123b8 <printf@plt+0x10f88>  // b.none
  4123b0:	ldr	x0, [sp, #56]
  4123b4:	bl	40fbdc <printf@plt+0xe7ac>
  4123b8:	ldr	x0, [sp, #56]
  4123bc:	bl	411860 <printf@plt+0x10430>
  4123c0:	ldr	x0, [sp, #56]
  4123c4:	ldr	x1, [x0, #72]
  4123c8:	ldr	x0, [sp, #56]
  4123cc:	ldr	x0, [x0, #80]
  4123d0:	cmp	x1, x0
  4123d4:	b.cs	412424 <printf@plt+0x10ff4>  // b.hs, b.nlast
  4123d8:	ldr	x0, [sp, #56]
  4123dc:	ldr	w0, [x0, #88]
  4123e0:	bl	40d388 <printf@plt+0xbf58>
  4123e4:	ldr	x0, [sp, #56]
  4123e8:	ldr	x4, [x0, #72]
  4123ec:	ldr	x0, [sp, #56]
  4123f0:	ldr	x1, [x0, #80]
  4123f4:	ldr	x0, [sp, #56]
  4123f8:	ldr	x0, [x0, #72]
  4123fc:	sub	x0, x1, x0
  412400:	mov	x1, x0
  412404:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412408:	add	x0, x0, #0x188
  41240c:	ldr	x0, [x0]
  412410:	mov	x3, x0
  412414:	mov	x2, x1
  412418:	mov	x1, #0x1                   	// #1
  41241c:	mov	x0, x4
  412420:	bl	4013d0 <fwrite@plt>
  412424:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412428:	add	x0, x0, #0x188
  41242c:	ldr	x0, [x0]
  412430:	bl	401340 <fflush@plt>
  412434:	b	412460 <printf@plt+0x11030>
  412438:	mov	x19, x0
  41243c:	add	x0, sp, #0x58
  412440:	bl	412510 <printf@plt+0x110e0>
  412444:	mov	x0, x19
  412448:	bl	4013e0 <_Unwind_Resume@plt>
  41244c:	mov	x19, x0
  412450:	add	x0, sp, #0x40
  412454:	bl	4125a8 <printf@plt+0x11178>
  412458:	mov	x0, x19
  41245c:	bl	4013e0 <_Unwind_Resume@plt>
  412460:	ldp	x19, x20, [sp, #16]
  412464:	ldp	x21, x22, [sp, #32]
  412468:	ldp	x29, x30, [sp], #96
  41246c:	ret
  412470:	sub	sp, sp, #0x10
  412474:	str	x0, [sp, #8]
  412478:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41247c:	add	x1, x0, #0x980
  412480:	ldr	x0, [sp, #8]
  412484:	str	x1, [x0]
  412488:	nop
  41248c:	add	sp, sp, #0x10
  412490:	ret
  412494:	sub	sp, sp, #0x10
  412498:	str	x0, [sp, #8]
  41249c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4124a0:	add	x1, x0, #0x980
  4124a4:	ldr	x0, [sp, #8]
  4124a8:	str	x1, [x0]
  4124ac:	nop
  4124b0:	add	sp, sp, #0x10
  4124b4:	ret
  4124b8:	stp	x29, x30, [sp, #-32]!
  4124bc:	mov	x29, sp
  4124c0:	str	x0, [sp, #24]
  4124c4:	ldr	x0, [sp, #24]
  4124c8:	bl	412494 <printf@plt+0x11064>
  4124cc:	mov	x1, #0x8                   	// #8
  4124d0:	ldr	x0, [sp, #24]
  4124d4:	bl	401310 <_ZdlPvm@plt>
  4124d8:	ldp	x29, x30, [sp], #32
  4124dc:	ret
  4124e0:	stp	x29, x30, [sp, #-32]!
  4124e4:	mov	x29, sp
  4124e8:	str	x0, [sp, #24]
  4124ec:	ldr	x0, [sp, #24]
  4124f0:	bl	412470 <printf@plt+0x11040>
  4124f4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4124f8:	add	x1, x0, #0x948
  4124fc:	ldr	x0, [sp, #24]
  412500:	str	x1, [x0]
  412504:	nop
  412508:	ldp	x29, x30, [sp], #32
  41250c:	ret
  412510:	stp	x29, x30, [sp, #-32]!
  412514:	mov	x29, sp
  412518:	str	x0, [sp, #24]
  41251c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412520:	add	x1, x0, #0x948
  412524:	ldr	x0, [sp, #24]
  412528:	str	x1, [x0]
  41252c:	ldr	x0, [sp, #24]
  412530:	bl	412494 <printf@plt+0x11064>
  412534:	nop
  412538:	ldp	x29, x30, [sp], #32
  41253c:	ret
  412540:	stp	x29, x30, [sp, #-32]!
  412544:	mov	x29, sp
  412548:	str	x0, [sp, #24]
  41254c:	ldr	x0, [sp, #24]
  412550:	bl	412510 <printf@plt+0x110e0>
  412554:	mov	x1, #0x8                   	// #8
  412558:	ldr	x0, [sp, #24]
  41255c:	bl	401310 <_ZdlPvm@plt>
  412560:	ldp	x29, x30, [sp], #32
  412564:	ret
  412568:	stp	x29, x30, [sp, #-32]!
  41256c:	mov	x29, sp
  412570:	str	x0, [sp, #24]
  412574:	str	x1, [sp, #16]
  412578:	ldr	x0, [sp, #24]
  41257c:	bl	412470 <printf@plt+0x11040>
  412580:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412584:	add	x1, x0, #0x910
  412588:	ldr	x0, [sp, #24]
  41258c:	str	x1, [x0]
  412590:	ldr	x0, [sp, #24]
  412594:	ldr	x1, [sp, #16]
  412598:	str	x1, [x0, #8]
  41259c:	nop
  4125a0:	ldp	x29, x30, [sp], #32
  4125a4:	ret
  4125a8:	stp	x29, x30, [sp, #-32]!
  4125ac:	mov	x29, sp
  4125b0:	str	x0, [sp, #24]
  4125b4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4125b8:	add	x1, x0, #0x910
  4125bc:	ldr	x0, [sp, #24]
  4125c0:	str	x1, [x0]
  4125c4:	ldr	x0, [sp, #24]
  4125c8:	bl	412494 <printf@plt+0x11064>
  4125cc:	nop
  4125d0:	ldp	x29, x30, [sp], #32
  4125d4:	ret
  4125d8:	stp	x29, x30, [sp, #-32]!
  4125dc:	mov	x29, sp
  4125e0:	str	x0, [sp, #24]
  4125e4:	ldr	x0, [sp, #24]
  4125e8:	bl	4125a8 <printf@plt+0x11178>
  4125ec:	mov	x1, #0x18                  	// #24
  4125f0:	ldr	x0, [sp, #24]
  4125f4:	bl	401310 <_ZdlPvm@plt>
  4125f8:	ldp	x29, x30, [sp], #32
  4125fc:	ret
  412600:	sub	sp, sp, #0x10
  412604:	str	x0, [sp, #8]
  412608:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41260c:	add	x1, x0, #0x8e8
  412610:	ldr	x0, [sp, #8]
  412614:	str	x1, [x0]
  412618:	nop
  41261c:	add	sp, sp, #0x10
  412620:	ret
  412624:	sub	sp, sp, #0x10
  412628:	str	x0, [sp, #8]
  41262c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412630:	add	x1, x0, #0x8e8
  412634:	ldr	x0, [sp, #8]
  412638:	str	x1, [x0]
  41263c:	nop
  412640:	add	sp, sp, #0x10
  412644:	ret
  412648:	stp	x29, x30, [sp, #-32]!
  41264c:	mov	x29, sp
  412650:	str	x0, [sp, #24]
  412654:	ldr	x0, [sp, #24]
  412658:	bl	412624 <printf@plt+0x111f4>
  41265c:	mov	x1, #0x8                   	// #8
  412660:	ldr	x0, [sp, #24]
  412664:	bl	401310 <_ZdlPvm@plt>
  412668:	ldp	x29, x30, [sp], #32
  41266c:	ret
  412670:	stp	x29, x30, [sp, #-32]!
  412674:	mov	x29, sp
  412678:	str	x0, [sp, #24]
  41267c:	str	x1, [sp, #16]
  412680:	ldr	x0, [sp, #24]
  412684:	bl	412600 <printf@plt+0x111d0>
  412688:	adrp	x0, 419000 <printf@plt+0x17bd0>
  41268c:	add	x1, x0, #0x8c0
  412690:	ldr	x0, [sp, #24]
  412694:	str	x1, [x0]
  412698:	ldr	x0, [sp, #24]
  41269c:	ldr	x1, [sp, #16]
  4126a0:	str	x1, [x0, #8]
  4126a4:	nop
  4126a8:	ldp	x29, x30, [sp], #32
  4126ac:	ret
  4126b0:	stp	x29, x30, [sp, #-32]!
  4126b4:	mov	x29, sp
  4126b8:	str	x0, [sp, #24]
  4126bc:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4126c0:	add	x1, x0, #0x8c0
  4126c4:	ldr	x0, [sp, #24]
  4126c8:	str	x1, [x0]
  4126cc:	ldr	x0, [sp, #24]
  4126d0:	bl	412624 <printf@plt+0x111f4>
  4126d4:	nop
  4126d8:	ldp	x29, x30, [sp], #32
  4126dc:	ret
  4126e0:	stp	x29, x30, [sp, #-32]!
  4126e4:	mov	x29, sp
  4126e8:	str	x0, [sp, #24]
  4126ec:	ldr	x0, [sp, #24]
  4126f0:	bl	4126b0 <printf@plt+0x11280>
  4126f4:	mov	x1, #0x10                  	// #16
  4126f8:	ldr	x0, [sp, #24]
  4126fc:	bl	401310 <_ZdlPvm@plt>
  412700:	ldp	x29, x30, [sp], #32
  412704:	ret
  412708:	sub	sp, sp, #0x10
  41270c:	str	x0, [sp, #8]
  412710:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412714:	add	x1, x0, #0x898
  412718:	ldr	x0, [sp, #8]
  41271c:	str	x1, [x0]
  412720:	nop
  412724:	add	sp, sp, #0x10
  412728:	ret
  41272c:	sub	sp, sp, #0x10
  412730:	str	x0, [sp, #8]
  412734:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412738:	add	x1, x0, #0x898
  41273c:	ldr	x0, [sp, #8]
  412740:	str	x1, [x0]
  412744:	nop
  412748:	add	sp, sp, #0x10
  41274c:	ret
  412750:	stp	x29, x30, [sp, #-32]!
  412754:	mov	x29, sp
  412758:	str	x0, [sp, #24]
  41275c:	ldr	x0, [sp, #24]
  412760:	bl	41272c <printf@plt+0x112fc>
  412764:	mov	x1, #0x8                   	// #8
  412768:	ldr	x0, [sp, #24]
  41276c:	bl	401310 <_ZdlPvm@plt>
  412770:	ldp	x29, x30, [sp], #32
  412774:	ret
  412778:	stp	x29, x30, [sp, #-32]!
  41277c:	mov	x29, sp
  412780:	str	x0, [sp, #24]
  412784:	ldr	x0, [sp, #24]
  412788:	bl	412708 <printf@plt+0x112d8>
  41278c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412790:	add	x1, x0, #0x870
  412794:	ldr	x0, [sp, #24]
  412798:	str	x1, [x0]
  41279c:	nop
  4127a0:	ldp	x29, x30, [sp], #32
  4127a4:	ret
  4127a8:	stp	x29, x30, [sp, #-32]!
  4127ac:	mov	x29, sp
  4127b0:	str	x0, [sp, #24]
  4127b4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4127b8:	add	x1, x0, #0x870
  4127bc:	ldr	x0, [sp, #24]
  4127c0:	str	x1, [x0]
  4127c4:	ldr	x0, [sp, #24]
  4127c8:	bl	41272c <printf@plt+0x112fc>
  4127cc:	nop
  4127d0:	ldp	x29, x30, [sp], #32
  4127d4:	ret
  4127d8:	stp	x29, x30, [sp, #-32]!
  4127dc:	mov	x29, sp
  4127e0:	str	x0, [sp, #24]
  4127e4:	ldr	x0, [sp, #24]
  4127e8:	bl	4127a8 <printf@plt+0x11378>
  4127ec:	mov	x1, #0x8                   	// #8
  4127f0:	ldr	x0, [sp, #24]
  4127f4:	bl	401310 <_ZdlPvm@plt>
  4127f8:	ldp	x29, x30, [sp], #32
  4127fc:	ret
  412800:	stp	x29, x30, [sp, #-32]!
  412804:	mov	x29, sp
  412808:	str	x0, [sp, #24]
  41280c:	ldr	x0, [sp, #24]
  412810:	bl	412708 <printf@plt+0x112d8>
  412814:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412818:	add	x1, x0, #0x848
  41281c:	ldr	x0, [sp, #24]
  412820:	str	x1, [x0]
  412824:	nop
  412828:	ldp	x29, x30, [sp], #32
  41282c:	ret
  412830:	stp	x29, x30, [sp, #-32]!
  412834:	mov	x29, sp
  412838:	str	x0, [sp, #24]
  41283c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412840:	add	x1, x0, #0x848
  412844:	ldr	x0, [sp, #24]
  412848:	str	x1, [x0]
  41284c:	ldr	x0, [sp, #24]
  412850:	bl	41272c <printf@plt+0x112fc>
  412854:	nop
  412858:	ldp	x29, x30, [sp], #32
  41285c:	ret
  412860:	stp	x29, x30, [sp, #-32]!
  412864:	mov	x29, sp
  412868:	str	x0, [sp, #24]
  41286c:	ldr	x0, [sp, #24]
  412870:	bl	412830 <printf@plt+0x11400>
  412874:	mov	x1, #0x8                   	// #8
  412878:	ldr	x0, [sp, #24]
  41287c:	bl	401310 <_ZdlPvm@plt>
  412880:	ldp	x29, x30, [sp], #32
  412884:	ret
  412888:	stp	x29, x30, [sp, #-32]!
  41288c:	mov	x29, sp
  412890:	str	x0, [sp, #24]
  412894:	ldr	x0, [sp, #24]
  412898:	bl	412708 <printf@plt+0x112d8>
  41289c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4128a0:	add	x1, x0, #0x820
  4128a4:	ldr	x0, [sp, #24]
  4128a8:	str	x1, [x0]
  4128ac:	nop
  4128b0:	ldp	x29, x30, [sp], #32
  4128b4:	ret
  4128b8:	stp	x29, x30, [sp, #-32]!
  4128bc:	mov	x29, sp
  4128c0:	str	x0, [sp, #24]
  4128c4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4128c8:	add	x1, x0, #0x820
  4128cc:	ldr	x0, [sp, #24]
  4128d0:	str	x1, [x0]
  4128d4:	ldr	x0, [sp, #24]
  4128d8:	bl	41272c <printf@plt+0x112fc>
  4128dc:	nop
  4128e0:	ldp	x29, x30, [sp], #32
  4128e4:	ret
  4128e8:	stp	x29, x30, [sp, #-32]!
  4128ec:	mov	x29, sp
  4128f0:	str	x0, [sp, #24]
  4128f4:	ldr	x0, [sp, #24]
  4128f8:	bl	4128b8 <printf@plt+0x11488>
  4128fc:	mov	x1, #0x8                   	// #8
  412900:	ldr	x0, [sp, #24]
  412904:	bl	401310 <_ZdlPvm@plt>
  412908:	ldp	x29, x30, [sp], #32
  41290c:	ret
  412910:	stp	x29, x30, [sp, #-64]!
  412914:	mov	x29, sp
  412918:	stp	x19, x20, [sp, #16]
  41291c:	str	x0, [sp, #56]
  412920:	str	x1, [sp, #48]
  412924:	str	w2, [sp, #44]
  412928:	str	x3, [sp, #32]
  41292c:	mov	x0, #0x40                  	// #64
  412930:	bl	4012f0 <_Znwm@plt>
  412934:	mov	x19, x0
  412938:	ldr	x3, [sp, #32]
  41293c:	ldr	w2, [sp, #44]
  412940:	ldr	x1, [sp, #48]
  412944:	mov	x0, x19
  412948:	bl	404b84 <printf@plt+0x3754>
  41294c:	mov	x0, x19
  412950:	b	41296c <printf@plt+0x1153c>
  412954:	mov	x20, x0
  412958:	mov	x1, #0x40                  	// #64
  41295c:	mov	x0, x19
  412960:	bl	401310 <_ZdlPvm@plt>
  412964:	mov	x0, x20
  412968:	bl	4013e0 <_Unwind_Resume@plt>
  41296c:	ldp	x19, x20, [sp, #16]
  412970:	ldp	x29, x30, [sp], #64
  412974:	ret
  412978:	sub	sp, sp, #0xa60
  41297c:	stp	x29, x30, [sp, #112]
  412980:	add	x29, sp, #0x70
  412984:	stp	x19, x20, [sp, #128]
  412988:	str	w0, [sp, #156]
  41298c:	str	x1, [sp, #144]
  412990:	ldr	x2, [sp, #144]
  412994:	ldr	w1, [sp, #156]
  412998:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41299c:	add	x0, x0, #0x1a0
  4129a0:	bl	4038e4 <printf@plt+0x24b4>
  4129a4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4129a8:	add	x0, x0, #0x1a0
  4129ac:	bl	404574 <printf@plt+0x3144>
  4129b0:	cmp	x0, #0x0
  4129b4:	cset	w0, ne  // ne = any
  4129b8:	and	w0, w0, #0xff
  4129bc:	cmp	w0, #0x0
  4129c0:	b.eq	412a3c <printf@plt+0x1160c>  // b.none
  4129c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4129c8:	add	x0, x0, #0x1a0
  4129cc:	bl	404574 <printf@plt+0x3144>
  4129d0:	mov	x3, x0
  4129d4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4129d8:	add	x0, x0, #0x170
  4129dc:	ldr	x0, [x0]
  4129e0:	mov	x2, x0
  4129e4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4129e8:	add	x1, x0, #0xb30
  4129ec:	mov	x0, x3
  4129f0:	bl	401260 <freopen@plt>
  4129f4:	cmp	x0, #0x0
  4129f8:	cset	w0, eq  // eq = none
  4129fc:	and	w0, w0, #0xff
  412a00:	cmp	w0, #0x0
  412a04:	b.eq	412a3c <printf@plt+0x1160c>  // b.none
  412a08:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412a0c:	add	x0, x0, #0x190
  412a10:	ldr	x19, [x0]
  412a14:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412a18:	add	x0, x0, #0x1a0
  412a1c:	bl	404574 <printf@plt+0x3144>
  412a20:	mov	x2, x0
  412a24:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412a28:	add	x1, x0, #0xb38
  412a2c:	mov	x0, x19
  412a30:	bl	4011e0 <fprintf@plt>
  412a34:	mov	w0, #0x1                   	// #1
  412a38:	bl	4013b0 <exit@plt>
  412a3c:	add	x0, sp, #0xa30
  412a40:	bl	412dfc <printf@plt+0x119cc>
  412a44:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412a48:	add	x0, x0, #0x170
  412a4c:	ldr	x1, [x0]
  412a50:	add	x2, sp, #0xa30
  412a54:	add	x0, sp, #0xa8
  412a58:	bl	404fa0 <printf@plt+0x3b70>
  412a5c:	add	x0, sp, #0xa8
  412a60:	bl	4058a4 <printf@plt+0x4474>
  412a64:	ldr	x0, [sp, #280]
  412a68:	str	x0, [sp, #2624]
  412a6c:	add	x0, sp, #0x128
  412a70:	ldr	x1, [sp, #2624]
  412a74:	bl	4080d4 <printf@plt+0x6ca4>
  412a78:	add	x0, sp, #0x128
  412a7c:	bl	40c118 <printf@plt+0xace8>
  412a80:	ldr	x0, [sp, #296]
  412a84:	str	x0, [sp, #2624]
  412a88:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412a8c:	add	x0, x0, #0x1a0
  412a90:	bl	40458c <printf@plt+0x315c>
  412a94:	cmp	x0, #0x0
  412a98:	cset	w0, ne  // ne = any
  412a9c:	and	w0, w0, #0xff
  412aa0:	cmp	w0, #0x0
  412aa4:	b.eq	412b54 <printf@plt+0x11724>  // b.none
  412aa8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412aac:	add	x0, x0, #0x1a0
  412ab0:	bl	40458c <printf@plt+0x315c>
  412ab4:	mov	x2, x0
  412ab8:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412abc:	add	x1, x0, #0xb58
  412ac0:	mov	x0, x2
  412ac4:	bl	401380 <strcmp@plt>
  412ac8:	cmp	w0, #0x0
  412acc:	cset	w0, ne  // ne = any
  412ad0:	and	w0, w0, #0xff
  412ad4:	cmp	w0, #0x0
  412ad8:	b.eq	412b54 <printf@plt+0x11724>  // b.none
  412adc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412ae0:	add	x0, x0, #0x1a0
  412ae4:	bl	40458c <printf@plt+0x315c>
  412ae8:	mov	x3, x0
  412aec:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412af0:	add	x0, x0, #0x188
  412af4:	ldr	x0, [x0]
  412af8:	mov	x2, x0
  412afc:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412b00:	add	x1, x0, #0xb60
  412b04:	mov	x0, x3
  412b08:	bl	401260 <freopen@plt>
  412b0c:	cmp	x0, #0x0
  412b10:	cset	w0, eq  // eq = none
  412b14:	and	w0, w0, #0xff
  412b18:	cmp	w0, #0x0
  412b1c:	b.eq	412b54 <printf@plt+0x11724>  // b.none
  412b20:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412b24:	add	x0, x0, #0x190
  412b28:	ldr	x19, [x0]
  412b2c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412b30:	add	x0, x0, #0x1a0
  412b34:	bl	40458c <printf@plt+0x315c>
  412b38:	mov	x2, x0
  412b3c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412b40:	add	x1, x0, #0xb68
  412b44:	mov	x0, x19
  412b48:	bl	4011e0 <fprintf@plt>
  412b4c:	mov	w0, #0x1                   	// #1
  412b50:	bl	4013b0 <exit@plt>
  412b54:	ldr	x12, [sp, #296]
  412b58:	ldr	x13, [sp, #248]
  412b5c:	ldr	w14, [sp, #256]
  412b60:	ldr	x15, [sp, #264]
  412b64:	ldr	x16, [sp, #272]
  412b68:	ldr	x17, [sp, #200]
  412b6c:	ldr	x18, [sp, #208]
  412b70:	ldr	w0, [sp, #216]
  412b74:	ldr	x1, [sp, #224]
  412b78:	ldr	x2, [sp, #232]
  412b7c:	ldr	w3, [sp, #240]
  412b80:	ldrb	w19, [sp, #288]
  412b84:	ldr	w4, [sp, #304]
  412b88:	ldr	w5, [sp, #308]
  412b8c:	ldr	w6, [sp, #312]
  412b90:	ldrb	w20, [sp, #316]
  412b94:	ldr	x7, [sp, #1352]
  412b98:	ldr	w8, [sp, #1380]
  412b9c:	ldr	w9, [sp, #1360]
  412ba0:	ldr	x10, [sp, #1392]
  412ba4:	add	x11, sp, #0x598
  412ba8:	str	x10, [sp, #104]
  412bac:	str	w9, [sp, #96]
  412bb0:	str	w8, [sp, #88]
  412bb4:	str	x7, [sp, #80]
  412bb8:	add	x7, sp, #0x128
  412bbc:	add	x7, x7, #0x18
  412bc0:	str	x7, [sp, #72]
  412bc4:	mov	w7, w20
  412bc8:	strb	w7, [sp, #64]
  412bcc:	str	w6, [sp, #56]
  412bd0:	str	w5, [sp, #48]
  412bd4:	str	w4, [sp, #40]
  412bd8:	mov	w4, w19
  412bdc:	strb	w4, [sp, #32]
  412be0:	str	w3, [sp, #24]
  412be4:	str	x2, [sp, #16]
  412be8:	str	x1, [sp, #8]
  412bec:	str	w0, [sp]
  412bf0:	mov	x7, x18
  412bf4:	mov	x6, x17
  412bf8:	mov	x5, x16
  412bfc:	mov	x4, x15
  412c00:	mov	w3, w14
  412c04:	mov	x2, x13
  412c08:	mov	x1, x12
  412c0c:	mov	x0, x11
  412c10:	bl	40c960 <printf@plt+0xb530>
  412c14:	add	x0, sp, #0x598
  412c18:	bl	411bec <printf@plt+0x107bc>
  412c1c:	str	wzr, [sp, #2652]
  412c20:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412c24:	add	x0, x0, #0x188
  412c28:	ldr	x0, [x0]
  412c2c:	bl	401340 <fflush@plt>
  412c30:	cmp	w0, #0x0
  412c34:	b.ne	412c50 <printf@plt+0x11820>  // b.any
  412c38:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412c3c:	add	x0, x0, #0x188
  412c40:	ldr	x0, [x0]
  412c44:	bl	401400 <ferror@plt>
  412c48:	cmp	w0, #0x0
  412c4c:	b.eq	412c58 <printf@plt+0x11828>  // b.none
  412c50:	mov	w0, #0x1                   	// #1
  412c54:	b	412c5c <printf@plt+0x1182c>
  412c58:	mov	w0, #0x0                   	// #0
  412c5c:	cmp	w0, #0x0
  412c60:	b.eq	412c90 <printf@plt+0x11860>  // b.none
  412c64:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412c68:	add	x0, x0, #0x190
  412c6c:	ldr	x0, [x0]
  412c70:	mov	x3, x0
  412c74:	mov	x2, #0x20                  	// #32
  412c78:	mov	x1, #0x1                   	// #1
  412c7c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412c80:	add	x0, x0, #0xb88
  412c84:	bl	4013d0 <fwrite@plt>
  412c88:	mov	w0, #0x1                   	// #1
  412c8c:	str	w0, [sp, #2652]
  412c90:	add	x0, sp, #0x128
  412c94:	bl	40c3b8 <printf@plt+0xaf88>
  412c98:	ldr	x0, [sp, #2624]
  412c9c:	str	x0, [sp, #2640]
  412ca0:	ldr	x0, [sp, #2640]
  412ca4:	cmp	x0, #0x0
  412ca8:	b.eq	412d98 <printf@plt+0x11968>  // b.none
  412cac:	ldr	x0, [sp, #2640]
  412cb0:	bl	404f74 <printf@plt+0x3b44>
  412cb4:	str	x0, [sp, #2632]
  412cb8:	ldr	x0, [sp, #2632]
  412cbc:	ldr	x0, [x0, #48]
  412cc0:	str	x0, [sp, #2616]
  412cc4:	ldr	x0, [sp, #2632]
  412cc8:	ldr	x0, [x0, #32]
  412ccc:	cmp	x0, #0x0
  412cd0:	b.eq	412ce0 <printf@plt+0x118b0>  // b.none
  412cd4:	ldr	x0, [sp, #2632]
  412cd8:	ldr	x0, [x0, #32]
  412cdc:	bl	401360 <_ZdaPv@plt>
  412ce0:	ldr	x0, [sp, #2632]
  412ce4:	ldr	x1, [x0, #16]
  412ce8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  412cec:	add	x0, x0, #0x648
  412cf0:	cmp	x1, x0
  412cf4:	b.eq	412d14 <printf@plt+0x118e4>  // b.none
  412cf8:	ldr	x0, [sp, #2632]
  412cfc:	ldr	x0, [x0, #16]
  412d00:	cmp	x0, #0x0
  412d04:	b.eq	412d14 <printf@plt+0x118e4>  // b.none
  412d08:	ldr	x0, [sp, #2632]
  412d0c:	ldr	x0, [x0, #16]
  412d10:	bl	401360 <_ZdaPv@plt>
  412d14:	ldr	x0, [sp, #2632]
  412d18:	ldr	x1, [x0]
  412d1c:	ldr	x0, [sp, #184]
  412d20:	cmp	x1, x0
  412d24:	b.cc	412d3c <printf@plt+0x1190c>  // b.lo, b.ul, b.last
  412d28:	ldr	x0, [sp, #2632]
  412d2c:	ldr	x1, [x0]
  412d30:	ldr	x0, [sp, #192]
  412d34:	cmp	x1, x0
  412d38:	b.cc	412d58 <printf@plt+0x11928>  // b.lo, b.ul, b.last
  412d3c:	ldr	x0, [sp, #2632]
  412d40:	ldr	x0, [x0]
  412d44:	cmp	x0, #0x0
  412d48:	b.eq	412d58 <printf@plt+0x11928>  // b.none
  412d4c:	ldr	x0, [sp, #2632]
  412d50:	ldr	x0, [x0]
  412d54:	bl	401360 <_ZdaPv@plt>
  412d58:	ldr	x0, [sp, #2632]
  412d5c:	cmp	x0, #0x0
  412d60:	b.eq	412d6c <printf@plt+0x1193c>  // b.none
  412d64:	mov	x1, #0x40                  	// #64
  412d68:	bl	401310 <_ZdlPvm@plt>
  412d6c:	ldr	x0, [sp, #2616]
  412d70:	str	x0, [sp, #2632]
  412d74:	ldr	x0, [sp, #2632]
  412d78:	cmp	x0, #0x0
  412d7c:	b.eq	412d84 <printf@plt+0x11954>  // b.none
  412d80:	b	412cb8 <printf@plt+0x11888>
  412d84:	ldr	x0, [sp, #2640]
  412d88:	bl	404f8c <printf@plt+0x3b5c>
  412d8c:	ldr	x0, [x0]
  412d90:	str	x0, [sp, #2640]
  412d94:	b	412ca0 <printf@plt+0x11870>
  412d98:	ldr	x0, [sp, #2624]
  412d9c:	bl	404cc8 <printf@plt+0x3898>
  412da0:	add	x0, sp, #0xa8
  412da4:	bl	407718 <printf@plt+0x62e8>
  412da8:	add	x0, sp, #0xa30
  412dac:	bl	412e2c <printf@plt+0x119fc>
  412db0:	ldr	w0, [sp, #2652]
  412db4:	b	412dec <printf@plt+0x119bc>
  412db8:	mov	x19, x0
  412dbc:	add	x0, sp, #0x128
  412dc0:	bl	40c3b8 <printf@plt+0xaf88>
  412dc4:	b	412dcc <printf@plt+0x1199c>
  412dc8:	mov	x19, x0
  412dcc:	add	x0, sp, #0xa8
  412dd0:	bl	407718 <printf@plt+0x62e8>
  412dd4:	b	412ddc <printf@plt+0x119ac>
  412dd8:	mov	x19, x0
  412ddc:	add	x0, sp, #0xa30
  412de0:	bl	412e2c <printf@plt+0x119fc>
  412de4:	mov	x0, x19
  412de8:	bl	4013e0 <_Unwind_Resume@plt>
  412dec:	ldp	x19, x20, [sp, #128]
  412df0:	ldp	x29, x30, [sp, #112]
  412df4:	add	sp, sp, #0xa60
  412df8:	ret
  412dfc:	stp	x29, x30, [sp, #-32]!
  412e00:	mov	x29, sp
  412e04:	str	x0, [sp, #24]
  412e08:	ldr	x0, [sp, #24]
  412e0c:	bl	404ad0 <printf@plt+0x36a0>
  412e10:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412e14:	add	x1, x0, #0xbc0
  412e18:	ldr	x0, [sp, #24]
  412e1c:	str	x1, [x0]
  412e20:	nop
  412e24:	ldp	x29, x30, [sp], #32
  412e28:	ret
  412e2c:	stp	x29, x30, [sp, #-32]!
  412e30:	mov	x29, sp
  412e34:	str	x0, [sp, #24]
  412e38:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412e3c:	add	x1, x0, #0xbc0
  412e40:	ldr	x0, [sp, #24]
  412e44:	str	x1, [x0]
  412e48:	ldr	x0, [sp, #24]
  412e4c:	bl	404af4 <printf@plt+0x36c4>
  412e50:	nop
  412e54:	ldp	x29, x30, [sp], #32
  412e58:	ret
  412e5c:	stp	x29, x30, [sp, #-32]!
  412e60:	mov	x29, sp
  412e64:	str	x0, [sp, #24]
  412e68:	ldr	x0, [sp, #24]
  412e6c:	bl	412e2c <printf@plt+0x119fc>
  412e70:	mov	x1, #0x8                   	// #8
  412e74:	ldr	x0, [sp, #24]
  412e78:	bl	401310 <_ZdlPvm@plt>
  412e7c:	ldp	x29, x30, [sp], #32
  412e80:	ret
  412e84:	stp	x29, x30, [sp, #-112]!
  412e88:	mov	x29, sp
  412e8c:	str	x19, [sp, #16]
  412e90:	str	x0, [sp, #72]
  412e94:	str	x1, [sp, #64]
  412e98:	str	x2, [sp, #56]
  412e9c:	strb	w3, [sp, #55]
  412ea0:	str	x4, [sp, #40]
  412ea4:	ldr	x0, [sp, #72]
  412ea8:	cmp	x0, #0x0
  412eac:	b.eq	412ec8 <printf@plt+0x11a98>  // b.none
  412eb0:	ldr	x0, [sp, #64]
  412eb4:	cmp	x0, #0x0
  412eb8:	b.eq	412ec8 <printf@plt+0x11a98>  // b.none
  412ebc:	ldr	x0, [sp, #56]
  412ec0:	cmp	x0, #0x0
  412ec4:	b.ne	412ed0 <printf@plt+0x11aa0>  // b.any
  412ec8:	mov	w0, #0xffffffff            	// #-1
  412ecc:	b	413164 <printf@plt+0x11d34>
  412ed0:	ldr	x0, [sp, #72]
  412ed4:	ldr	x0, [x0]
  412ed8:	cmp	x0, #0x0
  412edc:	b.ne	412f04 <printf@plt+0x11ad4>  // b.any
  412ee0:	ldr	x0, [sp, #64]
  412ee4:	mov	x1, #0x40                  	// #64
  412ee8:	str	x1, [x0]
  412eec:	ldr	x0, [sp, #64]
  412ef0:	ldr	x0, [x0]
  412ef4:	bl	4011a0 <_Znam@plt>
  412ef8:	mov	x1, x0
  412efc:	ldr	x0, [sp, #72]
  412f00:	str	x1, [x0]
  412f04:	ldr	x0, [sp, #64]
  412f08:	ldr	x1, [x0]
  412f0c:	ldr	x0, [sp, #40]
  412f10:	sub	x0, x1, x0
  412f14:	str	x0, [sp, #104]
  412f18:	ldr	x0, [sp, #72]
  412f1c:	ldr	x1, [x0]
  412f20:	ldr	x0, [sp, #40]
  412f24:	add	x0, x1, x0
  412f28:	str	x0, [sp, #96]
  412f2c:	ldr	x0, [sp, #56]
  412f30:	bl	4012e0 <getc@plt>
  412f34:	mov	w19, w0
  412f38:	ldr	x0, [sp, #64]
  412f3c:	ldr	x1, [x0]
  412f40:	ldr	x0, [sp, #104]
  412f44:	sub	x0, x1, x0
  412f48:	ldr	x1, [sp, #72]
  412f4c:	ldr	x1, [x1]
  412f50:	ldr	x2, [sp, #96]
  412f54:	sub	x1, x2, x1
  412f58:	cmp	x0, x1
  412f5c:	b.eq	412f80 <printf@plt+0x11b50>  // b.none
  412f60:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412f64:	add	x3, x0, #0xc08
  412f68:	mov	w2, #0x40                  	// #64
  412f6c:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412f70:	add	x1, x0, #0xc40
  412f74:	adrp	x0, 419000 <printf@plt+0x17bd0>
  412f78:	add	x0, x0, #0xc50
  412f7c:	bl	401210 <__assert_fail@plt>
  412f80:	ldr	x0, [sp, #104]
  412f84:	cmp	x0, #0x1
  412f88:	b.hi	4130c0 <printf@plt+0x11c90>  // b.pmore
  412f8c:	ldr	x0, [sp, #64]
  412f90:	ldr	x0, [x0]
  412f94:	cmp	x0, #0x40
  412f98:	b.ls	412fb4 <printf@plt+0x11b84>  // b.plast
  412f9c:	ldr	x0, [sp, #64]
  412fa0:	ldr	x0, [x0]
  412fa4:	lsl	x1, x0, #1
  412fa8:	ldr	x0, [sp, #64]
  412fac:	str	x1, [x0]
  412fb0:	b	412fc8 <printf@plt+0x11b98>
  412fb4:	ldr	x0, [sp, #64]
  412fb8:	ldr	x0, [x0]
  412fbc:	add	x1, x0, #0x40
  412fc0:	ldr	x0, [sp, #64]
  412fc4:	str	x1, [x0]
  412fc8:	ldr	x0, [sp, #72]
  412fcc:	ldr	x1, [x0]
  412fd0:	ldr	x0, [sp, #64]
  412fd4:	ldr	x0, [x0]
  412fd8:	add	x1, x1, x0
  412fdc:	ldr	x0, [sp, #96]
  412fe0:	sub	x0, x1, x0
  412fe4:	str	x0, [sp, #104]
  412fe8:	ldr	x0, [sp, #64]
  412fec:	ldr	x0, [x0]
  412ff0:	bl	4011a0 <_Znam@plt>
  412ff4:	str	x0, [sp, #88]
  412ff8:	ldr	x0, [sp, #72]
  412ffc:	ldr	x0, [x0]
  413000:	cmp	x0, #0x0
  413004:	b.eq	41304c <printf@plt+0x11c1c>  // b.none
  413008:	ldr	x0, [sp, #72]
  41300c:	ldr	x3, [x0]
  413010:	ldr	x0, [sp, #72]
  413014:	ldr	x0, [x0]
  413018:	ldr	x1, [sp, #96]
  41301c:	sub	x0, x1, x0
  413020:	mov	x2, x0
  413024:	mov	x1, x3
  413028:	ldr	x0, [sp, #88]
  41302c:	bl	4011b0 <memcpy@plt>
  413030:	ldr	x0, [sp, #72]
  413034:	ldr	x0, [x0]
  413038:	cmp	x0, #0x0
  41303c:	b.eq	41304c <printf@plt+0x11c1c>  // b.none
  413040:	ldr	x0, [sp, #72]
  413044:	ldr	x0, [x0]
  413048:	bl	401360 <_ZdaPv@plt>
  41304c:	ldr	x0, [sp, #72]
  413050:	ldr	x1, [sp, #88]
  413054:	str	x1, [x0]
  413058:	ldr	x0, [sp, #72]
  41305c:	ldr	x1, [x0]
  413060:	ldr	x0, [sp, #64]
  413064:	ldr	x2, [x0]
  413068:	ldr	x0, [sp, #104]
  41306c:	sub	x0, x2, x0
  413070:	add	x0, x1, x0
  413074:	str	x0, [sp, #96]
  413078:	ldr	x0, [sp, #64]
  41307c:	ldr	x1, [x0]
  413080:	ldr	x0, [sp, #104]
  413084:	sub	x0, x1, x0
  413088:	ldr	x1, [sp, #72]
  41308c:	ldr	x1, [x1]
  413090:	ldr	x2, [sp, #96]
  413094:	sub	x1, x2, x1
  413098:	cmp	x0, x1
  41309c:	b.eq	4130c0 <printf@plt+0x11c90>  // b.none
  4130a0:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4130a4:	add	x3, x0, #0xc08
  4130a8:	mov	w2, #0x51                  	// #81
  4130ac:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4130b0:	add	x1, x0, #0xc40
  4130b4:	adrp	x0, 419000 <printf@plt+0x17bd0>
  4130b8:	add	x0, x0, #0xc50
  4130bc:	bl	401210 <__assert_fail@plt>
  4130c0:	cmn	w19, #0x1
  4130c4:	b.eq	4130d8 <printf@plt+0x11ca8>  // b.none
  4130c8:	ldr	x0, [sp, #56]
  4130cc:	bl	401400 <ferror@plt>
  4130d0:	cmp	w0, #0x0
  4130d4:	b.eq	4130e0 <printf@plt+0x11cb0>  // b.none
  4130d8:	mov	w0, #0x1                   	// #1
  4130dc:	b	4130e4 <printf@plt+0x11cb4>
  4130e0:	mov	w0, #0x0                   	// #0
  4130e4:	cmp	w0, #0x0
  4130e8:	b.eq	413108 <printf@plt+0x11cd8>  // b.none
  4130ec:	ldr	x0, [sp, #72]
  4130f0:	ldr	x0, [x0]
  4130f4:	ldr	x1, [sp, #96]
  4130f8:	cmp	x1, x0
  4130fc:	b.ne	413138 <printf@plt+0x11d08>  // b.any
  413100:	mov	w0, #0xffffffff            	// #-1
  413104:	b	413164 <printf@plt+0x11d34>
  413108:	ldr	x0, [sp, #96]
  41310c:	add	x1, x0, #0x1
  413110:	str	x1, [sp, #96]
  413114:	and	w1, w19, #0xff
  413118:	strb	w1, [x0]
  41311c:	ldr	x0, [sp, #104]
  413120:	sub	x0, x0, #0x1
  413124:	str	x0, [sp, #104]
  413128:	ldrb	w0, [sp, #55]
  41312c:	cmp	w19, w0
  413130:	b.eq	413140 <printf@plt+0x11d10>  // b.none
  413134:	b	412f2c <printf@plt+0x11afc>
  413138:	nop
  41313c:	b	413144 <printf@plt+0x11d14>
  413140:	nop
  413144:	ldr	x0, [sp, #96]
  413148:	strb	wzr, [x0]
  41314c:	ldr	x0, [sp, #72]
  413150:	ldr	x1, [x0]
  413154:	ldr	x0, [sp, #40]
  413158:	add	x0, x1, x0
  41315c:	ldr	x1, [sp, #96]
  413160:	sub	x0, x1, x0
  413164:	ldr	x19, [sp, #16]
  413168:	ldp	x29, x30, [sp], #112
  41316c:	ret
  413170:	stp	x29, x30, [sp, #-48]!
  413174:	mov	x29, sp
  413178:	str	x0, [sp, #40]
  41317c:	str	x1, [sp, #32]
  413180:	str	x2, [sp, #24]
  413184:	mov	x4, #0x0                   	// #0
  413188:	mov	w3, #0xa                   	// #10
  41318c:	ldr	x2, [sp, #24]
  413190:	ldr	x1, [sp, #32]
  413194:	ldr	x0, [sp, #40]
  413198:	bl	412e84 <printf@plt+0x11a54>
  41319c:	ldp	x29, x30, [sp], #48
  4131a0:	ret
  4131a4:	stp	x29, x30, [sp, #-48]!
  4131a8:	mov	x29, sp
  4131ac:	str	x0, [sp, #40]
  4131b0:	str	x1, [sp, #32]
  4131b4:	str	w2, [sp, #28]
  4131b8:	str	x3, [sp, #16]
  4131bc:	ldr	w0, [sp, #28]
  4131c0:	and	w0, w0, #0xff
  4131c4:	mov	x4, #0x0                   	// #0
  4131c8:	mov	w3, w0
  4131cc:	ldr	x2, [sp, #16]
  4131d0:	ldr	x1, [sp, #32]
  4131d4:	ldr	x0, [sp, #40]
  4131d8:	bl	412e84 <printf@plt+0x11a54>
  4131dc:	ldp	x29, x30, [sp], #48
  4131e0:	ret
  4131e4:	sub	sp, sp, #0x20
  4131e8:	str	x0, [sp, #8]
  4131ec:	str	w1, [sp, #4]
  4131f0:	str	wzr, [sp, #28]
  4131f4:	ldr	w0, [sp, #4]
  4131f8:	cmp	w0, #0x0
  4131fc:	b.eq	413270 <printf@plt+0x11e40>  // b.none
  413200:	ldr	w0, [sp, #28]
  413204:	lsl	w1, w0, #4
  413208:	ldr	x0, [sp, #8]
  41320c:	add	x2, x0, #0x1
  413210:	str	x2, [sp, #8]
  413214:	ldrb	w0, [x0]
  413218:	add	w0, w1, w0
  41321c:	str	w0, [sp, #28]
  413220:	ldr	w0, [sp, #28]
  413224:	and	w0, w0, #0xf0000000
  413228:	str	w0, [sp, #24]
  41322c:	ldr	w0, [sp, #24]
  413230:	cmp	w0, #0x0
  413234:	cset	w0, ne  // ne = any
  413238:	and	w0, w0, #0xff
  41323c:	cmp	w0, #0x0
  413240:	b.eq	413260 <printf@plt+0x11e30>  // b.none
  413244:	ldr	w0, [sp, #24]
  413248:	lsr	w1, w0, #24
  41324c:	ldr	w0, [sp, #28]
  413250:	eor	w0, w1, w0
  413254:	ldr	w1, [sp, #24]
  413258:	eor	w0, w1, w0
  41325c:	str	w0, [sp, #28]
  413260:	ldr	w0, [sp, #4]
  413264:	sub	w0, w0, #0x1
  413268:	str	w0, [sp, #4]
  41326c:	b	4131f4 <printf@plt+0x11dc4>
  413270:	ldr	w0, [sp, #28]
  413274:	add	sp, sp, #0x20
  413278:	ret
  41327c:	nop
  413280:	stp	x29, x30, [sp, #-64]!
  413284:	mov	x29, sp
  413288:	stp	x19, x20, [sp, #16]
  41328c:	adrp	x20, 42c000 <printf@plt+0x2abd0>
  413290:	add	x20, x20, #0xd10
  413294:	stp	x21, x22, [sp, #32]
  413298:	adrp	x21, 42c000 <printf@plt+0x2abd0>
  41329c:	add	x21, x21, #0xd00
  4132a0:	sub	x20, x20, x21
  4132a4:	mov	w22, w0
  4132a8:	stp	x23, x24, [sp, #48]
  4132ac:	mov	x23, x1
  4132b0:	mov	x24, x2
  4132b4:	bl	401168 <_Znam@plt-0x38>
  4132b8:	cmp	xzr, x20, asr #3
  4132bc:	b.eq	4132e8 <printf@plt+0x11eb8>  // b.none
  4132c0:	asr	x20, x20, #3
  4132c4:	mov	x19, #0x0                   	// #0
  4132c8:	ldr	x3, [x21, x19, lsl #3]
  4132cc:	mov	x2, x24
  4132d0:	add	x19, x19, #0x1
  4132d4:	mov	x1, x23
  4132d8:	mov	w0, w22
  4132dc:	blr	x3
  4132e0:	cmp	x20, x19
  4132e4:	b.ne	4132c8 <printf@plt+0x11e98>  // b.any
  4132e8:	ldp	x19, x20, [sp, #16]
  4132ec:	ldp	x21, x22, [sp, #32]
  4132f0:	ldp	x23, x24, [sp, #48]
  4132f4:	ldp	x29, x30, [sp], #64
  4132f8:	ret
  4132fc:	nop
  413300:	ret

Disassembly of section .fini:

0000000000413304 <.fini>:
  413304:	stp	x29, x30, [sp, #-16]!
  413308:	mov	x29, sp
  41330c:	ldp	x29, x30, [sp], #16
  413310:	ret
