module sr_nor_latch_ifelse (
    input wire s,
    input wire r,
    output reg q,
    output wire qbar
);
    assign qbar = ~q;

    always @(*) begin
        if (s== 0 && r == 0)
            q = q;              
        else if (s== 1 && r == 0)
            q = 1;              
        else if (s == 0 && r == 1)
            q = 0;              
        else
            q = 1'bx;         
    end
endmodule
