verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/fc4b/hdl" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/4e49" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_4/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_5/hdl/verilog" --include "../../../../SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_12/hdl/verilog" \
"../../../bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_6/sim/bd_3a92_proc_ss_ip_aresetn_0.v" \
"../../../bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_7/sim/bd_3a92_vid_in_aresetn_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
