INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/Projekte/FPGA_Abgabe/FPGA_Abgabe.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/Projekte/FPGA_Abgabe/FPGA_Abgabe.srcs/sim_1/new/Control_Unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit_tb'
