// Seed: 2956412007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_2 = 1;
  always @(1 or 1) id_2 <= 1;
  logic id_4;
  assign id_1 = id_4;
  logic id_5;
endmodule
