<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='708' type='bool llvm::AMDGPU::isSGPR(unsigned int Reg, const llvm::MCRegisterInfo * TRI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='707'>/// Is Reg - scalar register</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3035' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser15usesConstantBusERKN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3333' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser15validateMovrelsERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS7_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3361' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser19validateMAIAccWriteERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS7_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='383' u='c' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1270' ll='1275' type='bool llvm::AMDGPU::isSGPR(unsigned int Reg, const llvm::MCRegisterInfo * TRI)'/>
