/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  reg [3:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_8z = ~((_00_ | celloutsig_1_6z) & celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_0z = ~((in_data[171] | in_data[117]) & (in_data[104] | in_data[101]));
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { _01_[4:2], celloutsig_0_1z };
  reg [7:0] _10_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 8'h00;
    else _10_ <= { in_data[166:160], celloutsig_1_1z };
  assign { _03_[7:5], _00_, _03_[3:0] } = _10_;
  assign celloutsig_1_11z = { in_data[168:158], celloutsig_1_10z } === { _03_[7:6], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_9z = _01_[2:0] === { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[54:42], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[66:64] && { in_data[63], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[73:69], celloutsig_0_9z } && { _01_[12:8], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_11z } && in_data[26:21];
  assign celloutsig_0_17z = { celloutsig_0_15z[15:9], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_10z[8:4], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } && in_data[36:31];
  assign celloutsig_1_7z = { in_data[121:116], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } && { celloutsig_1_4z[1:0], _03_[7:5], _00_, _03_[3:0], celloutsig_1_2z };
  assign celloutsig_1_14z = ! { in_data[183:168], celloutsig_1_13z };
  assign celloutsig_1_3z = ! { in_data[131:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_4z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_1_9z = in_data[125] & ~(celloutsig_1_8z);
  assign celloutsig_0_15z = celloutsig_0_5z ? { in_data[55:37], celloutsig_0_11z, _02_ } : { _01_[6:5], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, _01_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_10z = - { _01_[7:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_4z = - in_data[163:161];
  assign celloutsig_1_13z = { in_data[131:117], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } !== { in_data[137:131], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z } !== { _03_[2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } !== { in_data[94], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = | in_data[45:25];
  assign celloutsig_1_16z = | { _03_[3:1], celloutsig_1_3z };
  assign celloutsig_0_16z = { _02_[3:1], celloutsig_0_7z } >> { in_data[34:32], celloutsig_0_3z };
  assign celloutsig_1_12z = ~((celloutsig_1_4z[2] & celloutsig_1_1z) | (in_data[147] & in_data[117]));
  assign celloutsig_1_17z = ~((celloutsig_1_9z & celloutsig_1_14z) | (celloutsig_1_13z & celloutsig_1_11z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_15z) | (celloutsig_1_4z[2] & celloutsig_1_16z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[56]) | (celloutsig_0_0z & in_data[63]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[104]) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_9z & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_4z[2]));
  assign _03_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
