
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54  249945.6      0.99     437.2   30400.1                          
    0:00:54  249945.6      0.99     437.2   30400.1                          
    0:00:55  250280.7      0.99     437.2   30400.1                          
    0:00:55  250607.9      0.99     437.2   30400.1                          
    0:00:55  250935.1      0.99     437.2   30400.1                          
    0:00:55  251262.3      0.99     437.2   30400.1                          
    0:00:55  251589.4      0.99     437.2   30400.1                          
    0:00:55  251916.6      0.99     437.2   30400.1                          
    0:00:56  252460.1      0.99     436.1   27806.6                          
    0:01:32  249650.3      0.50     134.3     329.2                          
    0:01:32  249650.3      0.50     134.3     329.2                          
    0:01:32  249650.3      0.50     134.3     329.2                          
    0:01:33  249650.8      0.50     134.3     329.2                          
    0:01:34  249650.8      0.50     134.3     329.2                          
    0:02:00  199713.1      0.52      71.9     231.4                          
    0:02:03  199632.2      0.51      71.3     223.1                          
    0:02:09  199645.5      0.51      70.6     213.2                          
    0:02:13  199655.3      0.49      68.9     205.0                          
    0:02:15  199664.7      0.49      68.2     186.2                          
    0:02:16  199678.0      0.48      65.7     172.8                          
    0:02:18  199684.6      0.48      63.8     157.5                          
    0:02:19  199706.7      0.47      63.5     136.9                          
    0:02:21  199733.8      0.47      63.0     116.3                          
    0:02:22  199749.8      0.47      62.6     100.9                          
    0:02:23  199773.7      0.46      61.3      80.3                          
    0:02:24  199791.3      0.45      60.1      66.8                          
    0:02:25  199813.6      0.44      57.5      50.4                          
    0:02:26  199600.5      0.44      57.5      50.4                          
    0:02:26  199600.5      0.44      57.5      50.4                          
    0:02:27  199604.5      0.44      55.9      23.5                          
    0:02:27  199613.3      0.43      53.8      10.9                          
    0:02:28  199622.9      0.42      52.4       3.7                          
    0:02:28  199624.0      0.39      52.2       1.0                          
    0:02:29  199624.2      0.38      51.8       0.0                          
    0:02:29  199624.2      0.38      51.8       0.0                          
    0:02:29  199624.2      0.38      51.8       0.0                          
    0:02:29  199624.2      0.38      51.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:29  199624.2      0.38      51.8       0.0                          
    0:02:30  199670.5      0.33      49.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199710.9      0.32      48.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199724.2      0.31      47.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199741.0      0.31      47.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199756.4      0.30      47.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199784.9      0.30      46.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199794.2      0.29      46.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199821.1      0.29      46.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199851.9      0.29      46.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199873.2      0.28      45.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:32  199897.4      0.28      45.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199908.3      0.28      45.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199933.3      0.28      45.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199949.8      0.28      44.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199954.1      0.27      44.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199967.6      0.27      44.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199981.5      0.27      44.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199995.3      0.27      43.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200008.1      0.27      43.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200026.7      0.27      42.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200037.3      0.27      41.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200050.6      0.27      41.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200064.2      0.27      41.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200077.2      0.27      40.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200089.7      0.27      40.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200103.3      0.27      40.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200115.8      0.26      40.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200123.8      0.26      40.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200134.4      0.26      40.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200145.3      0.26      39.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200161.5      0.26      39.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200171.6      0.26      39.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200188.1      0.26      39.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200198.8      0.25      38.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200217.1      0.25      38.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  200226.2      0.25      38.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200243.5      0.25      37.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200264.5      0.25      36.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200278.8      0.25      35.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200287.9      0.24      35.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200307.0      0.24      34.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200315.3      0.24      34.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200325.4      0.24      34.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200331.8      0.24      34.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200335.0      0.24      34.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200343.5      0.24      33.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200354.9      0.24      33.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200367.4      0.24      32.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200373.5      0.23      32.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200387.6      0.23      32.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200402.5      0.23      32.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200408.1      0.23      31.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200420.4      0.23      31.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200436.3      0.23      31.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200450.9      0.23      31.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200462.1      0.22      30.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200484.2      0.22      30.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200497.0      0.22      29.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200502.6      0.22      29.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200506.8      0.22      29.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200522.8      0.22      29.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200531.8      0.22      29.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200542.5      0.22      29.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200560.5      0.22      29.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200570.6      0.22      29.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200581.6      0.21      28.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200591.1      0.21      28.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200603.9      0.21      28.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200613.5      0.21      28.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200624.4      0.21      27.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200638.7      0.21      27.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200644.6      0.21      27.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200651.0      0.21      27.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200663.2      0.20      27.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200665.6      0.20      27.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200677.3      0.20      27.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200686.1      0.20      27.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200704.4      0.20      26.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200712.7      0.20      26.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200724.4      0.20      26.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200736.6      0.20      26.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200740.4      0.20      26.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200745.9      0.20      26.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200751.5      0.20      26.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200766.2      0.20      25.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200776.5      0.20      25.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200777.3      0.20      25.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200782.9      0.20      25.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200787.4      0.20      25.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200792.5      0.19      25.2      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200805.5      0.19      24.8      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200809.2      0.19      24.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200818.3      0.19      24.4      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:41  200826.0      0.19      24.2      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200837.7      0.19      23.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200841.4      0.19      23.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200849.7      0.19      23.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200852.1      0.19      23.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200859.5      0.19      23.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200861.9      0.19      23.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200875.7      0.19      23.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200889.6      0.19      23.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200898.4      0.19      23.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200905.5      0.18      23.2      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200908.7      0.18      23.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200921.0      0.18      23.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200936.7      0.18      22.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200942.0      0.18      22.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200950.2      0.18      22.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200956.1      0.18      22.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:42  200960.9      0.18      22.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200968.3      0.18      22.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200976.0      0.18      22.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200982.4      0.18      22.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200986.4      0.18      22.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200994.9      0.18      21.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  201006.6      0.18      21.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201006.9      0.18      21.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201014.6      0.17      21.8      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201017.3      0.17      21.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:43  201026.3      0.17      21.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201033.2      0.17      21.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201040.1      0.17      21.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201047.9      0.17      21.1      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201055.6      0.17      21.0      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201071.0      0.17      21.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201073.9      0.17      20.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201084.3      0.17      20.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201088.8      0.17      20.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201097.6      0.17      20.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201108.2      0.17      20.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201115.4      0.17      20.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201122.1      0.17      19.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201126.3      0.17      19.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201132.7      0.17      19.9      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201151.1      0.17      19.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201157.7      0.17      19.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201169.1      0.17      19.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201172.3      0.16      19.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201174.2      0.16      19.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201187.0      0.16      19.1      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:45  201194.7      0.16      18.8      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201201.1      0.16      18.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201217.0      0.16      18.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201234.1      0.16      18.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:45  201238.0      0.16      18.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201254.5      0.16      18.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201258.0      0.16      18.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201259.9      0.16      18.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201267.0      0.16      17.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201275.0      0.16      17.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201279.5      0.16      17.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201284.3      0.16      17.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201290.4      0.16      17.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201294.7      0.16      17.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201300.8      0.16      17.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201304.0      0.16      17.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201310.1      0.16      17.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201320.2      0.16      17.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201326.6      0.15      17.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201333.8      0.15      17.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201337.5      0.15      17.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201344.2      0.15      17.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201349.8      0.15      16.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201354.0      0.15      16.9      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201363.1      0.15      16.8      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201370.0      0.15      16.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201383.8      0.15      16.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201391.8      0.15      16.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201393.7      0.15      16.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201399.8      0.15      16.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201407.0      0.15      16.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201409.1      0.15      16.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201422.6      0.15      16.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201433.0      0.15      16.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201444.2      0.15      16.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201449.2      0.14      16.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201455.9      0.14      16.1      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201461.2      0.14      16.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201471.3      0.14      16.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201475.3      0.14      16.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201487.0      0.14      15.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201490.2      0.14      15.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201499.3      0.14      15.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201503.5      0.14      15.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201504.6      0.14      15.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201514.9      0.14      15.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201523.7      0.14      15.4      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201535.4      0.14      15.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201541.8      0.14      15.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201548.7      0.14      15.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201552.7      0.14      15.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201556.7      0.14      14.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:50  201561.8      0.14      14.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201566.3      0.14      14.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201576.4      0.14      14.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201579.1      0.13      14.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201581.2      0.13      14.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201591.6      0.13      14.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201593.2      0.13      14.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201596.9      0.13      14.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201604.9      0.13      14.0      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201608.3      0.13      13.9      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201613.4      0.13      13.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201625.6      0.13      13.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201626.7      0.13      13.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201632.0      0.13      13.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  201635.4      0.13      13.5      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201638.6      0.13      13.4      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201641.8      0.13      13.4      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  201643.2      0.13      13.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201648.2      0.13      13.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201650.9      0.13      13.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201657.5      0.13      13.3      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201661.0      0.13      13.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201665.0      0.13      13.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201669.8      0.13      13.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201672.4      0.13      13.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201673.7      0.13      13.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201677.7      0.13      13.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201682.3      0.13      13.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201684.9      0.13      13.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201694.8      0.12      12.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201697.2      0.12      12.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201700.1      0.12      12.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201704.3      0.12      12.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201706.2      0.12      12.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201712.6      0.12      12.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201716.8      0.12      12.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201721.6      0.12      12.7      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201729.9      0.12      12.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201732.3      0.12      12.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201744.5      0.12      12.6      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201745.8      0.12      12.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201748.8      0.12      12.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201751.4      0.12      12.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201757.3      0.12      12.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201761.3      0.12      12.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201765.3      0.12      12.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201773.8      0.12      12.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201774.3      0.12      12.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  201775.1      0.12      12.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201783.6      0.12      12.3      24.2 path/genblk1[14].path/path/add_out_reg[39]/D
    0:02:54  201792.9      0.12      12.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201808.3      0.12      12.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201811.0      0.12      12.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201818.5      0.12      12.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201824.0      0.12      12.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201829.6      0.12      12.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201835.2      0.12      12.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  201844.5      0.12      12.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201850.4      0.12      12.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201852.5      0.12      12.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201857.0      0.12      11.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201865.3      0.12      11.9      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201868.5      0.12      11.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201871.4      0.11      11.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201877.8      0.11      11.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201878.6      0.11      11.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201882.8      0.11      11.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201889.5      0.11      11.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201895.3      0.11      11.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201896.4      0.11      11.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201900.4      0.11      11.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201908.1      0.11      11.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201919.3      0.11      11.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201922.7      0.11      11.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201922.7      0.11      11.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201928.3      0.11      11.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201931.2      0.11      11.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201936.6      0.11      11.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201942.1      0.11      11.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201946.9      0.11      11.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201951.5      0.11      11.2      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201957.3      0.11      11.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201962.6      0.11      11.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201970.6      0.11      11.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201974.6      0.11      11.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201981.2      0.11      11.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201985.8      0.11      10.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201989.5      0.11      10.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201994.5      0.11      10.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201998.8      0.11      10.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202000.4      0.11      10.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:58  202006.2      0.11      10.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202009.4      0.11      10.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202016.1      0.10      10.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202022.5      0.10      10.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202024.9      0.10      10.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202029.7      0.10      10.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:58  202036.0      0.10      10.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202042.7      0.10      10.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202047.5      0.10      10.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202052.8      0.10      10.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202058.4      0.10      10.3      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202065.0      0.10      10.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202068.5      0.10      10.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202074.3      0.10      10.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202077.3      0.10      10.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202079.1      0.10      10.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202084.5      0.10      10.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202088.2      0.10      10.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202094.0      0.10      10.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202095.6      0.10      10.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202099.6      0.10      10.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202102.5      0.10      10.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202109.7      0.10      10.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202115.6      0.10       9.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202121.7      0.10       9.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202124.6      0.10       9.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202124.9      0.10       9.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202127.8      0.10       9.8      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202132.6      0.10       9.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202137.9      0.10       9.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202140.3      0.10       9.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202142.7      0.10       9.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202147.0      0.10       9.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202154.7      0.10       9.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202158.1      0.10       9.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202161.3      0.10       9.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:01  202167.2      0.10       9.5      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:01  202172.0      0.09       9.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:01  202175.4      0.09       9.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202180.2      0.09       9.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202185.3      0.09       9.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202190.6      0.09       9.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202193.2      0.09       9.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202194.3      0.09       9.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202201.5      0.09       9.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202209.5      0.09       9.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202213.2      0.09       9.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202217.5      0.09       9.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:03:02  202219.6      0.09       9.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:02  202224.4      0.09       9.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202227.3      0.09       9.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  202235.5      0.09       9.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202237.9      0.09       9.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202241.9      0.09       9.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202246.7      0.09       9.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202250.2      0.09       8.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202254.4      0.09       8.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:02  202256.0      0.09       8.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202262.9      0.09       8.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  202269.3      0.09       8.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202272.0      0.09       8.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202274.9      0.09       8.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202277.6      0.09       8.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202279.2      0.09       8.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202280.2      0.09       8.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202286.1      0.09       8.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202290.1      0.09       8.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:03  202293.0      0.09       8.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202295.9      0.09       8.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202304.4      0.09       8.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:03  202311.1      0.09       8.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202313.7      0.09       8.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202317.7      0.09       8.3      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202321.7      0.09       8.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202327.0      0.09       8.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202330.5      0.09       8.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:04  202332.9      0.09       8.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:04  202338.2      0.09       8.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202338.5      0.09       8.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202339.5      0.09       8.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:03:04  202340.6      0.09       8.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202341.9      0.09       8.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202350.5      0.08       8.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202353.6      0.08       8.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202355.8      0.08       8.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202359.8      0.08       8.1      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202364.8      0.08       8.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202369.1      0.08       8.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202374.1      0.08       8.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202378.9      0.08       8.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202380.0      0.08       8.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202381.6      0.08       8.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202386.1      0.08       8.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202390.6      0.08       8.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202394.6      0.08       7.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202397.3      0.08       7.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202401.8      0.08       7.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:03:06  202406.3      0.08       7.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202412.4      0.08       7.8      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202414.3      0.08       7.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:06  202421.5      0.08       7.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202425.7      0.08       7.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:06  202429.7      0.08       7.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202430.5      0.08       7.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202436.1      0.08       7.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:06  202440.1      0.08       7.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:06  202447.5      0.08       7.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202452.1      0.08       7.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202454.5      0.08       7.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202456.6      0.08       7.6      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202461.4      0.08       7.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202466.2      0.08       7.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202468.3      0.08       7.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202472.5      0.08       7.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202476.8      0.08       7.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202480.0      0.08       7.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202480.8      0.08       7.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202481.9      0.08       7.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202486.4      0.08       7.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202489.3      0.08       7.3      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202490.6      0.08       7.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202491.2      0.08       7.3      24.2                          
    0:03:19  197386.4      0.08       7.3      24.2                          
    0:03:19  197374.7      0.08       7.3      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:19  197374.7      0.08       7.3      24.2                          
    0:03:20  197367.7      0.08       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:20  197368.5      0.08       7.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197375.7      0.08       7.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197377.1      0.08       7.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197380.2      0.08       7.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197382.9      0.08       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197384.8      0.08       7.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197386.4      0.08       7.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:20  197390.4      0.08       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197396.7      0.08       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197403.7      0.08       7.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197414.8      0.08       7.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197414.8      0.08       7.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197417.2      0.08       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197421.2      0.08       7.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  197424.7      0.08       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197425.7      0.08       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197428.4      0.08       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197431.0      0.08       7.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:21  197437.2      0.08       7.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197446.7      0.08       6.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197452.9      0.08       6.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197462.2      0.08       6.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  197472.8      0.08       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:22  197472.8      0.08       6.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:22  197477.1      0.08       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197482.4      0.07       6.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197488.8      0.07       6.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:22  197491.2      0.07       6.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:22  197505.3      0.07       6.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  197511.6      0.07       6.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:23  197519.1      0.07       6.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:23  197520.4      0.07       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:23  197524.4      0.07       6.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:23  197530.8      0.07       6.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:23  197533.2      0.07       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:23  197543.6      0.07       6.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:23  197552.9      0.07       6.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:23  197559.0      0.07       6.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  197566.7      0.07       6.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197578.1      0.07       6.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197580.8      0.07       6.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197591.2      0.07       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197592.8      0.07       6.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197595.4      0.07       6.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  197598.6      0.07       6.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:24  197603.2      0.07       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:24  197608.5      0.07       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:24  197610.3      0.07       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:24  197611.1      0.07       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197612.5      0.07       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197615.1      0.07       6.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197615.1      0.07       6.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197617.2      0.07       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197624.2      0.07       6.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  197628.4      0.07       6.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197633.2      0.07       6.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:25  197639.1      0.07       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:25  197641.7      0.07       6.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:25  197645.2      0.07       6.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  197649.4      0.07       6.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  197650.5      0.07       6.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197652.4      0.07       6.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197655.3      0.07       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:26  197658.2      0.07       6.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197660.3      0.07       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:26  197665.4      0.07       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:26  197673.9      0.07       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197678.2      0.07       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197688.8      0.07       6.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:26  197697.0      0.07       6.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:26  197702.6      0.07       6.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197703.7      0.07       5.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197711.1      0.07       5.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197716.7      0.07       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197717.5      0.07       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197729.8      0.07       5.9      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197734.3      0.07       5.9      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197740.7      0.07       5.9      13.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197743.9      0.07       5.8      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197747.3      0.07       5.8      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197750.2      0.07       5.8      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197756.1      0.07       5.8      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197758.5      0.07       5.7      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197764.3      0.07       5.7      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197769.9      0.07       5.7      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197769.9      0.07       5.7      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197774.7      0.07       5.7      13.1 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197778.4      0.07       5.7      13.1 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197785.9      0.07       5.7      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197794.7      0.06       5.7      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197797.9      0.06       5.7      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197799.2      0.06       5.7      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197801.3      0.06       5.7      13.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197803.7      0.06       5.7      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197810.1      0.06       5.7      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197813.6      0.06       5.7      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197819.1      0.06       5.6      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197824.2      0.06       5.6      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197824.2      0.06       5.6      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197826.9      0.06       5.6      13.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197834.8      0.06       5.5      13.1 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197837.5      0.06       5.5      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197837.5      0.06       5.5      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197838.6      0.06       5.5      13.1 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197840.2      0.06       5.5      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197841.2      0.06       5.5      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197841.5      0.06       5.5      13.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197844.9      0.06       5.5      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197852.1      0.06       5.5      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197852.7      0.06       5.5      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197855.3      0.06       5.5      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197855.3      0.06       5.5      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197859.8      0.06       5.5      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197864.6      0.06       5.5      13.1 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197871.0      0.06       5.4      13.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197872.9      0.06       5.4      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197874.7      0.06       5.4      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197885.9      0.06       5.3      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197885.4      0.06       5.3      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197893.1      0.06       5.3      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197895.5      0.06       5.3      13.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197905.6      0.06       5.2      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  197906.4      0.06       5.2      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197907.2      0.06       5.2      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197913.0      0.06       5.1      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197918.9      0.06       5.1      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197924.2      0.06       5.1      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  197933.3      0.06       5.0      13.1 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197935.4      0.06       5.0      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197945.5      0.06       4.9      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  197946.6      0.06       4.9      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197950.8      0.06       4.9      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197950.8      0.06       4.9      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197959.9      0.06       4.9      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197964.1      0.06       4.8      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197967.0      0.06       4.8      13.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197977.4      0.06       4.8      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197977.4      0.06       4.8      13.1 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197978.2      0.06       4.8      13.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197977.9      0.06       4.8      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197977.9      0.06       4.8      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197979.0      0.06       4.8      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197980.6      0.06       4.8      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197991.5      0.06       4.7      13.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  197991.8      0.06       4.6      13.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197991.8      0.06       4.6      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  197996.6      0.06       4.6      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197996.6      0.06       4.6      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198000.3      0.06       4.6      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198002.2      0.06       4.6      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  198005.3      0.06       4.6      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  198015.7      0.06       4.5      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198016.0      0.06       4.5      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198017.6      0.06       4.5      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198021.3      0.06       4.4      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198024.0      0.06       4.4      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  198031.9      0.06       4.4      13.1 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198039.9      0.06       4.4      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:34  198040.5      0.06       4.4      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:35  198042.3      0.06       4.4      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198046.0      0.05       4.4      13.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198050.3      0.05       4.4      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198052.4      0.05       4.4      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198054.0      0.05       4.4      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198054.3      0.05       4.4      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198055.4      0.05       4.4      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198063.6      0.05       4.3      13.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  198069.4      0.05       4.3      13.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198074.8      0.05       4.3      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:35  198075.0      0.05       4.3      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198076.4      0.05       4.3      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198075.8      0.05       4.3      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198078.2      0.05       4.2      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  198080.6      0.05       4.2      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198090.7      0.05       4.1      13.1 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198091.5      0.05       4.1      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198095.0      0.05       4.1      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198098.2      0.05       4.1      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198100.3      0.05       4.1      13.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198106.4      0.05       4.1      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198109.6      0.05       4.0      13.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:36  198110.7      0.05       4.0      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:37  198111.5      0.05       4.0      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:37  198120.8      0.05       4.0      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  198122.4      0.05       4.0      13.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:37  198114.9      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198115.7      0.05       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198119.5      0.05       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198122.9      0.05       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198123.7      0.05       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198125.0      0.05       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198125.3      0.05       3.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198128.2      0.05       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198130.9      0.05       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198132.5      0.05       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198137.0      0.05       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:38  198138.9      0.05       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198143.4      0.05       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198145.8      0.05       3.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198147.9      0.05       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198150.0      0.05       3.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198151.6      0.05       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:39  198154.3      0.05       3.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198155.4      0.05       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198156.4      0.05       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198158.6      0.05       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198161.0      0.05       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:39  198161.0      0.05       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198167.6      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198168.9      0.05       3.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198172.1      0.05       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198172.1      0.05       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198171.9      0.05       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198176.9      0.05       3.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:40  198182.2      0.05       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198182.2      0.05       3.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198184.6      0.05       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198185.7      0.05       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198187.8      0.05       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198187.8      0.05       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198189.4      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198191.8      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198204.6      0.05       3.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198206.2      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198208.8      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:41  198208.8      0.05       3.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:42  198218.1      0.05       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198217.6      0.05       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198220.0      0.05       3.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198222.7      0.05       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198228.0      0.05       3.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  198229.0      0.05       3.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  198231.7      0.05       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198233.0      0.05       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198240.2      0.05       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198243.9      0.05       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198244.5      0.05       3.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:42  198243.9      0.05       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198248.7      0.05       3.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198251.1      0.05       3.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198251.7      0.05       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:43  198252.2      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198252.2      0.05       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198260.7      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198261.8      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198263.9      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198267.9      0.05       3.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198270.8      0.05       3.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:43  198271.9      0.05       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198277.2      0.05       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198277.2      0.05       3.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198278.8      0.05       3.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198279.1      0.05       3.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  198285.2      0.05       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198295.3      0.04       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198296.6      0.04       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198296.3      0.04       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198299.0      0.04       3.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198302.2      0.04       3.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  198307.5      0.04       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:44  198313.9      0.04       3.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  198325.6      0.04       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198327.2      0.04       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198333.6      0.04       3.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198336.5      0.04       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198336.5      0.04       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198344.8      0.04       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198348.0      0.04       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198353.0      0.04       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198358.1      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:45  198361.0      0.04       3.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  198362.8      0.04       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198368.7      0.04       3.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198373.0      0.04       3.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198380.1      0.04       3.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  198380.4      0.04       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198383.3      0.04       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198387.3      0.04       3.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198387.6      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198389.2      0.04       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198392.6      0.04       3.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  198398.2      0.04       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:46  198399.8      0.04       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198404.3      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198409.1      0.04       3.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  198412.3      0.04       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198420.0      0.04       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:47  198419.8      0.04       3.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198421.1      0.04       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198425.4      0.04       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198427.8      0.04       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198431.2      0.04       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198431.2      0.04       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:47  198437.6      0.04       3.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:48  198440.8      0.04       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198446.9      0.04       3.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198447.7      0.04       3.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198451.4      0.04       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198455.9      0.04       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198462.6      0.04       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198468.2      0.04       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198469.8      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:48  198471.4      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198474.0      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198475.1      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198475.1      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198478.3      0.04       2.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198483.3      0.04       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198484.7      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198484.4      0.04       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198483.9      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198484.9      0.04       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198486.8      0.04       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:49  198487.3      0.04       2.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198488.1      0.04       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198491.3      0.04       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198493.2      0.04       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:50  198497.4      0.04       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198496.9      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198502.2      0.04       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198503.8      0.04       2.8       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:03:50  198507.3      0.04       2.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  198509.1      0.04       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198510.7      0.04       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:50  198511.8      0.04       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198512.6      0.04       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198517.7      0.04       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198523.8      0.04       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198529.9      0.04       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198528.8      0.04       2.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:51  198532.0      0.04       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198536.8      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198543.2      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198548.2      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198552.0      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198554.4      0.04       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:51  198556.2      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198557.0      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198558.9      0.04       2.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198562.1      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198570.3      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198570.6      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198575.4      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198581.2      0.04       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198585.0      0.03       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198590.8      0.03       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198592.7      0.03       2.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198596.1      0.03       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198596.7      0.03       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:52  198602.0      0.03       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198604.4      0.03       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198608.9      0.03       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198614.0      0.03       2.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:53  198615.0      0.03       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198620.1      0.03       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198622.2      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198627.3      0.03       2.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198633.6      0.03       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198635.2      0.03       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198638.2      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198640.0      0.03       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:53  198642.9      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198647.2      0.03       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198649.6      0.03       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198655.7      0.03       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198656.8      0.03       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198658.1      0.03       2.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  198662.4      0.03       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198666.4      0.03       2.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198668.7      0.03       2.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  198674.3      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198676.2      0.03       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:54  198678.3      0.03       2.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198680.2      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198684.2      0.03       2.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  198686.8      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198690.6      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198696.7      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198700.9      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198705.2      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:55  198708.6      0.03       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198711.3      0.03       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198716.4      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198718.5      0.03       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:55  198719.8      0.03       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:56  198721.9      0.03       2.0       0.0                          
    0:03:56  198721.9      0.03       2.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:56  198721.9      0.03       2.0       0.0                          
    0:03:56  198721.9      0.03       2.0       0.0                          
    0:04:03  196260.4      0.07       2.1       0.0                          
    0:04:06  194245.2      0.07       2.2       0.0                          
    0:04:07  193985.6      0.07       2.2       0.0                          
    0:04:09  193749.3      0.07       2.2       0.0                          
    0:04:10  193491.9      0.07       2.2       0.0                          
    0:04:11  193299.3      0.07       2.2       0.0                          
    0:04:12  193106.7      0.07       2.2       0.0                          
    0:04:13  192914.1      0.07       2.2       0.0                          
    0:04:13  192722.1      0.07       2.2       0.0                          
    0:04:14  192530.0      0.07       2.2       0.0                          
    0:04:15  192337.9      0.07       2.2       0.0                          
    0:04:17  192092.7      0.07       2.2       0.0                          
    0:04:18  191900.6      0.07       2.2       0.0                          
    0:04:19  191772.4      0.07       2.2       0.0                          
    0:04:20  191680.9      0.07       2.2       0.0                          
    0:04:21  191606.4      0.07       2.2       0.0                          
    0:04:21  191606.4      0.07       2.2       0.0                          
    0:04:21  191610.2      0.05       2.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:21  191627.5      0.04       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:21  191630.9      0.03       2.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  191633.3      0.03       2.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  191636.5      0.03       2.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  191638.4      0.03       2.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  191640.8      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:21  191646.1      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:22  191651.1      0.03       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:22  191653.5      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:22  191654.1      0.03       1.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  191657.5      0.03       1.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  191657.8      0.03       1.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  191660.4      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:22  191660.4      0.03       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:22  191660.7      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:23  191662.6      0.03       1.9       0.0                          
    0:04:25  191435.9      0.06       2.4       0.0                          
    0:04:25  191417.6      0.06       2.4       0.0                          
    0:04:25  191417.6      0.06       2.4       0.0                          
    0:04:25  191417.6      0.06       2.4       0.0                          
    0:04:26  191417.6      0.06       2.4       0.0                          
    0:04:26  191417.6      0.06       2.4       0.0                          
    0:04:26  191417.6      0.06       2.4       0.0                          
    0:04:26  191425.0      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:26  191427.4      0.03       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:26  191437.0      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:26  191437.8      0.03       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:26  191438.6      0.03       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191440.7      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191441.8      0.03       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191445.3      0.03       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191449.8      0.03       1.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  191455.4      0.03       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191459.1      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191462.5      0.03       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191466.5      0.03       1.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  191469.7      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:27  191473.7      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191477.2      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191477.4      0.03       1.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191480.4      0.03       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191482.8      0.03       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:28  191486.5      0.03       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191490.5      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191491.5      0.03       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191493.7      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:28  191497.7      0.03       1.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191499.2      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191499.8      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191505.1      0.03       1.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  191510.2      0.03       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191517.3      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191520.3      0.03       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  191527.4      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191529.3      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191532.5      0.03       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:29  191538.9      0.03       1.5       0.0                          
    0:04:30  191536.0      0.03       1.5       0.0                          
    0:04:30  191503.0      0.03       1.5       0.0                          
    0:04:30  191466.0      0.03       1.5       0.0                          
    0:04:30  191431.7      0.03       1.5       0.0                          
    0:04:31  191399.8      0.03       1.5       0.0                          
    0:04:31  191347.6      0.03       1.5       0.0                          
    0:04:31  191306.4      0.03       1.5       0.0                          
    0:04:31  191272.1      0.03       1.5       0.0                          
    0:04:32  191238.0      0.03       1.5       0.0                          
    0:04:32  191186.4      0.03       1.5       0.0                          
    0:04:32  191144.7      0.03       1.5       0.0                          
    0:04:32  191112.5      0.03       1.5       0.0                          
    0:04:32  191077.9      0.03       1.5       0.0                          
    0:04:33  191021.2      0.03       1.5       0.0                          
    0:04:33  190991.5      0.03       1.5       0.0                          
    0:04:33  190936.4      0.03       1.5       0.0                          
    0:04:35  190877.9      0.03       1.5       0.0                          
    0:04:36  190773.9      0.03       1.5       0.0                          
    0:04:36  190622.2      0.03       1.5       0.0                          
    0:04:37  190469.8      0.03       1.5       0.0                          
    0:04:37  190315.8      0.03       1.5       0.0                          
    0:04:38  190164.2      0.03       1.5       0.0                          
    0:04:38  190011.8      0.03       1.5       0.0                          
    0:04:39  189857.8      0.03       1.5       0.0                          
    0:04:39  189706.1      0.03       1.5       0.0                          
    0:04:39  189553.7      0.03       1.5       0.0                          
    0:04:40  189407.7      0.03       1.5       0.0                          
    0:04:41  189276.0      0.03       1.5       0.0                          
    0:04:41  189144.4      0.03       1.5       0.0                          
    0:04:42  189012.7      0.03       1.5       0.0                          
    0:04:42  188888.2      0.03       1.5       0.0                          
    0:04:42  188766.1      0.03       1.6       0.0                          
    0:04:43  188751.7      0.03       1.6       0.0                          
    0:04:43  188683.1      0.03       1.6       0.0                          
    0:04:43  188553.8      0.03       1.6       0.0                          
    0:04:44  188535.5      0.03       1.6       0.0                          
    0:04:44  188477.0      0.03       1.6       0.0                          
    0:04:44  188360.4      0.03       1.6       0.0                          
    0:04:46  188312.8      0.03       1.6       0.0                          
    0:04:46  188310.2      0.03       1.6       0.0                          
    0:04:46  188307.0      0.03       1.6       0.0                          
    0:04:46  188303.8      0.03       1.6       0.0                          
    0:04:46  188300.9      0.03       1.6       0.0                          
    0:04:46  188297.7      0.03       1.6       0.0                          
    0:04:46  188293.2      0.03       1.6       0.0                          
    0:04:47  188288.6      0.03       1.6       0.0                          
    0:04:47  188280.9      0.03       1.6       0.0                          
    0:04:47  188279.1      0.03       1.6       0.0                          
    0:04:50  188278.0      0.03       1.6       0.0                          
    0:04:51  188243.1      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:51  188242.9      0.05       1.8       0.0                          
    0:04:52  188261.2      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:52  188265.8      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:52  188267.6      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:52  188269.5      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188268.7      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188273.7      0.03       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188278.3      0.03       1.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  188285.7      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188291.3      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:53  188298.5      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188299.8      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188299.8      0.03       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188301.9      0.03       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188302.7      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:53  188305.7      0.03       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  188307.5      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188308.8      0.03       1.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188313.1      0.03       1.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  188317.4      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188329.9      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188333.1      0.03       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188336.8      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188344.0      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:54  188342.4      0.03       1.3       0.0                          
    0:04:55  188344.8      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188345.0      0.03       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188352.7      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188353.3      0.03       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188353.3      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188358.9      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188358.9      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188363.4      0.03       1.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188362.6      0.02       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:55  188362.8      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188363.6      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188371.9      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188376.9      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188380.1      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188382.8      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188383.6      0.02       1.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188387.6      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188388.9      0.02       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:56  188393.7      0.02       1.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188398.8      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188404.1      0.02       1.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188410.5      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188415.8      0.02       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188421.4      0.02       1.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  188426.2      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188426.7      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188426.7      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188428.8      0.02       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188430.4      0.02       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:57  188432.5      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188438.1      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188438.7      0.02       1.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188441.6      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188444.0      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188450.9      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:58  188454.3      0.02       1.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188458.3      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:58  188460.5      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:59  188464.5      0.02       1.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:32:07 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              85028.230578
Buf/Inv area:                     5008.514011
Noncombinational area:          103436.224430
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                188464.455009
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:32:17 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  70.7267 mW   (93%)
  Net Switching Power  =   5.4174 mW    (7%)
                         ---------
Total Dynamic Power    =  76.1441 mW  (100%)

Cell Leakage Power     =   3.9853 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.8580e+04          713.1559        1.7426e+06        7.1035e+04  (  88.64%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.1532e+03        4.7043e+03        2.2427e+06        9.1001e+03  (  11.36%)
--------------------------------------------------------------------------------------------------
Total          7.0733e+04 uW     5.4174e+03 uW     3.9853e+06 nW     8.0136e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 09:32:18 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[19].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[19].path/Mat_a_Mem/Mem/U20/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out[4] (memory_b20_SIZE20_LOGSIZE5_2)
                                                          0.00       0.21 f
  path/genblk1[19].path/Mat_a_Mem/data_out[4] (seqMemory_b20_SIZE20_2)
                                                          0.00       0.21 f
  path/genblk1[19].path/path/in0[4] (mac_b20_g1_1)        0.00       0.21 f
  path/genblk1[19].path/path/mult_21/a[4] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[19].path/path/mult_21/U1350/Z (XOR2_X1)
                                                          0.08       0.29 f
  path/genblk1[19].path/path/mult_21/U1250/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[19].path/path/mult_21/U1102/Z (BUF_X1)     0.05       0.37 r
  path/genblk1[19].path/path/mult_21/U2006/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[19].path/path/mult_21/U427/CO (FA_X1)      0.11       0.52 f
  path/genblk1[19].path/path/mult_21/U416/CO (FA_X1)      0.11       0.62 f
  path/genblk1[19].path/path/mult_21/U406/CO (FA_X1)      0.10       0.73 f
  path/genblk1[19].path/path/mult_21/U398/S (FA_X1)       0.13       0.86 r
  path/genblk1[19].path/path/mult_21/U397/S (FA_X1)       0.12       0.98 f
  path/genblk1[19].path/path/mult_21/U1257/ZN (NOR2_X1)
                                                          0.04       1.02 r
  path/genblk1[19].path/path/mult_21/U1641/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[19].path/path/mult_21/U1302/ZN (AOI21_X1)
                                                          0.05       1.10 r
  path/genblk1[19].path/path/mult_21/U2024/ZN (OAI21_X1)
                                                          0.04       1.14 f
  path/genblk1[19].path/path/mult_21/U1348/ZN (AOI21_X1)
                                                          0.06       1.19 r
  path/genblk1[19].path/path/mult_21/U1951/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[19].path/path/mult_21/U1346/ZN (AOI21_X1)
                                                          0.04       1.27 r
  path/genblk1[19].path/path/mult_21/U1881/ZN (OAI21_X1)
                                                          0.03       1.30 f
  path/genblk1[19].path/path/mult_21/U1997/ZN (AOI21_X1)
                                                          0.04       1.34 r
  path/genblk1[19].path/path/mult_21/U2023/ZN (OAI21_X1)
                                                          0.04       1.38 f
  path/genblk1[19].path/path/mult_21/U1292/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[19].path/path/mult_21/U1226/ZN (NAND3_X1)
                                                          0.04       1.46 f
  path/genblk1[19].path/path/mult_21/U1320/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[19].path/path/mult_21/U1314/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[19].path/path/mult_21/U1332/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[19].path/path/mult_21/U1279/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[19].path/path/mult_21/U1335/ZN (NAND2_X1)
                                                          0.03       1.63 r
  path/genblk1[19].path/path/mult_21/U1313/ZN (AND3_X1)
                                                          0.05       1.68 r
  path/genblk1[19].path/path/mult_21/product[39] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       1.68 r
  path/genblk1[19].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[19].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
