# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Computer_Project1.srcs/sources_1/new/Computer_Project1.vhd" \
"../../../../Computer_Project1.srcs/sources_1/new/Computer_Project1_TB.vhd" \

# Do not sort compile order
nosort
