// Seed: 2239532293
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd46
) (
    input  tri0  id_0,
    input  tri   id_1,
    output wire  id_2,
    output tri   id_3,
    output tri0  id_4,
    output logic id_5
);
  parameter id_7 = !1 - 1;
  module_0 modCall_1 ();
  always $unsigned(83);
  ;
  localparam id_8 = id_7;
  generate
    assign id_4 = id_1;
  endgenerate
  wire id_9, id_10, _id_11;
  assign id_11 = id_0;
  function reg id_12(input id_13, input [id_11 : -1  -  -1  -  1  -  1] id_14);
    @* id_12 <= id_10;
  endfunction
  always_comb id_5 <= 1;
  logic [-1 'd0 : -1] id_15;
  initial begin
    id_12();
  end
endmodule
