Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 03:27:00 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[7]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[9]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[7]/CK (DFF_X1)                           0.00       0.00 r
  y_reg_in/Q_reg[7]/Q (DFF_X1)                            0.09       0.09 f
  U1536/Z (BUF_X1)                                        0.05       0.13 f
  U2282/ZN (AND2_X1)                                      0.05       0.18 f
  U3452/ZN (NOR2_X1)                                      0.04       0.22 r
  U3453/ZN (NAND3_X1)                                     0.04       0.26 f
  U1728/ZN (AND2_X1)                                      0.04       0.30 f
  U1727/ZN (XNOR2_X1)                                     0.06       0.36 f
  U1485/ZN (XNOR2_X1)                                     0.07       0.43 f
  U1754/Z (XOR2_X1)                                       0.08       0.51 f
  U2740/ZN (OAI21_X1)                                     0.05       0.55 r
  U1847/ZN (NAND2_X1)                                     0.04       0.59 f
  U3554/S (FA_X1)                                         0.16       0.75 r
  U2502/ZN (XNOR2_X1)                                     0.06       0.81 r
  U2726/ZN (XNOR2_X1)                                     0.06       0.87 r
  U3799/S (FA_X1)                                         0.13       1.00 f
  add_3744/B[11] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.00 f
  add_3744/U557/ZN (NAND2_X1)                             0.04       1.04 r
  add_3744/U559/ZN (OAI21_X1)                             0.03       1.07 f
  add_3744/U590/ZN (AOI21_X1)                             0.04       1.11 r
  add_3744/U676/ZN (OAI21_X1)                             0.03       1.14 f
  add_3744/U504/ZN (AOI21_X1)                             0.06       1.20 r
  add_3744/U376/Z (CLKBUF_X3)                             0.06       1.26 r
  add_3744/U695/ZN (OAI21_X1)                             0.04       1.30 f
  add_3744/U637/ZN (XNOR2_X1)                             0.06       1.36 f
  add_3744/SUM[20] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.36 f
  p_reg_out/Q_reg[9]/D (DFF_X1)                           0.01       1.37 f
  data arrival time                                                  1.37

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[9]/CK (DFF_X1)                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


1
