verilog xil_defaultlib --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/5bb9/hdl/verilog" --include "../../../../SD_BOOT.srcs/sources_1/bd/zynq/ipshared/70fd/hdl" \
"../../../bd/zynq/ip/zynq_processing_system7_0_0/zynq_processing_system7_0_0_sim_netlist.v" \
"../../../bd/zynq/sim/zynq.v" \

verilog xil_defaultlib "glbl.v"

nosort
