Email_title,hr_interval,min_lot_size,OPERATION,TestName,Domain,delta,x_iqr,ss_target,ss_rest,TP1,prodgroup3,adj_ss_target,factor,platform
OFFLINE_HDMX_FIVR Check per Socket Result_CLX64,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,5,1.2,10,150,CLXSV64%,CLX64L,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX64,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,10,1.5,10,150,CLXSV64%,CLX64L,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX64,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,CLXSV64%,CLX64L,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_P|DDRA345_P|DDRD012_P|DDRD345_P|R0|R1|C0_P|C1_P|C2_P|C3_P|C4_P|C5_P|C6_P|C7_P|C8_P|C9_P|C10_P|C11_P|C12_P|C13_P|C14_P|C15_P|C16_P|C17_P,5,1.2,10,150,CLXSVSPN%,CLXHCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_P|DDRA345_P|DDRD012_P|DDRD345_P|R0|R1|C0_P|C1_P|C2_P|C3_P|C4_P|C5_P|C6_P|C7_P|C8_P|C9_P|C10_P|C11_P|C12_P|C13_P|C14_P|C15_P|C16_P|C17_P,10,1.5,10,150,CLXSVSPN%,CLXHCP,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,CLXSVSPN%,CLXHCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_L|DDRA345_L|DDRD012_L|DDRD345_L|R0|R1|C0_L|C1_L|C2_L|C3_L|C4_L|C5_L|C6_L|C7_L|C8_L|C9_L,5,1.2,10,150,CLXSVSPV%,CLXLCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_L|DDRA345_L|DDRD012_L|DDRD345_L|R0|R1|C0_L|C1_L|C2_L|C3_L|C4_L|C5_L|C6_L|C7_L|C8_L|C9_L,10,1.5,10,150,CLXSVSPV%,CLXLCP,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,CLXSVSPV%,CLXLCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_R|DDRA345_R|DDRD012_R|DDRD345_R|R0|R1|C0_R|C1_R|C2_R|C3_R|C4_R|C5_R|C6_R|C7_R|C8_R|C9_R|C10_R|C11_R|C12_R|C13_R|C14_R|C15_R|C16_R|C17_R,5,1.2,10,150,CLXSVSRN%,CLXSHR,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_R|DDRA345_R|DDRD012_R|DDRD345_R|R0|R1|C0_R|C1_R|C2_R|C3_R|C4_R|C5_R|C6_R|C7_R|C8_R|C9_R|C10_R|C11_R|C12_R|C13_R|C14_R|C15_R|C16_R|C17_R,10,1.5,10,150,CLXSVSRN%,CLXSHR,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,CLXSVSRN%,CLXSHR,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,5,1.2,10,150,CLXSVSPK%,CLXXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,10,1.5,10,150,CLXSVSPK%,CLXXCP,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CLX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,CLXSVSPK%,CLXXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CPX,4,200,"7820','6248','7827','6249",%ALL_DACCALC_OFFSET_RAW%,U0_SFR|U0_PQ0|U0_PQ1|U0_P0|U0_P1|U0_R0|U0_R1|U0_CORE0|U0_CORE1|U0_CORE2|U0_CORE3|U0_CORE4|U0_CORE5|U0_CORE6|U0_CORE7|U0_CORE8|U0_CORE9|U0_CORE10|U0_CORE11|U0_CORE12|U0_CORE13|U0_CORE14|U0_CORE15|U0_CORE16|U0_CORE17|U0_CORE18|U0_CORE19|U0_CORE20|U0_CORE21|U0_CORE22|U0_CORE23|U0_CORE24|U0_CORE25|U0_CORE26|U0_CORE27,5,1.2,10,150,CPXSVSP%,CPXXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_CPX,4,200,"7820','6248','7827','6249",%ALL_DACCALC_SLOPE_RAW%,U0_SFR|U0_PQ0|U0_PQ1|U0_P0|U0_P1|U0_R0|U0_R1|U0_CORE0|U0_CORE1|U0_CORE2|U0_CORE3|U0_CORE4|U0_CORE5|U0_CORE6|U0_CORE7|U0_CORE8|U0_CORE9|U0_CORE10|U0_CORE11|U0_CORE12|U0_CORE13|U0_CORE14|U0_CORE15|U0_CORE16|U0_CORE17|U0_CORE18|U0_CORE19|U0_CORE20|U0_CORE21|U0_CORE22|U0_CORE23|U0_CORE24|U0_CORE25|U0_CORE26|U0_CORE27,10,1.5,10,150,CPXSVSP%,CPXXCP,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_CPX,4,200,"7820','6248','7827','6249",%VDAC_VOUT%,,0.015,1.5,10,150,CPXSVSP%,CPXXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACLINEARITYCHECK_OFFSET%,CORE00_1|CORE00_2|CORE01_1|CORE01_2|CORE02_1|CORE02_2|CORE03_1|CORE03_2|CORE04_1|CORE04_2|CORE05_1|CORE05_2|CORE06_1|CORE06_2|CORE07_1|CORE07_2|CORE08_1|CORE08_2|CORE09_1|CORE09_2|CORE10_1|CORE10_2|CORE11_1|CORE11_2|CORE12_1|CORE12_2|CORE13_1|CORE13_2|CORE14_1|CORE14_2|CORE15_1|CORE15_2|CORE16_1|CORE16_2|CORE17_1|CORE17_2|CORE18_1|CORE18_2|CORE19_1|CORE19_2|CORE20_1|CORE20_2|CORE21_1|CORE21_2|CLM_1|CLM_2|SA_1|SA_2|DDRA0_1|DDRA0_2|DDRA1_1|DDRA1_2|DDRD0_1|DDRD0_2|DDRD1_1|DDRD1_2,5,1.2,10,150,ICDHCXX%,ICDHCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACLINEARITYCHECK_SLOPE%,CORE00_1|CORE00_2|CORE01_1|CORE01_2|CORE02_1|CORE02_2|CORE03_1|CORE03_2|CORE04_1|CORE04_2|CORE05_1|CORE05_2|CORE06_1|CORE06_2|CORE07_1|CORE07_2|CORE08_1|CORE08_2|CORE09_1|CORE09_2|CORE10_1|CORE10_2|CORE11_1|CORE11_2|CORE12_1|CORE12_2|CORE13_1|CORE13_2|CORE14_1|CORE14_2|CORE15_1|CORE15_2|CORE16_1|CORE16_2|CORE17_1|CORE17_2|CORE18_1|CORE18_2|CORE19_1|CORE19_2|CORE20_1|CORE20_2|CORE21_1|CORE21_2|CLM_1|CLM_2|SA_1|SA_2|DDRA0_1|DDRA0_2|DDRA1_1|DDRA1_2|DDRD0_1|DDRD0_2|DDRD1_1|DDRD1_2,10,1.5,10,150,ICDHCXX%,ICDHCC,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACVOUT%,,0.015,1.5,10,150,ICDHCXX%,ICDHCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACLINEARITYCHECK_OFFSET%,CORE00_1|CORE00_2|CORE01_1|CORE01_2|CORE02_1|CORE02_2|CORE03_1|CORE03_2|CORE04_1|CORE04_2|CORE05_1|CORE05_2|CORE06_1|CORE06_2|CORE07_1|CORE07_2|CORE08_1|CORE08_2|CORE09_1|CORE09_2|CLM_1|CLM_2|SA_1|SA_2|DDRA_1|DDRA_2|DDRD_1|DDRD_2,5,1.2,10,150,ICDSVXX%,ICDLCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACLINEARITYCHECK_SLOPE%,CORE00_1|CORE00_2|CORE01_1|CORE01_2|CORE02_1|CORE02_2|CORE03_1|CORE03_2|CORE04_1|CORE04_2|CORE05_1|CORE05_2|CORE06_1|CORE06_2|CORE07_1|CORE07_2|CORE08_1|CORE08_2|CORE09_1|CORE09_2|CLM_1|CLM_2|SA_1|SA_2|DDRA_1|DDRA_2|DDRD_1|DDRD_2,10,1.5,10,150,ICDSVXX%,ICDLCC,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDACVOUT%,,0.015,1.5,10,150,ICDSVXX%,ICDLCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRAC0R0|DDRAC7R0|DDRAC0R5|DDRAC7R5|DDRDC0R3|DDRDC0R5|DDRDC7R3|DDRDC7R5|MESHC0R3|C01_XCC|C02_XCC|C04_XCC|C11_XCC|C12_XCC|C13_XCC|C14_XCC|C15_XCC|C21_XCC|C22_XCC|C23_XCC|C24_XCC|C25_XCC|C31_XCC|C32_XCC|C33_XCC|C34_XCC|C35_XCC|C36_XCC|C41_XCC|C42_XCC|C43_XCC|C44_XCC|C45_XCC|C46_XCC|C51_XCC|C52_XCC|C53_XCC|C54_XCC|C55_XCC|C56_XCC|C61_XCC|C62_XCC|C63_XCC|C64_XCC|C65_XCC|C66_XCC|C71_XCC|C72_XCC|C74_XCC,5,1.2,10,150,ICXSVSPD%,ICLXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRAC0R0|DDRAC7R0|DDRAC0R5|DDRAC7R5|DDRDC0R3|DDRDC0R5|DDRDC7R3|DDRDC7R5|MESHC0R3|C01_XCC|C02_XCC|C04_XCC|C11_XCC|C12_XCC|C13_XCC|C14_XCC|C15_XCC|C21_XCC|C22_XCC|C23_XCC|C24_XCC|C25_XCC|C31_XCC|C32_XCC|C33_XCC|C34_XCC|C35_XCC|C36_XCC|C41_XCC|C42_XCC|C43_XCC|C44_XCC|C45_XCC|C46_XCC|C51_XCC|C52_XCC|C53_XCC|C54_XCC|C55_XCC|C56_XCC|C61_XCC|C62_XCC|C63_XCC|C64_XCC|C65_XCC|C66_XCC|C71_XCC|C72_XCC|C74_XCC,0.01,1.5,10,150,ICXSVSPD%,ICLXCP,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,ICXSVSPD%,ICLXCP,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRAC0R0|DDRAC7R0|DDRAC0R5|DDRAC7R5|DDRDC0R3|DDRDC0R5|DDRDC7R3|DDRDC7R5|MESHC0R3|C01_HCC|C02_HCC|C04_HCC|C11_HCC|C12_HCC|C13_HCC|C14_HCC|C15_HCC|C21_HCC|C22_HCC|C23_HCC|C24_HCC|C25_HCC|C31_HCC|C32_HCC|C33_HCC|C34_HCC|C35_HCC|C36_HCC|C41_HCC|C42_HCC|C43_HCC|C44_HCC|C45_HCC|C46_HCC|C71_HCC|C72_HCC|C74_HCC,5,1.2,10,150,ICXSVSPM%,ICXHCP/ICXHJT,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,ICXSVSPM%,ICXHCP/ICXHJT,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_ICX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRAC0R0|DDRAC7R0|DDRAC0R5|DDRAC7R5|DDRDC0R3|DDRDC0R5|DDRDC7R3|DDRDC7R5|MESHC0R3|C01_HCC|C02_HCC|C04_HCC|C11_HCC|C12_HCC|C13_HCC|C14_HCC|C15_HCC|C21_HCC|C22_HCC|C23_HCC|C24_HCC|C25_HCC|C31_HCC|C32_HCC|C33_HCC|C34_HCC|C35_HCC|C36_HCC|C41_HCC|C42_HCC|C43_HCC|C44_HCC|C45_HCC|C46_HCC|C71_HCC|C72_HCC|C74_HCC,0.01,1.5,10,150,ICXSVSPM%,ICXHCP/ICXHJT,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_PVC,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,EU0M_T0|EU1M_T0|EU2M_T0|EU3M_T0|EU4M_T0|EU5M_T0|EU6M_T0|EU7M_T0|BS2_T0|HV0_T0|HV1_T0|HV2_T0|HV3_T0|IO0_T0|IO1_T0|IO2_T0|IO3_T0|CIO_T0|T2C_T0|T2T_T0|EU0M_T1|EU1M_T1|EU2M_T1|EU3M_T1|EU4M_T1|EU5M_T1|EU6M_T1|EU7M_T1|BS2_T1|HV0_T1|HV1_T1|HV2_T1|HV3_T1|IO0_T1|IO1_T1|IO2_T1|IO3_T1|T2C_T1|T2T_T1,5,1.2,10,150,PVCXXXX%,PVC1SS/PVC2SS/PVC2SK,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_PVC,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,EU0M_T0|EU1M_T0|EU2M_T0|EU3M_T0|EU4M_T0|EU5M_T0|EU6M_T0|EU7M_T0|BS2_T0|HV0_T0|HV1_T0|HV2_T0|HV3_T0|IO0_T0|IO1_T0|IO2_T0|IO3_T0|CIO_T0|T2C_T0|T2T_T0|EU0M_T1|EU1M_T1|EU2M_T1|EU3M_T1|EU4M_T1|EU5M_T1|EU6M_T1|EU7M_T1|BS2_T1|HV0_T1|HV1_T1|HV2_T1|HV3_T1|IO0_T1|IO1_T1|IO2_T1|IO3_T1|T2C_T1|T2T_T1,0.01,1.5,10,150,PVCXXXX%,PVC1SS/PVC2SS/PVC2SK,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_PVC,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,PVCXXXX%,PVC1SS/PVC2SS/PVC2SK,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_PVC,4,200,"6262','6261",%ZEROCHECK_PS7%,,0.1,1.5,10,150,PVCXXXX%,PVC1SS/PVC2SS/PVC2SK,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SDW,4,200,"6262','6261",%VDACLINEARITYCHECK_SLOPE%,ANA|SRAM|DIG,0.01,1.5,10,150,SDWXXXX%,SDW,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SDW,4,200,"6262','6261",%VDACLINEARITYCHECK_OFFSET%,ANA|SRAM|DIG,0.005,1.2,10,150,SDWXXXX%,SDW,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_P|DDRA345_P|DDRD012_P|DDRD345_P|R0|R1|C0_P|C1_P|C2_P|C3_P|C4_P|C5_P|C6_P|C7_P|C8_P|C9_P|C10_P|C11_P|C12_P|C13_P|C14_P|C15_P|C16_P|C17_P,5,1.2,10,150,SKXSVSPM%,SKXHCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_P|DDRA345_P|DDRD012_P|DDRD345_P|R0|R1|C0_P|C1_P|C2_P|C3_P|C4_P|C5_P|C6_P|C7_P|C8_P|C9_P|C10_P|C11_P|C12_P|C13_P|C14_P|C15_P|C16_P|C17_P,10,1.5,10,150,SKXSVSPM%,SKXHCC,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,SKXSVSPM%,SKXHCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_L|DDRA345_L|DDRD012_L|DDRD345_L|R0|R1|C0_L|C1_L|C2_L|C3_L|C4_L|C5_L|C6_L|C7_L|C8_L|C9_L,5,1.2,10,150,SKXSVSPU%,SKXLCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_L|DDRA345_L|DDRD012_L|DDRD345_L|R0|R1|C0_L|C1_L|C2_L|C3_L|C4_L|C5_L|C6_L|C7_L|C8_L|C9_L,10,1.5,10,150,SKXSVSPU%,SKXLCC,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,SKXSVSPU%,SKXLCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012_LR|DDRA345_LR|DDRD012_LR|DDRD345_LR|R0|R1|C0_LR|C1_LR|C2_LR|C3_LR|C4_LR|C5_LR|C6_LR|C7_LR|C8_LR|C9_LR,5,1.2,10,150,SKXSVSRU%,SKXLCR,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012_LR|DDRA345_LR|DDRD012_LR|DDRD345_LR|R0|R1|C0_LR|C1_LR|C2_LR|C3_LR|C4_LR|C5_LR|C6_LR|C7_LR|C8_LR|C9_LR,10,1.5,10,150,SKXSVSRU%,SKXLCR,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,SKXSVSRU%,SKXLCR,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_OFFSET_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,5,1.2,10,150,SKXSVSPH%,SKXXCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,SKXSVSPH%,SKXXCC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SKX,4,200,"6262','6261",%ALL_DACCALC_SLOPE_RAW%,SFR|DDRA012|DDRA345|DDRD012|DDRD345|R0|R1|C0|C1|C2|C3|C4|C5|C6|C7|C8|C9|C10|C11|C12|C13|C14|C15|C16|C17|C18|C19|C20|C21|C22|C23|C24|C25|C26|C27,10,1.5,10,150,SKXSVSPH%,SKXXCC,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SNW,4,200,"6262','6261",%VDACLINEARITYCHECK_OFFSET%,"TNT0_1|TNT0_2|TNT1_1|TNT1_2|TNT2_1|TNT2_2|TNT3_1|TNT3_2|TNT4_1|TNT4_2|TNT5_1|TNT5_2|CLM_1|CLM_2|RAM_1|RAM_2|SA_1|SA_2|DDRA_1|DDRA_2|DDRD_1|DDRD_2									",5,1.2,10,150,SNRXXXX%,SNWRDG,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SNW,4,200,"6262','6261",%VDACLINEARITYCHECK_SLOPE%,"TNT0_1|TNT0_2|TNT1_1|TNT1_2|TNT2_1|TNT2_2|TNT3_1|TNT3_2|TNT4_1|TNT4_2|TNT5_1|TNT5_2|CLM_1|CLM_2|RAM_1|RAM_2|SA_1|SA_2|DDRA_1|DDRA_2|DDRD_1|DDRD_2									",10,1.5,10,150,SNRXXXX%,SNWRDG,5,0.005,server
OFFLINE_HDMX_FIVR Check per Socket Result_SNW,4,200,"6262','6261",%VDACVOUT%,,0.015,1.5,10,150,SNRXXXX%,SNWRDG,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_SLOPE_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,0.01,1.5,10,150,SPR112L%,SPR112,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_OFFSET_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,5,1.2,10,150,SPR112L%,SPR112,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%VDAC_VOUT%,,0.015,1.5,10,150,SPR112L%,SPR112,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%VDACOFFSET_RECOVERY_DEFAULT%,,0.1,1.2,10,150,SPR112L%,SPR112,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%DACCALC_ALL_SLOPE_RAW%,DDRA_03|DDRA_06|DDRA_43|DDRA_46|DDRD_03|DDRD_06|DDRD_43|DDRD_46|CFN_HCT|CFN_PI5NC|CFN_PI5NE|CFN_PI5SE|CFN_SC|CFN_UPINW|IO_PI5NC|IO_PI5NE|IO_PI5SE|IO_SC|IO_UPINW|IO_UPISW|CFC_DDR03|CFC_DDR06|CFC_DDR43|CFC_DDR46|CORE_CR_C0R2|CORE_CR_C0R4|CORE_CR_C0R5|CORE_CR_C1R2|CORE_CR_C1R3|CORE_CR_C1R4|CORE_CR_C1R5|CORE_CR_C1R6|CORE_CR_C2R2|CORE_CR_C2R3|CORE_CR_C2R4|CORE_CR_C2R5|CORE_CR_C2R6|CORE_CR_C3R2|CORE_CR_C3R3|CORE_CR_C3R4|CORE_CR_C3R5|CORE_CR_C3R6|CORE_CR_C4R2|CORE_CR_C4R4|CORE_CR_C4R5,0.01,1.5,10,150,XEESVSP%,SPREEC,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%DACCALC_ALL_OFFSET_RAW%,DDRA_03|DDRA_06|DDRA_43|DDRA_46|DDRD_03|DDRD_06|DDRD_43|DDRD_46|CFN_HCT|CFN_PI5NC|CFN_PI5NE|CFN_PI5SE|CFN_SC|CFN_UPINW|IO_PI5NC|IO_PI5NE|IO_PI5SE|IO_SC|IO_UPINW|IO_UPISW|CFC_DDR03|CFC_DDR06|CFC_DDR43|CFC_DDR46|CORE_CR_C0R2|CORE_CR_C0R4|CORE_CR_C0R5|CORE_CR_C1R2|CORE_CR_C1R3|CORE_CR_C1R4|CORE_CR_C1R5|CORE_CR_C1R6|CORE_CR_C2R2|CORE_CR_C2R3|CORE_CR_C2R4|CORE_CR_C2R5|CORE_CR_C2R6|CORE_CR_C3R2|CORE_CR_C3R3|CORE_CR_C3R4|CORE_CR_C3R5|CORE_CR_C3R6|CORE_CR_C4R2|CORE_CR_C4R4|CORE_CR_C4R5,5,1.2,10,150,XEESVSP%,SPREEC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261",%VDAC_VOUT%,,0.015,1.5,10,150,XEESVSP%,SPREEC,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_SLOPE_RAW%,DDRA_03|DDRA_06|DDRA_63|DDRA_66|DDRD_03|DDRD_06|DDRD_63|DDRD_66|CFN_HCB|CFN_PI5NC|CFN_PI5NE|CFN_PI5SE|CFN_SC|CFN_UPINC|CFN_UPINW|IO_PI5NC|IO_PI5NE|IO_PI5SE|IO_SC|IO_UPINC|IO_UPINW|IO_UPISW|CFC_DDR03|CFC_DDR06|CFC_DDR63|CFC_DDR66|CORE_CR_C0R2|CORE_CR_C0R4|CORE_CR_C0R5|CORE_CR_C1R2|CORE_CR_C1R3|CORE_CR_C1R4|CORE_CR_C1R5|CORE_CR_C1R6|CORE_CR_C2R2|CORE_CR_C2R3|CORE_CR_C2R4|CORE_CR_C2R5|CORE_CR_C2R6|CORE_CR_C3R2|CORE_CR_C3R3|CORE_CR_C3R4|CORE_CR_C3R5|CORE_CR_C3R6|CORE_CR_C3R8|CORE_CR_C4R2|CORE_CR_C4R3|CORE_CR_C4R4|CORE_CR_C4R5|CORE_CR_C4R6|CORE_CR_C5R2|CORE_CR_C5R3|CORE_CR_C5R4|CORE_CR_C5R5|CORE_CR_C5R6|CORE_CR_C5R8|CORE_CR_C6R2|CORE_CR_C6R4|CORE_CR_C6R5|CORE_CR_C6R8,0.01,1.5,10,150,SPRSVSPS%,SPRMCP/SPRMJT,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_OFFSET_RAW%,DDRA_03|DDRA_06|DDRA_63|DDRA_66|DDRD_03|DDRD_06|DDRD_63|DDRD_66|CFN_HCB|CFN_PI5NC|CFN_PI5NE|CFN_PI5SE|CFN_SC|CFN_UPINC|CFN_UPINW|IO_PI5NC|IO_PI5NE|IO_PI5SE|IO_SC|IO_UPINC|IO_UPINW|IO_UPISW|CFC_DDR03|CFC_DDR06|CFC_DDR63|CFC_DDR66|CORE_CR_C0R2|CORE_CR_C0R4|CORE_CR_C0R5|CORE_CR_C1R2|CORE_CR_C1R3|CORE_CR_C1R4|CORE_CR_C1R5|CORE_CR_C1R6|CORE_CR_C2R2|CORE_CR_C2R3|CORE_CR_C2R4|CORE_CR_C2R5|CORE_CR_C2R6|CORE_CR_C3R2|CORE_CR_C3R3|CORE_CR_C3R4|CORE_CR_C3R5|CORE_CR_C3R6|CORE_CR_C3R8|CORE_CR_C4R2|CORE_CR_C4R3|CORE_CR_C4R4|CORE_CR_C4R5|CORE_CR_C4R6|CORE_CR_C5R2|CORE_CR_C5R3|CORE_CR_C5R4|CORE_CR_C5R5|CORE_CR_C5R6|CORE_CR_C5R8|CORE_CR_C6R2|CORE_CR_C6R4|CORE_CR_C6R5|CORE_CR_C6R8,5,1.2,10,150,SPRSVSPS%,SPRMCP/SPRMJT,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%VDAC_VOUT%,,0.015,1.5,10,150,SPRSVSPS%,SPRMCP/SPRMJT,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_SLOPE_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH0N_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH0N_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH0N_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH0N_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,0.01,1.5,10,150,SPRSVSPE%,SPRXCP/SPRXCS,5,2,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%DACCALC_ALL_OFFSET_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH0N_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH0N_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH0N_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH0N_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,5,1.2,10,150,SPRSVSPE%,SPRXCP/SPRXCS,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%VDAC_VOUT%,,0.015,1.5,10,150,SPRSVSPE%,SPRXCP/SPRXCS,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_SPR,4,200,"6262','6261','6267','6092",%VDACOFFSET_RECOVERY_DEFAULT%,,0.1,1.2,10,150,SPRSVSPE%,SPRXCP/SPRXCS,5,1,server
OFFLINE_HDMX_FIVR Check per Socket Result_EMR,4,200,"6261','6262','6267",%DACCALC_ALL_SLOPE_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH0N_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH0N_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH0N_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH0N_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,0.028,1.5,10,150,EMR%,EMRXCP,5,1,Server
OFFLINE_HDMX_FIVR Check per Socket Result_EMR,4,200,"6261','6262','6267",%DACCALC_ALL_OFFSET_RAW%,DDRA_U1|DDRD_U1|CFC_HCH3N_U1|CFN_HCH0N_U1|CFN_HCH1N_U1|MDFIA_26_U1|MDFIA_40_U1|MDFIA_43_U1|MDFIA_LV_26_U1|MDFIA_LV_40_U1|MDFIA_LV_43_U1|IO_HCH0N_U1|IO_HCH2N_U1|CORE_CR_C0R2_U1|CORE_CR_C0R4_U1|CORE_CR_C0R5_U1|CORE_CR_C1R2_U1|CORE_CR_C1R3_U1|CORE_CR_C1R4_U1|CORE_CR_C1R5_U1|CORE_CR_C2R2_U1|CORE_CR_C2R3_U1|CORE_CR_C2R4_U1|CORE_CR_C2R5_U1|CORE_CR_C3R2_U1|CORE_CR_C3R3_U1|CORE_CR_C3R4_U1|CORE_CR_C3R5_U1|DDRA_U2|DDRD_U2|CFC_HCH3N_U2|CFN_HCH0N_U2|CFN_HCH1N_U2|MDFIA_26_U2|MDFIA_40_U2|MDFIA_43_U2|MDFIA_LV_26_U2|MDFIA_LV_40_U2|MDFIA_LV_43_U2|IO_HCH0N_U2|IO_HCH2N_U2|CORE_CR_C0R2_U2|CORE_CR_C0R4_U2|CORE_CR_C0R5_U2|CORE_CR_C1R2_U2|CORE_CR_C1R3_U2|CORE_CR_C1R4_U2|CORE_CR_C1R5_U2|CORE_CR_C2R2_U2|CORE_CR_C2R3_U2|CORE_CR_C2R4_U2|CORE_CR_C2R5_U2|CORE_CR_C3R2_U2|CORE_CR_C3R3_U2|CORE_CR_C3R4_U2|CORE_CR_C3R5_U2|DDRA_U3|DDRD_U3|CFC_HCH3N_U3|CFN_HCH0N_U3|CFN_HCH1N_U3|MDFIA_26_U3|MDFIA_40_U3|MDFIA_43_U3|MDFIA_LV_26_U3|MDFIA_LV_40_U3|MDFIA_LV_43_U3|IO_HCH0N_U3|IO_HCH2N_U3|CORE_CR_C0R2_U3|CORE_CR_C0R4_U3|CORE_CR_C0R5_U3|CORE_CR_C1R2_U3|CORE_CR_C1R3_U3|CORE_CR_C1R4_U3|CORE_CR_C1R5_U3|CORE_CR_C2R2_U3|CORE_CR_C2R3_U3|CORE_CR_C2R4_U3|CORE_CR_C2R5_U3|CORE_CR_C3R2_U3|CORE_CR_C3R3_U3|CORE_CR_C3R4_U3|CORE_CR_C3R5_U3|DDRA_U4|DDRD_U4|CFC_HCH3N_U4|CFN_HCH0N_U4|CFN_HCH1N_U4|MDFIA_26_U4|MDFIA_40_U4|MDFIA_43_U4|MDFIA_LV_26_U4|MDFIA_LV_40_U4|MDFIA_LV_43_U4|IO_HCH0N_U4|IO_HCH2N_U4|CORE_CR_C0R2_U4|CORE_CR_C0R4_U4|CORE_CR_C0R5_U4|CORE_CR_C1R2_U4|CORE_CR_C1R3_U4|CORE_CR_C1R4_U4|CORE_CR_C1R5_U4|CORE_CR_C2R2_U4|CORE_CR_C2R3_U4|CORE_CR_C2R4_U4|CORE_CR_C2R5_U4|CORE_CR_C3R2_U4|CORE_CR_C3R3_U4|CORE_CR_C3R4_U4|CORE_CR_C3R5_U4,0.028,1.5,10,150,EMR%,EMRMCP,5,1,Server
OFFLINE_HDMX_FIVR Check per Socket Result_EMR,4,200,"6261','6262','6267",%VDAC_VOUT%,,0.028,1.5,10,150,EMR%,EMRXCP,5,1,Server
OFFLINE_HDMX_FIVR Check per Socket Result_EMR,4,200,"6261','6262','6267",%VDACOFFSET_RECOVERY_DEFAULT%,,0.028,1.5,10,150,EMR%,EMRMCP,5,1,Server
