ncverilog \
TESTBED.v \
../02_SYN/Netlist/FFT_SYN.v \
/home/raid7_1/userd/d04027/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src \
+access+r +define+GATE+VCD

