{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706178925801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706178925812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 10:35:25 2024 " "Processing started: Thu Jan 25 10:35:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706178925812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178925812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178925812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706178926822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706178926823 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup_v2.qsys " "Elaborating Platform Designer system entity \"nios_setup_v2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706178939622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:45 Progress: Loading Lab-2/nios_setup_v2.qsys " "2024.01.25.10:35:45 Progress: Loading Lab-2/nios_setup_v2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178945344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:46 Progress: Reading input file " "2024.01.25.10:35:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178946382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:46 Progress: Adding button \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:46 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178946523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:46 Progress: Parameterizing module button " "2024.01.25.10:35:46 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178946709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:46 Progress: Adding clk \[clock_source 18.1\] " "2024.01.25.10:35:46 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178946715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:47 Progress: Parameterizing module clk " "2024.01.25.10:35:47 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178947789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:47 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.01.25.10:35:47 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178947790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module cpu " "2024.01.25.10:35:48 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex0 " "2024.01.25.10:35:48 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex_1 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex_1 " "2024.01.25.10:35:48 Progress: Parameterizing module hex_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex_2 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex_2 " "2024.01.25.10:35:48 Progress: Parameterizing module hex_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex_3 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex_3 " "2024.01.25.10:35:48 Progress: Parameterizing module hex_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex_4 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex_4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex_4 " "2024.01.25.10:35:48 Progress: Parameterizing module hex_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding hex_5 \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding hex_5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module hex_5 " "2024.01.25.10:35:48 Progress: Parameterizing module hex_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.01.25.10:35:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module jtag_uart " "2024.01.25.10:35:48 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module led " "2024.01.25.10:35:48 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.01.25.10:35:48 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module onchip_memory " "2024.01.25.10:35:48 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2024.01.25.10:35:48 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module switch " "2024.01.25.10:35:48 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.01.25.10:35:48 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing module sysid_qsys_0 " "2024.01.25.10:35:48 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Building connections " "2024.01.25.10:35:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Parameterizing connections " "2024.01.25.10:35:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:48 Progress: Validating " "2024.01.25.10:35:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178948763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.10:35:50 Progress: Done reading input file " "2024.01.25.10:35:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178950171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178951942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup_v2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178951943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178951944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_setup_v2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178951944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_setup_v2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178951944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH " "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178952881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_setup_v2_button' " "Button: Starting RTL generation for module 'nios_setup_v2_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178962410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_button --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0002_button_gen//nios_setup_v2_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_button --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0002_button_gen//nios_setup_v2_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178962410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_setup_v2_button' " "Button: Done RTL generation for module 'nios_setup_v2_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178962720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios_setup_v2\" instantiated altera_avalon_pio \"button\" " "Button: \"nios_setup_v2\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178962729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178963922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'nios_setup_v2_hex0' " "Hex0: Starting RTL generation for module 'nios_setup_v2_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178963940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_hex0 --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0003_hex0_gen//nios_setup_v2_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_hex0 --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0003_hex0_gen//nios_setup_v2_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178963940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'nios_setup_v2_hex0' " "Hex0: Done RTL generation for module 'nios_setup_v2_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"nios_setup_v2\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"nios_setup_v2\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_setup_v2_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_setup_v2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_jtag_uart --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0004_jtag_uart_gen//nios_setup_v2_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_jtag_uart --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0004_jtag_uart_gen//nios_setup_v2_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_setup_v2_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_setup_v2_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_setup_v2_led' " "Led: Starting RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0005_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0005_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178964726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_setup_v2_led' " "Led: Done RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\" " "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0006_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0006_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'nios_setup_v2_switch' " "Switch: Starting RTL generation for module 'nios_setup_v2_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_switch --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0007_switch_gen//nios_setup_v2_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_switch --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0007_switch_gen//nios_setup_v2_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'nios_setup_v2_switch' " "Switch: Done RTL generation for module 'nios_setup_v2_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"nios_setup_v2\" instantiated altera_avalon_pio \"switch\" " "Switch: \"nios_setup_v2\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios_setup_v2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios_setup_v2\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178965714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178976739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178977372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178977978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178978641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178979255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178979882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178980529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178981155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178981825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178982442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178983082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178983699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178984314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_setup_v2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_setup_v2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178993161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_setup_v2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_setup_v2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178993169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_setup_v2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_setup_v2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178993178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_setup_v2_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_setup_v2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178993197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_v2_cpu_cpu --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0011_cpu_gen//nios_setup_v2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_v2_cpu_cpu --dir=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/gsamr/AppData/Local/Temp/alt9747_6521916650322754702.dir/0011_cpu_gen//nios_setup_v2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178993197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:33 (*) Starting Nios II generation " "Cpu: # 2024.01.25 10:36:33 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:33 (*)   Checking for plaintext license. " "Cpu: # 2024.01.25 10:36:33 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.01.25 10:36:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.01.25 10:36:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.01.25 10:36:34 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   Plaintext license not found. " "Cpu: # 2024.01.25 10:36:34 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.01.25 10:36:34 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.25 10:36:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:34 (*)   Creating all objects for CPU " "Cpu: # 2024.01.25 10:36:34 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:36 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.25 10:36:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:36 (*)   Creating plain-text RTL " "Cpu: # 2024.01.25 10:36:36 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.25 10:36:37 (*) Done Nios II generation " "Cpu: # 2024.01.25 10:36:37 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_setup_v2_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_setup_v2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178997516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178998798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178998808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2: Done \"nios_setup_v2\" with 31 modules, 43 files " "Nios_setup_v2: Done \"nios_setup_v2\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706178998808 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_setup_v2.qsys " "Finished elaborating Platform Designer system entity \"nios_setup_v2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706178999950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/nios_setup_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/nios_setup_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2 " "Found entity 1: nios_setup_v2" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000269 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_setup_v2/submodules/altera_reset_controller.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_button " "Found entity 1: nios_setup_v2_button" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_button.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu " "Found entity 1: nios_setup_v2_cpu" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_register_bank_a_module " "Found entity 1: nios_setup_v2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_cpu_cpu_register_bank_b_module " "Found entity 2: nios_setup_v2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_setup_v2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_cpu_cpu_nios2_oci_break " "Found entity 4: nios_setup_v2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_v2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_v2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_v2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_v2_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_v2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_v2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_v2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_v2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_v2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_v2_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_v2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_v2_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_setup_v2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_v2_cpu_cpu_nios2_oci_im " "Found entity 15: nios_setup_v2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_v2_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_v2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_v2_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_v2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_v2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_v2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_v2_cpu_cpu_nios2_ocimem " "Found entity 19: nios_setup_v2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_v2_cpu_cpu_nios2_oci " "Found entity 20: nios_setup_v2_cpu_cpu_nios2_oci" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_v2_cpu_cpu " "Found entity 21: nios_setup_v2_cpu_cpu" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_tck " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_v2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_cpu_cpu_test_bench " "Found entity 1: nios_setup_v2_cpu_cpu_test_bench" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_test_bench.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_hex0 " "Found entity 1: nios_setup_v2_hex0" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_hex0.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_irq_mapper " "Found entity 1: nios_setup_v2_irq_mapper" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_jtag_uart_sim_scfifo_w " "Found entity 1: nios_setup_v2_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000700 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_jtag_uart_scfifo_w " "Found entity 2: nios_setup_v2_jtag_uart_scfifo_w" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000700 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_jtag_uart_sim_scfifo_r " "Found entity 3: nios_setup_v2_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000700 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_jtag_uart_scfifo_r " "Found entity 4: nios_setup_v2_jtag_uart_scfifo_r" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000700 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_jtag_uart " "Found entity 5: nios_setup_v2_jtag_uart" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_led " "Found entity 1: nios_setup_v2_led" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000877 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router " "Found entity 2: nios_setup_v2_mm_interconnect_0_router" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000899 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_001" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000909 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_002" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706179000914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000919 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_004 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_004" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_onchip_memory " "Found entity 1: nios_setup_v2_onchip_memory" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_switch " "Found entity 1: nios_setup_v2_switch" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_switch.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179000983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179000983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_sysid_qsys_0 " "Found entity 1: nios_setup_v2_sysid_qsys_0" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_sysid_qsys_0.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179001007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179001007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706179001349 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706179001351 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2 nios_setup_v2:u0 " "Elaborating entity \"nios_setup_v2\" for hierarchy \"nios_setup_v2:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_button nios_setup_v2:u0\|nios_setup_v2_button:button " "Elaborating entity \"nios_setup_v2_button\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_button:button\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "button" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu nios_setup_v2:u0\|nios_setup_v2_cpu:cpu " "Elaborating entity \"nios_setup_v2_cpu\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "cpu" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu " "Elaborating entity \"nios_setup_v2_cpu_cpu\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v" "cpu" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_test_bench nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_test_bench:the_nios_setup_v2_cpu_cpu_test_bench " "Elaborating entity \"nios_setup_v2_cpu_cpu_test_bench\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_test_bench:the_nios_setup_v2_cpu_cpu_test_bench\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_test_bench" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_register_bank_a_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a " "Elaborating entity \"nios_setup_v2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_register_bank_a" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179001825 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179001825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179001916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179001916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_a_module:nios_setup_v2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_register_bank_b_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_b_module:nios_setup_v2_cpu_cpu_register_bank_b " "Elaborating entity \"nios_setup_v2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_register_bank_b_module:nios_setup_v2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_register_bank_b" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179001965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_debug nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002126 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179002126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_break nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_break:the_nios_setup_v2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_break:the_nios_setup_v2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_break" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_xbrk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_xbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_xbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_dbrk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dbrk:the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_itrace nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_itrace:the_nios_setup_v2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_itrace:the_nios_setup_v2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_dtrace nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_td_mode nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\|nios_setup_v2_cpu_cpu_nios2_oci_td_mode:nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_dtrace:the_nios_setup_v2_cpu_cpu_nios2_oci_dtrace\|nios_setup_v2_cpu_cpu_nios2_oci_td_mode:nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_fifo:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo\|nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_pib nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_pib:the_nios_setup_v2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_pib:the_nios_setup_v2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_oci_im nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_im:the_nios_setup_v2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_im:the_nios_setup_v2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_oci_im" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_avalon_reg nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_avalon_reg:the_nios_setup_v2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_avalon_reg:the_nios_setup_v2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_nios2_ocimem nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_setup_v2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_nios2_ocimem" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_ociram_sp_ram_module nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_setup_v2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "nios_setup_v2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002575 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179002575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179002667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179002667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_ocimem:the_nios_setup_v2_cpu_cpu_nios2_ocimem\|nios_setup_v2_cpu_cpu_ociram_sp_ram_module:nios_setup_v2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_wrapper nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "the_nios_setup_v2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_tck nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_tck:the_nios_setup_v2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_tck:the_nios_setup_v2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "the_nios_setup_v2_cpu_cpu_debug_slave_tck" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_cpu_cpu_debug_slave_sysclk nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_sysclk:the_nios_setup_v2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_setup_v2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|nios_setup_v2_cpu_cpu_debug_slave_sysclk:the_nios_setup_v2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "the_nios_setup_v2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "nios_setup_v2_cpu_cpu_debug_slave_phy" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179002980 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179002980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179002988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179003001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179003747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_debug_slave_wrapper:the_nios_setup_v2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_v2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179003927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_hex0 nios_setup_v2:u0\|nios_setup_v2_hex0:hex0 " "Elaborating entity \"nios_setup_v2_hex0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_hex0:hex0\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "hex0" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179003998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart " "Elaborating entity \"nios_setup_v2_jtag_uart\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "jtag_uart" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart_scfifo_w nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w " "Elaborating entity \"nios_setup_v2_jtag_uart_scfifo_w\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "the_nios_setup_v2_jtag_uart_scfifo_w" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "wfifo" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179004367 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179004367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179004900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179004900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_w:the_nios_setup_v2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_jtag_uart_scfifo_r nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_r:the_nios_setup_v2_jtag_uart_scfifo_r " "Elaborating entity \"nios_setup_v2_jtag_uart_scfifo_r\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|nios_setup_v2_jtag_uart_scfifo_r:the_nios_setup_v2_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "the_nios_setup_v2_jtag_uart_scfifo_r" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179004988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "nios_setup_v2_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005472 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179005472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_v2_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_led nios_setup_v2:u0\|nios_setup_v2_led:led " "Elaborating entity \"nios_setup_v2_led\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_led:led\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "led" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_onchip_memory nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory " "Elaborating entity \"nios_setup_v2_onchip_memory\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "onchip_memory" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" "the_altsyncram" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706179005653 ""}  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706179005653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179005757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179005757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179005873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179005873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179005962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179005962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_switch nios_setup_v2:u0\|nios_setup_v2_switch:switch " "Elaborating entity \"nios_setup_v2_switch\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_switch:switch\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "switch" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179005997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_sysid_qsys_0 nios_setup_v2:u0\|nios_setup_v2_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_setup_v2_sysid_qsys_0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "sysid_qsys_0" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "mm_interconnect_0" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "button_s1_translator" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "router" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 3664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\|nios_setup_v2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router:router\|nios_setup_v2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179006997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "router_001" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_001_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\|nios_setup_v2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_001:router_001\|nios_setup_v2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_002 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_002\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "router_002" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_002_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\|nios_setup_v2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_002:router_002\|nios_setup_v2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_004 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_004\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "router_004" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_router_004_default_decode nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_004:router_004\|nios_setup_v2_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_router_004:router_004\|nios_setup_v2_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_demux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 3977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_demux_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_mux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_cmd_mux_002 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_demux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_mux nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_rsp_mux_001 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" 4607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_mm_interconnect_0:mm_interconnect_0\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_v2_irq_mapper nios_setup_v2:u0\|nios_setup_v2_irq_mapper:irq_mapper " "Elaborating entity \"nios_setup_v2_irq_mapper\" for hierarchy \"nios_setup_v2:u0\|nios_setup_v2_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "irq_mapper" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup_v2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios_setup_v2/nios_setup_v2.v" "rst_controller" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/nios_setup_v2.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_setup_v2/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup_v2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_setup_v2/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179007952 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706179010078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.25.10:36:55 Progress: Loading sldced48f37/alt_sld_fab_wrapper_hw.tcl " "2024.01.25.10:36:55 Progress: Loading sldced48f37/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179015700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179019453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179019670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179024595 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706179025319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldced48f37/alt_sld_fab.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179025641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179025762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179025778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179025857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025963 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179025963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179025963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706179026058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179026058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706179030503 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706179030667 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1706179030667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2878 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 3878 -1 0 } } { "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 3500 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_jtag_uart.v" 398 -1 0 } } { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706179030686 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706179030687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706179031805 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706179031805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179032033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706179033736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/output_files/task1_top.map.smsg " "Generated suppressed messages file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/output_files/task1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179034741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706179036344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706179036344 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706179036759 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706179036759 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706179036759 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706179036759 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706179036759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2401 " "Implemented 2401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706179036759 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706179036759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706179036759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2035 " "Implemented 2035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706179036759 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706179036759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706179036759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706179036923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 10:37:16 2024 " "Processing ended: Thu Jan 25 10:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706179036923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706179036923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706179036923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706179036923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706179038710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706179038719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 10:37:18 2024 " "Processing started: Thu Jan 25 10:37:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706179038719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706179038719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706179038719 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706179038960 ""}
{ "Info" "0" "" "Project  = task1" {  } {  } 0 0 "Project  = task1" 0 0 "Fitter" 0 0 1706179038961 ""}
{ "Info" "0" "" "Revision = task1_top" {  } {  } 0 0 "Revision = task1_top" 0 0 "Fitter" 0 0 1706179038961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706179039178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706179039179 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task1_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"task1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706179039210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706179039255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706179039255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706179039556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706179039569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706179040310 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706179040310 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706179040322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706179040322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706179040322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706179040322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706179040322 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706179040323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706179040323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706179040323 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1706179040324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706179040327 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706179040591 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "185 185 " "No exact pin location assignment(s) for 185 pins of 185 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1706179041002 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179042309 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1706179042309 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../Downloads/DE10_LITE_Golden_Top.sdc " "Reading SDC File: '../../../../../Downloads/DE10_LITE_Golden_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706179042358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1706179042361 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706179042362 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.sdc " "Reading SDC File: 'c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706179042377 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706179042449 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706179042449 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1706179042507 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706179042508 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706179042508 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706179042508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706179042873 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706179042873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706179042874 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 7083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706179042874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_setup_v2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_setup_v2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706179042874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup_v2:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_setup_v2:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios_setup_v2/submodules/altera_reset_controller.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 2879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706179042874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|W_rf_wren " "Destination node nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 2035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706179042874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_setup_v2:u0\|nios_setup_v2_cpu:cpu\|nios_setup_v2_cpu_cpu:cpu\|nios_setup_v2_cpu_cpu_nios2_oci:the_nios_setup_v2_cpu_cpu_nios2_oci\|nios_setup_v2_cpu_cpu_nios2_oci_debug:the_nios_setup_v2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706179042874 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706179042874 ""}  } { { "db/ip/nios_setup_v2/submodules/altera_reset_controller.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706179042874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706179044008 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706179044013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706179044013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706179044023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706179044036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706179044044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706179044044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706179044048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706179044230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1706179044235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706179044235 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "184 unused 2.5V 16 97 71 " "Number of I/O pins in group: 184 (unused VREF, 2.5V VCCIO, 16 input, 97 output, 71 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1706179044261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1706179044261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1706179044261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1706179044262 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1706179044262 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1706179044262 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706179044891 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706179044910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706179047009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706179047575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706179047635 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706179056684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706179056684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706179058614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706179062239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706179062239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706179062777 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1706179062777 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706179062777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706179062780 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706179063180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706179063226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706179064574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706179064576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706179066705 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706179068689 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1706179069484 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1706179069484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/output_files/task1_top.fit.smsg " "Generated suppressed messages file C:/Users/gsamr/Desktop/Uni/Yr2/Information_Processing/Lab-2/output_files/task1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706179069758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6647 " "Peak virtual memory: 6647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706179071299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 10:37:51 2024 " "Processing ended: Thu Jan 25 10:37:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706179071299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706179071299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706179071299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706179071299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706179072686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706179072696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 10:37:52 2024 " "Processing started: Thu Jan 25 10:37:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706179072696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706179072696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706179072696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706179073406 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706179076385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706179076573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706179077886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 10:37:57 2024 " "Processing ended: Thu Jan 25 10:37:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706179077886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706179077886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706179077886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706179077886 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706179078664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706179079601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706179079611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 10:37:59 2024 " "Processing started: Thu Jan 25 10:37:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706179079611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706179079611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task1 -c task1_top " "Command: quartus_sta task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706179079611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706179079826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706179080383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706179080383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179080427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179080427 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706179080904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1706179080904 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../Downloads/DE10_LITE_Golden_Top.sdc " "Reading SDC File: '../../../../../Downloads/DE10_LITE_Golden_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706179080933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1706179080936 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706179080939 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.sdc " "Reading SDC File: 'c:/users/gsamr/desktop/uni/yr2/information_processing/lab-2/db/ip/nios_setup_v2/submodules/nios_setup_v2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706179080951 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706179080989 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706179080989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179081010 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706179081012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706179081040 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1706179081088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.629 " "Worst-case setup slack is 7.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.629               0.000 MAX10_CLK1_50  " "    7.629               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.824               0.000 altera_reserved_tck  " "   45.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179081115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 MAX10_CLK1_50  " "    0.259               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179081145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.460 " "Worst-case recovery slack is 14.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.460               0.000 MAX10_CLK1_50  " "   14.460               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.025               0.000 altera_reserved_tck  " "   48.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179081157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.350 " "Worst-case removal slack is 1.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 altera_reserved_tck  " "    1.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.602               0.000 MAX10_CLK1_50  " "    4.602               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179081168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.559 " "Worst-case minimum pulse width slack is 9.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.559               0.000 MAX10_CLK1_50  " "    9.559               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.623               0.000 altera_reserved_tck  " "   49.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179081174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179081174 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.295 ns " "Worst Case Available Settling Time: 38.295 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179081214 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179081214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706179081229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706179081278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706179083339 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706179083616 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706179083616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179083616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.566 " "Worst-case setup slack is 8.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.566               0.000 MAX10_CLK1_50  " "    8.566               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.132               0.000 altera_reserved_tck  " "   46.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179083676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.244 " "Worst-case hold slack is 0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 MAX10_CLK1_50  " "    0.244               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179083698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.901 " "Worst-case recovery slack is 14.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.901               0.000 MAX10_CLK1_50  " "   14.901               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.212               0.000 altera_reserved_tck  " "   48.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179083708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.244 " "Worst-case removal slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 altera_reserved_tck  " "    1.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 MAX10_CLK1_50  " "    4.165               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179083718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.578 " "Worst-case minimum pulse width slack is 9.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.578               0.000 MAX10_CLK1_50  " "    9.578               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.648               0.000 altera_reserved_tck  " "   49.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179083725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179083725 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.442 ns " "Worst Case Available Settling Time: 38.442 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179083748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179083748 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706179083754 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706179084052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706179084052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179084053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.192 " "Worst-case setup slack is 14.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.192               0.000 MAX10_CLK1_50  " "   14.192               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.429               0.000 altera_reserved_tck  " "   48.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179084084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 MAX10_CLK1_50  " "    0.085               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179084108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.248 " "Worst-case recovery slack is 17.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.248               0.000 MAX10_CLK1_50  " "   17.248               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.342               0.000 altera_reserved_tck  " "   49.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179084120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.591 " "Worst-case removal slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 altera_reserved_tck  " "    0.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.174               0.000 MAX10_CLK1_50  " "    2.174               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179084131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 MAX10_CLK1_50  " "    9.405               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.425               0.000 altera_reserved_tck  " "   49.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706179084137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706179084137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.260 ns " "Worst Case Available Settling Time: 39.260 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706179084161 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706179084161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706179086021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706179086022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706179086164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 10:38:06 2024 " "Processing ended: Thu Jan 25 10:38:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706179086164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706179086164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706179086164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706179086164 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706179087027 ""}
