#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1aaf040 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0x1a74d48 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0x1a74d70 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0x1a74d98 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0x1b231b0_0 .net "PC_plus_1", 15 0, L_0x1b24dc0; 1 drivers
v0x1b23250_0 .var "clk", 0 0;
v0x1b232d0_0 .net "halt", 0 0, L_0x1b24ec0; 1 drivers
v0x1b23350_0 .var "rst_n", 0 0;
v0x1b233d0_0 .var/i "total_cycles", 31 0;
E_0x1ad6a10 .event posedge, v0x1b234f0_0;
S_0x1acb4e0 .scope module, "WISC_S14" "cpu" 2 12, 3 1, S_0x1aaf040;
 .timescale 0 0;
P_0x1a755e8 .param/l "NOP_INSTRUCTION" 3 3, C4<1010000000000000>;
P_0x1a75610 .param/l "PC_WIDTH" 3 2, +C4<010000>;
P_0x1a75638 .param/l "SINGLE_CYCLE" 3 4, +C4<0>;
L_0x1b24ec0 .functor BUFZ 1, L_0x1b23bd0, C4<0>, C4<0>, C4<0>;
L_0x1b24dc0 .functor BUFZ 16, L_0x1b26000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b25610 .functor AND 1, L_0x1b27600, L_0x1b42a50, C4<1>, C4<1>;
L_0x1b25750 .functor AND 1, L_0x1b25610, v0x1af7490_0, C4<1>, C4<1>;
L_0x1b258e0 .functor AND 1, L_0x1b25750, L_0x1b257b0, C4<1>, C4<1>;
L_0x1b25990 .functor AND 1, L_0x1b27600, L_0x1b42a50, C4<1>, C4<1>;
L_0x1b259f0 .functor AND 1, L_0x1b25990, v0x1af4a00_0, C4<1>, C4<1>;
L_0x1b1ff40 .functor AND 1, L_0x1b259f0, L_0x1b25aa0, C4<1>, C4<1>;
L_0x1b26000 .functor BUFZ 16, v0x1b18060_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b260b0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b26200 .functor NOT 1, L_0x1b39330, C4<0>, C4<0>, C4<0>;
L_0x1b262f0 .functor AND 1, L_0x1b2cea0, L_0x1b26200, C4<1>, C4<1>;
L_0x1b261a0 .functor AND 1, L_0x1b260b0, L_0x1b262f0, C4<1>, C4<1>;
L_0x1b263c0 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b26540 .functor AND 1, v0x1af7490_0, L_0x1b264a0, C4<1>, C4<1>;
L_0x1b1e270 .functor AND 1, v0x1af4a00_0, L_0x1b265f0, C4<1>, C4<1>;
L_0x1b26880 .functor OR 1, L_0x1b26540, L_0x1b1e270, C4<0>, C4<0>;
L_0x1b26980 .functor AND 1, v0x1ae7c10_0, L_0x1b26880, C4<1>, C4<1>;
L_0x1b267f0 .functor AND 1, L_0x1b263c0, L_0x1b26980, C4<1>, C4<1>;
L_0x1b26b70 .functor BUFZ 1, L_0x1b26c20, C4<0>, C4<0>, C4<0>;
L_0x1b26a30 .functor NOT 1, L_0x1b39330, C4<0>, C4<0>, C4<0>;
L_0x1b26cd0 .functor AND 1, L_0x1b2cea0, L_0x1b26a30, C4<1>, C4<1>;
L_0x1b26c20 .functor OR 1, L_0x1b27600, L_0x1b26cd0, C4<0>, C4<0>;
L_0x1b23e60 .functor AND 1, v0x1af7490_0, L_0x1b26ed0, C4<1>, C4<1>;
L_0x1b272b0 .functor AND 1, v0x1af4a00_0, L_0x1b26dc0, C4<1>, C4<1>;
L_0x1b27420 .functor OR 1, L_0x1b23e60, L_0x1b272b0, C4<0>, C4<0>;
L_0x1b27190 .functor AND 1, v0x1ae7c10_0, L_0x1b27420, C4<1>, C4<1>;
L_0x1b27600 .functor OR 1, L_0x1b27880, L_0x1b27190, C4<0>, C4<0>;
L_0x1b27520 .functor NOT 1, v0x19c1710_0, C4<0>, C4<0>, C4<0>;
L_0x1b27580 .functor AND 1, L_0x1b29200, L_0x1b27520, C4<1>, C4<1>;
L_0x1b27700 .functor NOT 1, v0x19b1470_0, C4<0>, C4<0>, C4<0>;
L_0x1b27760 .functor AND 1, L_0x1b3fef0, L_0x1b27700, C4<1>, C4<1>;
L_0x1b27880 .functor OR 1, L_0x1b27580, L_0x1b27760, C4<0>, C4<0>;
L_0x1b27ae0 .functor BUFZ 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b279d0 .functor BUFZ 1, L_0x1b27d60, C4<0>, C4<0>, C4<0>;
L_0x1b27a30 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b27d00 .functor AND 1, L_0x1b39330, L_0x1b27a30, C4<1>, C4<1>;
L_0x1b27d60 .functor OR 1, L_0x1b27bd0, L_0x1b27d00, C4<0>, C4<0>;
L_0x1b27bd0 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b29970 .functor NOT 1, L_0x1b26c20, C4<0>, C4<0>, C4<0>;
L_0x1b27e10 .functor OR 1, L_0x1b279d0, C4<0>, C4<0>, C4<0>;
L_0x1b2c020 .functor NOT 1, L_0x1b26c20, C4<0>, C4<0>, C4<0>;
L_0x1b2bc10 .functor OR 1, L_0x1b279d0, C4<0>, C4<0>, C4<0>;
L_0x1b32200 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b26110 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b324e0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b32370 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b2fe80 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b32540 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b32d10 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b329a0 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b32930 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b32dc0 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33440 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b33200 .functor OR 1, L_0x1b33440, L_0x1b258e0, C4<0>, C4<0>;
L_0x1b33260 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33530 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b33590 .functor OR 1, L_0x1b33530, L_0x1b1ff40, C4<0>, C4<0>;
L_0x1b335f0 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33cd0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b33770 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33f70 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b32260 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33e20 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b33e80 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b33130 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b341e0 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b34aa0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b34740 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b348e0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b34d90 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b34660 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b34b50 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b34c00 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b34c60 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b35950 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b35600 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b350b0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b35a00 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b361d0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b35e20 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b35fc0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b36020 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b35d20 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b36280 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b36420 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b36480 .functor OR 1, L_0x1b27d60, L_0x1b261a0, C4<0>, C4<0>;
L_0x1b3a110 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b36820 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b369d0 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b36a50 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b3a5d0 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b3a170 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b38420 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b384f0 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b3aad0 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b3ac60 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b3ae60 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b3aee0 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1b3b4d0 .functor NOT 1, L_0x1b27880, C4<0>, C4<0>, C4<0>;
L_0x1b3afb0 .functor OR 1, L_0x1b27bd0, L_0x1b267f0, C4<0>, C4<0>;
L_0x1adeae0 .functor NOT 1, L_0x1b27ae0, C4<0>, C4<0>, C4<0>;
L_0x1b3b530 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b3b720 .functor NOT 1, L_0x1b27ae0, C4<0>, C4<0>, C4<0>;
L_0x1b3b780 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b42de0 .functor NOT 1, L_0x1b27ae0, C4<0>, C4<0>, C4<0>;
L_0x1b42960 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b1cf90_0 .net "DCache_line_addr", 13 0, L_0x1b3b140; 1 drivers
v0x1b1d2c0_0 .net "DCache_line_refill", 0 0, v0x19b1470_0; 1 drivers
v0x1b1d390_0 .net "DCache_line_refill_data", 63 0, v0x19b1510_0; 1 drivers
v0x1b1d460_0 .net "DCache_miss", 0 0, L_0x1b3fef0; 1 drivers
v0x1b1d530_0 .net "DCache_read_data", 63 0, L_0x1b3fbd0; 1 drivers
v0x1b1d5b0_0 .net "DCache_read_dirty", 0 0, L_0x1b3fae0; 1 drivers
v0x1b1d630_0 .net "DCache_read_tag", 7 0, L_0x1b3fc70; 1 drivers
v0x1b1d6b0_0 .net "EX_IF_b_or_j", 0 0, L_0x1b39330; 1 drivers
v0x1b1d7d0_0 .net "EX_IF_target_PC", 15 0, L_0x1b39230; 1 drivers
v0x1b1d8a0_0 .net "EX_MEM_bubble", 0 0, L_0x1b267f0; 1 drivers
v0x1b1d920_0 .net "EX_MEM_flush", 0 0, L_0x1b27bd0; 1 drivers
v0x1b1d9c0_0 .net "EX_MEM_mem_read_d", 0 0, L_0x1b39ab0; 1 drivers
v0x1b1da40_0 .net "EX_MEM_mem_read_q", 0 0, v0x1ae7c10_0; 1 drivers
v0x1b1db50_0 .net "EX_MEM_mem_write_d", 0 0, L_0x1b39b10; 1 drivers
v0x1b1dc50_0 .net "EX_MEM_mem_write_data_bypassed", 15 0, L_0x1b252c0; 1 drivers
v0x1b1dcd0_0 .net "EX_MEM_mem_write_data_d", 15 0, L_0x1b1f540; 1 drivers
v0x1b1dbd0_0 .net "EX_MEM_mem_write_data_q", 15 0, v0x1ae5220_0; 1 drivers
v0x1b1dde0_0 .net "EX_MEM_mem_write_data_src_reg_sel_d", 3 0, L_0x1b39d70; 1 drivers
v0x1b1dd50_0 .net "EX_MEM_mem_write_data_src_reg_sel_q", 3 0, v0x1ae3ba0_0; 1 drivers
v0x1b1df00_0 .net "EX_MEM_mem_write_q", 0 0, v0x1ae6680_0; 1 drivers
v0x1b1e030_0 .net "EX_MEM_stall", 0 0, L_0x1b27880; 1 drivers
v0x1b1e0b0_0 .net "EX_MEM_writeback_d", 0 0, L_0x1b394a0; 1 drivers
v0x1b1df80_0 .net "EX_MEM_writeback_data_d", 15 0, L_0x1b397d0; 1 drivers
v0x1b1e1f0_0 .net "EX_MEM_writeback_data_q", 15 0, v0x1ae9220_0; 1 drivers
v0x1b1e340_0 .net "EX_MEM_writeback_dest_d", 3 0, L_0x1b39500; 1 drivers
v0x1b1e3c0_0 .net "EX_MEM_writeback_dest_q", 3 0, v0x1aea630_0; 1 drivers
v0x1b1e520_0 .net "EX_MEM_writeback_q", 0 0, v0x1aebdc0_0; 1 drivers
v0x1b1e630_0 .net "ICache_line_addr", 13 0, L_0x1b283f0; 1 drivers
v0x1b1e440_0 .net "ICache_line_refill", 0 0, v0x19c1710_0; 1 drivers
v0x1b1e7a0_0 .net "ICache_line_refill_data", 63 0, v0x19c1790_0; 1 drivers
v0x1b1e6b0_0 .net "ICache_miss", 0 0, L_0x1b29200; 1 drivers
v0x1b1e920_0 .net "ID_EX_alu_op_sel_d", 2 0, v0x1b10b80_0; 1 drivers
v0x1b1e820_0 .net "ID_EX_alu_op_sel_q", 2 0, v0x1b0e410_0; 1 drivers
v0x1b1e8a0_0 .net "ID_EX_branch_cond_d", 2 0, L_0x1b315d0; 1 drivers
v0x1b1e9a0_0 .net "ID_EX_branch_cond_q", 2 0, v0x1afb5c0_0; 1 drivers
v0x1b1ec60_0 .net "ID_EX_branch_d", 0 0, L_0x1b31570; 1 drivers
v0x1b1eb40_0 .net "ID_EX_branch_q", 0 0, v0x1aeace0_0; 1 drivers
v0x1b1ee10_0 .net "ID_EX_bubble", 0 0, L_0x1b261a0; 1 drivers
v0x1b1ece0_0 .net "ID_EX_flush", 0 0, L_0x1b27d60; 1 drivers
v0x1b1ed80_0 .net "ID_EX_jal_d", 0 0, L_0x1b31700; 1 drivers
v0x1b1efe0_0 .net "ID_EX_jal_q", 0 0, v0x1afa000_0; 1 drivers
v0x1b1f0f0_0 .net "ID_EX_jr_d", 0 0, L_0x1b302c0; 1 drivers
v0x1b1ee90_0 .net "ID_EX_jr_q", 0 0, v0x1af8a70_0; 1 drivers
v0x1b1f2d0_0 .net "ID_EX_mem_read_d", 0 0, L_0x1b30210; 1 drivers
v0x1b1f170_0 .net "ID_EX_mem_read_q", 0 0, v0x1b01160_0; 1 drivers
v0x1b1f4c0_0 .net "ID_EX_mem_write_d", 0 0, L_0x1b311a0; 1 drivers
v0x1b1f350_0 .net "ID_EX_mem_write_data_bypassed", 15 0, L_0x1b24e20; 1 drivers
v0x1b1f3d0_0 .net "ID_EX_mem_write_data_d", 15 0, L_0x1b31480; 1 drivers
v0x1b1f6d0_0 .net "ID_EX_mem_write_data_q", 15 0, v0x1afe740_0; 1 drivers
v0x1b1f750_0 .net "ID_EX_mem_write_q", 0 0, v0x1affbd0_0; 1 drivers
v0x1b1f5d0_0 .net "ID_EX_operand0_bypassed", 15 0, L_0x1b24230; 1 drivers
v0x1b1f650_0 .net "ID_EX_operand0_d", 15 0, v0x1b11170_0; 1 drivers
v0x1b1f980_0 .net "ID_EX_operand0_d_with_critical_bypassing", 15 0, L_0x1b25d40; 1 drivers
v0x1b1fa00_0 .net "ID_EX_operand0_is_reg_d", 0 0, L_0x1b31910; 1 drivers
v0x1b1f7d0_0 .net "ID_EX_operand0_is_reg_q", 0 0, v0x1af7490_0; 1 drivers
v0x1b1f850_0 .net "ID_EX_operand0_q", 15 0, v0x1b07a90_0; 1 drivers
v0x1b1f8d0_0 .net "ID_EX_operand0_reg_sel_d", 3 0, L_0x1b31970; 1 drivers
v0x1b1fc50_0 .net "ID_EX_operand0_reg_sel_q", 3 0, v0x1af6010_0; 1 drivers
v0x1b1fa80_0 .net "ID_EX_operand1_bypassed", 15 0, L_0x1b24980; 1 drivers
v0x1b1fb00_0 .net "ID_EX_operand1_d", 15 0, v0x1b11350_0; 1 drivers
v0x1b1fb80_0 .net "ID_EX_operand1_d_with_critical_bypassing", 15 0, L_0x1b25f10; 1 drivers
v0x1b1fec0_0 .net "ID_EX_operand1_is_reg_d", 0 0, L_0x1b31eb0; 1 drivers
v0x1b1fcd0_0 .net "ID_EX_operand1_is_reg_q", 0 0, v0x1af4a00_0; 1 drivers
v0x1b1fd50_0 .net "ID_EX_operand1_q", 15 0, v0x1b065e0_0; 1 drivers
v0x1b1fdd0_0 .net "ID_EX_operand1_reg_sel_d", 3 0, L_0x1b31da0; 1 drivers
v0x1b20150_0 .net "ID_EX_operand1_reg_sel_q", 3 0, v0x1af3630_0; 1 drivers
v0x1b1ffd0_0 .net "ID_EX_stall", 0 0, L_0x1b27600; 1 drivers
v0x1b20050_0 .net "ID_EX_subtract_d", 0 0, L_0x1b2fff0; 1 drivers
v0x1b200d0_0 .net "ID_EX_subtract_q", 0 0, v0x1b0cfc0_0; 1 drivers
v0x1b20490_0 .net "ID_EX_update_N_d", 0 0, L_0x1b30b00; 1 drivers
v0x1b201d0_0 .net "ID_EX_update_N_q", 0 0, v0x1b08ec0_0; 1 drivers
v0x1b202e0_0 .net "ID_EX_update_V_d", 0 0, L_0x1b30b60; 1 drivers
v0x1b20360_0 .net "ID_EX_update_V_q", 0 0, v0x1b0a440_0; 1 drivers
v0x1b207f0_0 .net "ID_EX_update_Z_d", 0 0, L_0x1b309a0; 1 drivers
v0x1b20510_0 .net "ID_EX_update_Z_q", 0 0, v0x1b0ba00_0; 1 drivers
v0x1b20620_0 .net "ID_EX_writeback_d", 0 0, L_0x1b1bf30; 1 drivers
v0x1b206a0_0 .net "ID_EX_writeback_dest_d", 3 0, v0x1b118b0_0; 1 drivers
v0x1b20ae0_0 .net "ID_EX_writeback_dest_q", 3 0, v0x1b02720_0; 1 drivers
v0x1b20900_0 .net "ID_EX_writeback_iff_Z_d", 0 0, L_0x1b26350; 1 drivers
v0x1b20980_0 .net "ID_EX_writeback_iff_Z_q", 0 0, v0x1b03b70_0; 1 drivers
v0x1b20df0_0 .net "ID_EX_writeback_q", 0 0, v0x1b04fd0_0; 1 drivers
v0x1b20f00_0 .net "ID_halt", 0 0, L_0x1b2cea0; 1 drivers
v0x1b20b60_0 .net "IF_ID_PC_plus_1_d", 15 0, L_0x1b27f50; 1 drivers
v0x1b20be0_0 .net "IF_ID_PC_plus_1_q", 15 0, v0x1b18060_0; 1 drivers
v0x1b20cf0_0 .net "IF_ID_bubble", 0 0, C4<0>; 1 drivers
v0x1b20d70_0 .net "IF_ID_flush", 0 0, L_0x1b279d0; 1 drivers
v0x1b21240_0 .net "IF_ID_instruction_d", 15 0, L_0x1b2b990; 1 drivers
v0x1b212c0_0 .net "IF_ID_instruction_q", 15 0, v0x1b16a70_0; 1 drivers
v0x1b21010_0 .net "IF_ID_stall", 0 0, L_0x1b26c20; 1 drivers
v0x1b21090_0 .net "MEM_WB_bubble", 0 0, C4<0>; 1 drivers
v0x1b21110_0 .net "MEM_WB_flush", 0 0, C4<0>; 1 drivers
v0x1b21190_0 .net "MEM_WB_stall", 0 0, L_0x1b27ae0; 1 drivers
v0x1b21630_0 .net "MEM_WB_writeback_d", 0 0, L_0x1b42140; 1 drivers
v0x1b216b0_0 .net "MEM_WB_writeback_data_d", 15 0, L_0x1b426a0; 1 drivers
v0x1b21340_0 .net "MEM_WB_writeback_data_q", 15 0, v0x1ad98b0_0; 1 drivers
v0x1b21450_0 .net "MEM_WB_writeback_dest_d", 3 0, L_0x1b42230; 1 drivers
v0x1b214d0_0 .net "MEM_WB_writeback_dest_q", 3 0, v0x1adad50_0; 1 drivers
v0x1b21a40_0 .net "MEM_WB_writeback_q", 0 0, v0x1adc280_0; 1 drivers
v0x1b217c0_0 .net "PC_plus_1", 15 0, L_0x1b26000; 1 drivers
v0x1b21840_0 .net "PC_stall", 0 0, L_0x1b26b70; 1 drivers
v0x1b218c0_0 .net "WB_ID_EX_operand0_critical_bypassing", 0 0, L_0x1b258e0; 1 drivers
v0x1b21940_0 .net "WB_ID_EX_operand1_critical_bypassing", 0 0, L_0x1b1ff40; 1 drivers
v0x1b219c0_0 .net "WB_ID_reg_write", 0 0, L_0x1b42a50; 1 drivers
v0x1b21e00_0 .net "WB_ID_reg_write_data", 15 0, L_0x1b42b10; 1 drivers
v0x1b21ac0_0 .net "WB_ID_reg_write_dest", 3 0, L_0x1b42ab0; 1 drivers
v0x1b21b40_0 .net *"_s12", 0 0, L_0x1b25990; 1 drivers
v0x1b21be0_0 .net *"_s128", 0 0, L_0x1b33440; 1 drivers
v0x1b21c80_0 .net *"_s134", 0 0, L_0x1b33530; 1 drivers
v0x1b21d20_0 .net *"_s14", 0 0, L_0x1b259f0; 1 drivers
v0x1b221f0_0 .net *"_s16", 0 0, L_0x1b25aa0; 1 drivers
v0x1b21e80_0 .net *"_s28", 0 0, L_0x1b260b0; 1 drivers
v0x1b21f20_0 .net *"_s30", 0 0, L_0x1b26200; 1 drivers
v0x1b21fc0_0 .net *"_s32", 0 0, L_0x1b262f0; 1 drivers
v0x1b22060_0 .net *"_s36", 0 0, L_0x1b263c0; 1 drivers
v0x1b22100_0 .net *"_s38", 0 0, L_0x1b264a0; 1 drivers
v0x1b22610_0 .net *"_s4", 0 0, L_0x1b25610; 1 drivers
v0x1b22270_0 .net *"_s40", 0 0, L_0x1b26540; 1 drivers
v0x1b22310_0 .net *"_s42", 0 0, L_0x1b265f0; 1 drivers
v0x1b223b0_0 .net *"_s44", 0 0, L_0x1b1e270; 1 drivers
v0x1b22450_0 .net *"_s46", 0 0, L_0x1b26880; 1 drivers
v0x1b224f0_0 .net *"_s48", 0 0, L_0x1b26980; 1 drivers
v0x1b22590_0 .net *"_s56", 0 0, L_0x1b26a30; 1 drivers
v0x1b22a70_0 .net *"_s58", 0 0, L_0x1b26cd0; 1 drivers
v0x1b22af0_0 .net *"_s6", 0 0, L_0x1b25750; 1 drivers
v0x1b22690_0 .net *"_s62", 0 0, L_0x1b26ed0; 1 drivers
v0x1b22730_0 .net *"_s64", 0 0, L_0x1b23e60; 1 drivers
v0x1b227d0_0 .net *"_s66", 0 0, L_0x1b26dc0; 1 drivers
v0x1b22870_0 .net *"_s68", 0 0, L_0x1b272b0; 1 drivers
v0x1b22910_0 .net *"_s70", 0 0, L_0x1b27420; 1 drivers
v0x1b229b0_0 .net *"_s72", 0 0, L_0x1b27190; 1 drivers
v0x1b22f90_0 .net *"_s76", 0 0, L_0x1b27520; 1 drivers
v0x1b23010_0 .net *"_s78", 0 0, L_0x1b27580; 1 drivers
v0x1b22b70_0 .net *"_s8", 0 0, L_0x1b257b0; 1 drivers
v0x1b22c10_0 .net *"_s80", 0 0, L_0x1b27700; 1 drivers
v0x1b22cb0_0 .net *"_s82", 0 0, L_0x1b27760; 1 drivers
v0x1b22d50_0 .net *"_s90", 0 0, L_0x1b27a30; 1 drivers
v0x1b22df0_0 .net *"_s92", 0 0, L_0x1b27d00; 1 drivers
v0x1b22e90_0 .net "clk", 0 0, v0x1b23250_0; 1 drivers
v0x1b22f10_0 .net "halt", 0 0, L_0x1b23bd0; 1 drivers
v0x1b234f0_0 .alias "hlt", 0 0, v0x1b232d0_0;
v0x1b23090_0 .alias "pc", 15 0, v0x1b231b0_0;
v0x1b23130_0 .net "rst_n", 0 0, v0x1b23350_0; 1 drivers
L_0x1b257b0 .cmp/eq 4, L_0x1b42ab0, v0x1af6010_0;
L_0x1b25aa0 .cmp/eq 4, L_0x1b42ab0, v0x1af3630_0;
L_0x1b25d40 .functor MUXZ 16, v0x1b11170_0, L_0x1b42b10, L_0x1b258e0, C4<>;
L_0x1b25f10 .functor MUXZ 16, v0x1b11350_0, L_0x1b42b10, L_0x1b1ff40, C4<>;
L_0x1b264a0 .cmp/eq 4, v0x1af6010_0, v0x1aea630_0;
L_0x1b265f0 .cmp/eq 4, v0x1af3630_0, v0x1aea630_0;
L_0x1b26ed0 .cmp/eq 4, v0x1af6010_0, v0x1aea630_0;
L_0x1b26dc0 .cmp/eq 4, v0x1af3630_0, v0x1aea630_0;
S_0x1b188c0 .scope module, "fetch_stage" "IF" 3 141, 4 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b189b8 .param/l "PC_WIDTH" 4 2, +C4<010000>;
L_0x1b282f0 .functor NOT 1, L_0x1b26b70, C4<0>, C4<0>, C4<0>;
L_0x1b29090 .functor NOT 1, L_0x1b23bd0, C4<0>, C4<0>, C4<0>;
L_0x1b29140 .functor NOT 1, L_0x1b23bd0, C4<0>, C4<0>, C4<0>;
L_0x1b291a0 .functor NOT 1, L_0x1b28a50, C4<0>, C4<0>, C4<0>;
L_0x1b29200 .functor AND 1, L_0x1b29140, L_0x1b291a0, C4<1>, C4<1>;
v0x1b1a990_0 .alias "EX_IF_b_or_j", 0 0, v0x1b1d6b0_0;
v0x1b1aa40_0 .alias "EX_IF_target_PC", 15 0, v0x1b1d7d0_0;
v0x1b1aaf0_0 .net "ICache_hit", 0 0, L_0x1b28a50; 1 drivers
v0x1b1aba0_0 .alias "ICache_line_addr", 13 0, v0x1b1e630_0;
v0x1b1ac50_0 .alias "ICache_line_refill", 0 0, v0x1b1e440_0;
v0x1b1ad20_0 .alias "ICache_line_refill_data", 63 0, v0x1b1e7a0_0;
v0x1b1ae30_0 .alias "ICache_miss", 0 0, v0x1b1e6b0_0;
v0x1b1aeb0_0 .net "ICache_read_data", 63 0, L_0x1b28eb0; 1 drivers
v0x1b1af80_0 .alias "IF_ID_PC_plus_1", 15 0, v0x1b20b60_0;
v0x1b1b050_0 .alias "IF_ID_instruction", 15 0, v0x1b21240_0;
v0x1b1b0d0_0 .net "IF_ID_instruction_from_cache", 15 0, L_0x1b2a470; 1 drivers
v0x1b1b150_0 .net "IF_ID_instruction_from_mem", 15 0, L_0x1b2b7c0; 1 drivers
v0x1b1b1d0_0 .net "PC", 15 0, v0x1b1a460_0; 1 drivers
v0x1b1b250_0 .net "PC_next", 15 0, L_0x1b28080; 1 drivers
v0x1b1b350_0 .alias "PC_stall", 0 0, v0x1b21840_0;
v0x1b1b3d0_0 .net *"_s0", 15 0, C4<0000000000000001>; 1 drivers
v0x1b1b2d0_0 .net *"_s100", 15 0, L_0x1b2b470; 1 drivers
v0x1b1b4e0_0 .net *"_s102", 15 0, L_0x1b2b630; 1 drivers
v0x1b1b450_0 .net *"_s16", 0 0, L_0x1b29140; 1 drivers
v0x1b1b600_0 .net *"_s18", 0 0, L_0x1b291a0; 1 drivers
v0x1b1b560_0 .net *"_s23", 1 0, L_0x1b29340; 1 drivers
v0x1b1b730_0 .net *"_s24", 1 0, C4<00>; 1 drivers
v0x1b1b680_0 .net *"_s26", 0 0, L_0x1b293e0; 1 drivers
v0x1b1b870_0 .net *"_s29", 15 0, L_0x1b29520; 1 drivers
v0x1b1b7b0_0 .net *"_s31", 1 0, L_0x1b295c0; 1 drivers
v0x1b1b9c0_0 .net *"_s32", 1 0, C4<01>; 1 drivers
v0x1b1b8f0_0 .net *"_s34", 0 0, L_0x1b29700; 1 drivers
v0x1b1bb20_0 .net *"_s37", 15 0, L_0x1b29840; 1 drivers
v0x1b1ba40_0 .net *"_s39", 1 0, L_0x1b299d0; 1 drivers
v0x1b1bc90_0 .net *"_s40", 1 0, C4<10>; 1 drivers
v0x1b1bba0_0 .net *"_s42", 0 0, L_0x1b29b80; 1 drivers
v0x1b1be10_0 .net *"_s45", 15 0, L_0x1b29c20; 1 drivers
v0x1b1bd10_0 .net *"_s47", 1 0, L_0x1b29cc0; 1 drivers
v0x1b1bfa0_0 .net *"_s48", 1 0, C4<11>; 1 drivers
v0x1b1be90_0 .net *"_s50", 0 0, L_0x1b29d60; 1 drivers
v0x1b1c140_0 .net *"_s53", 15 0, L_0x1b29e00; 1 drivers
v0x1b1c020_0 .net *"_s54", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0x1b1c0c0_0 .net *"_s56", 15 0, L_0x1b29f70; 1 drivers
v0x1b1c300_0 .net *"_s58", 15 0, L_0x1b2a100; 1 drivers
v0x1b1c380_0 .net *"_s60", 15 0, L_0x1b2a2e0; 1 drivers
v0x1b1c1c0_0 .net *"_s65", 1 0, L_0x1b2a610; 1 drivers
v0x1b1c260_0 .net *"_s66", 1 0, C4<00>; 1 drivers
v0x1b1c560_0 .net *"_s68", 0 0, L_0x1b2a6b0; 1 drivers
v0x1b1c5e0_0 .net *"_s71", 15 0, L_0x1b2a510; 1 drivers
v0x1b1c400_0 .net *"_s73", 1 0, L_0x1b2a940; 1 drivers
v0x1b1c4a0_0 .net *"_s74", 1 0, C4<01>; 1 drivers
v0x1b1c7e0_0 .net *"_s76", 0 0, L_0x1b2aab0; 1 drivers
v0x1b1c860_0 .net *"_s79", 15 0, L_0x1b2ab50; 1 drivers
v0x1b1c660_0 .net *"_s81", 1 0, L_0x1b2a9e0; 1 drivers
v0x1b1c700_0 .net *"_s82", 1 0, C4<10>; 1 drivers
v0x1b1ca80_0 .net *"_s84", 0 0, L_0x1b2ad10; 1 drivers
v0x1b1cb00_0 .net *"_s87", 15 0, L_0x1b2abf0; 1 drivers
v0x1b1c8e0_0 .net *"_s89", 1 0, L_0x1b2af40; 1 drivers
v0x1b1c980_0 .net *"_s9", 13 0, L_0x1b28350; 1 drivers
v0x1b1cd40_0 .net *"_s90", 1 0, C4<11>; 1 drivers
v0x1b1cdc0_0 .net *"_s92", 0 0, L_0x1b2ae50; 1 drivers
v0x1b1cb80_0 .net *"_s95", 15 0, L_0x1b2b130; 1 drivers
v0x1b1cc00_0 .net *"_s96", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0x1b1cca0_0 .net *"_s98", 15 0, L_0x1b2b2e0; 1 drivers
v0x1b1d020_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b1ce40_0 .alias "halt", 0 0, v0x1b22f10_0;
v0x1b1cf10_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b27f50 .arith/sum 16, v0x1b1a460_0, C4<0000000000000001>;
L_0x1b28080 .functor MUXZ 16, L_0x1b27f50, L_0x1b39230, L_0x1b39330, C4<>;
L_0x1b28350 .part v0x1b1a460_0, 2, 14;
L_0x1b283f0 .concat [ 14 0 0 0], L_0x1b28350;
L_0x1b29340 .part v0x1b1a460_0, 0, 2;
L_0x1b293e0 .cmp/eq 2, L_0x1b29340, C4<00>;
L_0x1b29520 .part L_0x1b28eb0, 0, 16;
L_0x1b295c0 .part v0x1b1a460_0, 0, 2;
L_0x1b29700 .cmp/eq 2, L_0x1b295c0, C4<01>;
L_0x1b29840 .part L_0x1b28eb0, 16, 16;
L_0x1b299d0 .part v0x1b1a460_0, 0, 2;
L_0x1b29b80 .cmp/eq 2, L_0x1b299d0, C4<10>;
L_0x1b29c20 .part L_0x1b28eb0, 32, 16;
L_0x1b29cc0 .part v0x1b1a460_0, 0, 2;
L_0x1b29d60 .cmp/eq 2, L_0x1b29cc0, C4<11>;
L_0x1b29e00 .part L_0x1b28eb0, 48, 16;
L_0x1b29f70 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0x1b29e00, L_0x1b29d60, C4<>;
L_0x1b2a100 .functor MUXZ 16, L_0x1b29f70, L_0x1b29c20, L_0x1b29b80, C4<>;
L_0x1b2a2e0 .functor MUXZ 16, L_0x1b2a100, L_0x1b29840, L_0x1b29700, C4<>;
L_0x1b2a470 .functor MUXZ 16, L_0x1b2a2e0, L_0x1b29520, L_0x1b293e0, C4<>;
L_0x1b2a610 .part v0x1b1a460_0, 0, 2;
L_0x1b2a6b0 .cmp/eq 2, L_0x1b2a610, C4<00>;
L_0x1b2a510 .part v0x19c1790_0, 0, 16;
L_0x1b2a940 .part v0x1b1a460_0, 0, 2;
L_0x1b2aab0 .cmp/eq 2, L_0x1b2a940, C4<01>;
L_0x1b2ab50 .part v0x19c1790_0, 16, 16;
L_0x1b2a9e0 .part v0x1b1a460_0, 0, 2;
L_0x1b2ad10 .cmp/eq 2, L_0x1b2a9e0, C4<10>;
L_0x1b2abf0 .part v0x19c1790_0, 32, 16;
L_0x1b2af40 .part v0x1b1a460_0, 0, 2;
L_0x1b2ae50 .cmp/eq 2, L_0x1b2af40, C4<11>;
L_0x1b2b130 .part v0x19c1790_0, 48, 16;
L_0x1b2b2e0 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0x1b2b130, L_0x1b2ae50, C4<>;
L_0x1b2b470 .functor MUXZ 16, L_0x1b2b2e0, L_0x1b2abf0, L_0x1b2ad10, C4<>;
L_0x1b2b630 .functor MUXZ 16, L_0x1b2b470, L_0x1b2ab50, L_0x1b2aab0, C4<>;
L_0x1b2b7c0 .functor MUXZ 16, L_0x1b2b630, L_0x1b2a510, L_0x1b2a6b0, C4<>;
L_0x1b2b990 .functor MUXZ 16, L_0x1b2a470, L_0x1b2b7c0, v0x19c1710_0, C4<>;
S_0x1b19d30 .scope module, "PC_reg" "dff_en" 4 20, 5 1, S_0x1b188c0;
 .timescale 0 0;
P_0x1b19e28 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1b19e50 .param/l "NO_RESET" 5 3, +C4<0>;
P_0x1b19e78 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1b1a5b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b1a630_0 .alias "d", 15 0, v0x1b1b250_0;
v0x1b1a6d0_0 .net "en", 0 0, L_0x1b282f0; 1 drivers
v0x1b1a770_0 .alias "q", 15 0, v0x1b1b1d0_0;
v0x1b1a850_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b1a8d0_0 .net "tmp", 15 0, L_0x1b28170; 1 drivers
L_0x1b28170 .functor MUXZ 16, v0x1b1a460_0, L_0x1b28080, L_0x1b282f0, C4<>;
S_0x1b19fb0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b19d30;
 .timescale 0 0;
P_0x1b1a0a8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1b1a0d0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b1a0f8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1b1a340_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b1a3c0_0 .alias "d", 15 0, v0x1b1a8d0_0;
v0x1b1a460_0 .var "q", 15 0;
v0x1b1a500_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b1a250 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b19fb0;
 .timescale 0 0;
S_0x1b18a30 .scope module, "ICache" "cache" 4 24, 7 1, S_0x1b188c0;
 .timescale 0 0;
L_0x1b28520 .functor AND 1, v0x19c1710_0, v0x1b19aa0_0, C4<1>, C4<1>;
L_0x1b28800 .functor OR 1, L_0x1b29090, v0x19c1710_0, C4<0>, C4<0>;
L_0x1b28860 .functor AND 1, L_0x1b286c0, L_0x1b28800, C4<1>, C4<1>;
L_0x1b28e00 .functor AND 1, L_0x1b28c30, L_0x1b28cd0, C4<1>, C4<1>;
v0x1b18bc0_0 .net *"_s10", 0 0, L_0x1b28860; 1 drivers
v0x1b18c80_0 .net *"_s13", 0 0, L_0x1b28960; 1 drivers
v0x1b18d20_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x1b18dc0_0 .net *"_s19", 0 0, L_0x1b28c30; 1 drivers
v0x1b18e70_0 .net *"_s21", 0 0, L_0x1b28cd0; 1 drivers
v0x1b18f10_0 .net *"_s3", 7 0, L_0x1b28580; 1 drivers
v0x1b18ff0_0 .net *"_s5", 7 0, L_0x1b28620; 1 drivers
v0x1b19090_0 .net *"_s6", 0 0, L_0x1b286c0; 1 drivers
v0x1b19180_0 .net *"_s8", 0 0, L_0x1b28800; 1 drivers
v0x1b19220_0 .alias "addr", 13 0, v0x1b1e630_0;
v0x1b19300_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b19380_0 .net "dirty", 0 0, L_0x1b28e00; 1 drivers
v0x1b19470_0 .alias "hit", 0 0, v0x1b1aaf0_0;
v0x1b19510_0 .var "line", 73 0;
v0x1b19630 .array "mem", 63 0, 73 0;
v0x1b196b0_0 .alias "rd_data", 63 0, v0x1b1aeb0_0;
v0x1b19590_0 .net "re", 0 0, L_0x1b29090; 1 drivers
v0x1b19800_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b19730_0 .net "tag_out", 7 0, L_0x1b28ff0; 1 drivers
v0x1b19940_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x1b198a0_0 .alias "we", 0 0, v0x1b1e440_0;
v0x1b19aa0_0 .var "we_del", 0 0;
v0x1b199c0_0 .net "we_filt", 0 0, L_0x1b28520; 1 drivers
v0x1b19be0_0 .alias "wr_data", 63 0, v0x1b1e7a0_0;
v0x1b19b50_0 .var "x", 6 0;
E_0x1b18720 .event edge, v0x19c1690_0, v0x1b19590_0, v0x19ca4f0_0;
E_0x1b18b20/0 .event edge, v0x1b199c0_0, v0x19ca4f0_0;
E_0x1b18b20/1 .event negedge, v0x193d750_0;
E_0x1b18b20 .event/or E_0x1b18b20/0, E_0x1b18b20/1;
E_0x1b18b70 .event edge, v0x19c1710_0;
L_0x1b28580 .part v0x1b19510_0, 64, 8;
L_0x1b28620 .part L_0x1b283f0, 6, 8;
L_0x1b286c0 .cmp/eq 8, L_0x1b28580, L_0x1b28620;
L_0x1b28960 .part v0x1b19510_0, 73, 1;
L_0x1b28a50 .functor MUXZ 1, C4<0>, L_0x1b28960, L_0x1b28860, C4<>;
L_0x1b28c30 .part v0x1b19510_0, 73, 1;
L_0x1b28cd0 .part v0x1b19510_0, 72, 1;
L_0x1b28eb0 .part v0x1b19510_0, 0, 64;
L_0x1b28ff0 .part v0x1b19510_0, 64, 8;
S_0x1b17400 .scope module, "IF_ID_PC_plus_1_reg" "dff_en_clear" 3 143, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b174f8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1b17520 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b17548 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b17570 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b17598 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1b18520_0 .net "clear", 0 0, L_0x1b27e10; 1 drivers
v0x1b185a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b18620_0 .alias "d", 15 0, v0x1b20b60_0;
v0x1b186a0_0 .net "en", 0 0, L_0x1b29970; 1 drivers
v0x1b18780_0 .alias "q", 15 0, v0x1b20be0_0;
v0x1b18800_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b17820 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b17400;
 .timescale 0 0;
S_0x1b17910 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b17820;
 .timescale 0 0;
P_0x1b17a08 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1b17a30 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b17a58 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1b18190_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b18210_0 .alias "d", 15 0, v0x1b20b60_0;
v0x1b18290_0 .alias "en", 0 0, v0x1b186a0_0;
v0x1b18330_0 .alias "q", 15 0, v0x1b20be0_0;
v0x1b183e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b18460_0 .net "tmp", 15 0, L_0x1b2bad0; 1 drivers
L_0x1b2bad0 .functor MUXZ 16, v0x1b18060_0, L_0x1b27f50, L_0x1b29970, C4<>;
S_0x1b17bb0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b17910;
 .timescale 0 0;
P_0x1b17ca8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1b17cd0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b17cf8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1b17f40_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b17fc0_0 .alias "d", 15 0, v0x1b18460_0;
v0x1b18060_0 .var "q", 15 0;
v0x1b180e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b17e50 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b17bb0;
 .timescale 0 0;
S_0x1b15af0 .scope module, "IF_ID_instruction_reg" "dff_en_clear" 3 144, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b15be8 .param/l "DEFAULT_VALUE" 8 6, C4<1010000000000000>;
P_0x1b15c10 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b15c38 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b15c60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b15c88 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1b17060_0 .net "clear", 0 0, L_0x1b2bc10; 1 drivers
v0x1b17110_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b17190_0 .alias "d", 15 0, v0x1b21240_0;
v0x1b17210_0 .net "en", 0 0, L_0x1b2c020; 1 drivers
v0x1b172c0_0 .alias "q", 15 0, v0x1b212c0_0;
v0x1b17340_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b2bd60 .functor MUXZ 16, v0x1b16a70_0, L_0x1b2b990, L_0x1b2c020, C4<>;
S_0x1b163e0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b15af0;
 .timescale 0 0;
v0x1b16fe0_0 .net "tmp", 15 0, L_0x1b2bd60; 1 drivers
S_0x1b164d0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b163e0;
 .timescale 0 0;
P_0x1b15e78 .param/l "DEFAULT_VALUE" 9 4, C4<1010000000000000>;
P_0x1b15ea0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b15ec8 .param/l "WIDTH" 9 2, +C4<010000>;
v0x1b16bd0_0 .net *"_s0", 15 0, C4<1010000000000000>; 1 drivers
v0x1b16c50_0 .alias "clear", 0 0, v0x1b17060_0;
v0x1b16cf0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b16d70_0 .alias "d", 15 0, v0x1b16fe0_0;
v0x1b16e20_0 .alias "q", 15 0, v0x1b212c0_0;
v0x1b16ea0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b16f60_0 .net "tmp", 15 0, L_0x1b2bee0; 1 drivers
L_0x1b2bee0 .functor MUXZ 16, L_0x1b2bd60, C4<1010000000000000>, L_0x1b2bc10, C4<>;
S_0x1b165c0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b164d0;
 .timescale 0 0;
P_0x1b166b8 .param/l "DEFAULT_VALUE" 6 4, C4<1010000000000000>;
P_0x1b166e0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b16708 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1b16950_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b169d0_0 .alias "d", 15 0, v0x1b16f60_0;
v0x1b16a70_0 .var "q", 15 0;
v0x1b16b20_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b16860 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b165c0;
 .timescale 0 0;
S_0x1b0ecc0 .scope module, "decode_stage" "ID" 3 146, 10 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b0edb8 .param/l "PC_WIDTH" 10 2, +C4<010000>;
P_0x1b0ede0 .param/l "SINGLE_CYCLE" 10 3, +C4<0>;
P_0x1b0ee08 .param/l "alu_ADD" 11 1, C4<000>;
P_0x1b0ee30 .param/l "alu_AND" 11 2, C4<001>;
P_0x1b0ee58 .param/l "alu_LHB" 11 7, C4<110>;
P_0x1b0ee80 .param/l "alu_LLB" 11 8, C4<111>;
P_0x1b0eea8 .param/l "alu_NOR" 11 3, C4<010>;
P_0x1b0eed0 .param/l "alu_SLL" 11 4, C4<011>;
P_0x1b0eef8 .param/l "alu_SRA" 11 6, C4<101>;
P_0x1b0ef20 .param/l "alu_SRL" 11 5, C4<100>;
P_0x1b0ef48 .param/l "instr_ADD" 12 1, C4<0000>;
P_0x1b0ef70 .param/l "instr_ADDZ" 12 2, C4<0001>;
P_0x1b0ef98 .param/l "instr_AND" 12 4, C4<0011>;
P_0x1b0efc0 .param/l "instr_B" 12 13, C4<1100>;
P_0x1b0efe8 .param/l "instr_HLT" 12 16, C4<1111>;
P_0x1b0f010 .param/l "instr_JAL" 12 14, C4<1101>;
P_0x1b0f038 .param/l "instr_JR" 12 15, C4<1110>;
P_0x1b0f060 .param/l "instr_LHB" 12 11, C4<1010>;
P_0x1b0f088 .param/l "instr_LLB" 12 12, C4<1011>;
P_0x1b0f0b0 .param/l "instr_LW" 12 9, C4<1000>;
P_0x1b0f0d8 .param/l "instr_NOR" 12 5, C4<0100>;
P_0x1b0f100 .param/l "instr_SLL" 12 6, C4<0101>;
P_0x1b0f128 .param/l "instr_SRA" 12 8, C4<0111>;
P_0x1b0f150 .param/l "instr_SRL" 12 7, C4<0110>;
P_0x1b0f178 .param/l "instr_SUB" 12 3, C4<0010>;
P_0x1b0f1a0 .param/l "instr_SW" 12 10, C4<1001>;
L_0x1b2cea0 .functor BUFZ 1, L_0x1b30120, C4<0>, C4<0>, C4<0>;
L_0x1b2fff0 .functor BUFZ 1, L_0x1b2c7b0, C4<0>, C4<0>, C4<0>;
L_0x1b303a0 .functor OR 1, L_0x1b2c450, L_0x1b2c870, C4<0>, C4<0>;
L_0x1b304a0 .functor OR 1, L_0x1b303a0, L_0x1b2c7b0, C4<0>, C4<0>;
L_0x1b30550 .functor OR 1, L_0x1b304a0, L_0x1b2d110, C4<0>, C4<0>;
L_0x1b30650 .functor OR 1, L_0x1b30550, L_0x1b2d070, C4<0>, C4<0>;
L_0x1b30750 .functor OR 1, L_0x1b30650, L_0x1b2d420, C4<0>, C4<0>;
L_0x1b30850 .functor OR 1, L_0x1b30750, L_0x1b2d820, C4<0>, C4<0>;
L_0x1b309a0 .functor OR 1, L_0x1b30850, L_0x1b2dc90, C4<0>, C4<0>;
L_0x1b30aa0 .functor OR 1, L_0x1b2c450, L_0x1b2c870, C4<0>, C4<0>;
L_0x1b30b60 .functor OR 1, L_0x1b30aa0, L_0x1b2c7b0, C4<0>, C4<0>;
L_0x1b30c50 .functor OR 1, L_0x1b2c450, L_0x1b2c870, C4<0>, C4<0>;
L_0x1b30b00 .functor OR 1, L_0x1b30c50, L_0x1b2c7b0, C4<0>, C4<0>;
L_0x1b30dd0 .functor OR 1, L_0x1b2e490, L_0x1b2f5a0, C4<0>, C4<0>;
L_0x1b30e30 .functor OR 1, L_0x1b30dd0, L_0x1b2ed80, C4<0>, C4<0>;
L_0x1b30f30 .functor OR 1, L_0x1b30e30, L_0x1b30120, C4<0>, C4<0>;
L_0x1b119b0 .functor NOT 1, L_0x1b30f30, C4<0>, C4<0>, C4<0>;
L_0x1b1bf30 .functor AND 1, L_0x1b119b0, L_0x1b31070, C4<1>, C4<1>;
L_0x1b26350 .functor BUFZ 1, L_0x1b2c870, C4<0>, C4<0>, C4<0>;
L_0x1b30210 .functor AND 1, L_0x1b2dff0, L_0x1b31240, C4<1>, C4<1>;
L_0x1b311a0 .functor BUFZ 1, L_0x1b2e490, C4<0>, C4<0>, C4<0>;
L_0x1b31480 .functor BUFZ 16, v0x1b103f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b31570 .functor BUFZ 1, L_0x1b2f5a0, C4<0>, C4<0>, C4<0>;
L_0x1b31700 .functor BUFZ 1, L_0x1b2f910, C4<0>, C4<0>, C4<0>;
L_0x1b302c0 .functor BUFZ 1, L_0x1b2ed80, C4<0>, C4<0>, C4<0>;
L_0x1b30320 .functor OR 1, L_0x1b2f150, L_0x1b2f5a0, C4<0>, C4<0>;
L_0x1b31760 .functor OR 1, L_0x1b30320, L_0x1b2f910, C4<0>, C4<0>;
L_0x1b317c0 .functor OR 1, L_0x1b31760, L_0x1b30120, C4<0>, C4<0>;
L_0x1b31910 .functor NOT 1, L_0x1b317c0, C4<0>, C4<0>, C4<0>;
L_0x1b31970 .functor BUFZ 4, v0x1b15820_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b31ad0 .functor OR 1, L_0x1b2c450, L_0x1b2c870, C4<0>, C4<0>;
L_0x1b31b30 .functor OR 1, L_0x1b31ad0, L_0x1b2c7b0, C4<0>, C4<0>;
L_0x1b31c50 .functor OR 1, L_0x1b31b30, L_0x1b2d110, C4<0>, C4<0>;
L_0x1b31eb0 .functor OR 1, L_0x1b31c50, L_0x1b2d070, C4<0>, C4<0>;
L_0x1b31da0 .functor BUFZ 4, v0x1b15920_0, C4<0000>, C4<0000>, C4<0000>;
v0x1b107c0_0 .net "ADD", 0 0, L_0x1b2c450; 1 drivers
v0x1b10860_0 .net "ADDZ", 0 0, L_0x1b2c870; 1 drivers
v0x1b10900_0 .net "AND", 0 0, L_0x1b2d110; 1 drivers
v0x1b109a0_0 .net "B", 0 0, L_0x1b2f5a0; 1 drivers
v0x1b10a50_0 .alias "Global_halt", 0 0, v0x1b22f10_0;
v0x1b10b00_0 .net "HLT", 0 0, L_0x1b30120; 1 drivers
v0x1b10b80_0 .var "ID_EX_alu_op_sel", 2 0;
v0x1b10c00_0 .alias "ID_EX_branch", 0 0, v0x1b1ec60_0;
v0x1b10cd0_0 .alias "ID_EX_branch_cond", 2 0, v0x1b1e8a0_0;
v0x1b10da0_0 .alias "ID_EX_jal", 0 0, v0x1b1ed80_0;
v0x1b10e20_0 .alias "ID_EX_jr", 0 0, v0x1b1f0f0_0;
v0x1b10ea0_0 .alias "ID_EX_mem_read", 0 0, v0x1b1f2d0_0;
v0x1b10fc0_0 .alias "ID_EX_mem_write", 0 0, v0x1b1f4c0_0;
v0x1b11070_0 .alias "ID_EX_mem_write_data", 15 0, v0x1b1f3d0_0;
v0x1b11170_0 .var "ID_EX_operand0", 15 0;
v0x1b111f0_0 .alias "ID_EX_operand0_is_reg", 0 0, v0x1b1fa00_0;
v0x1b110f0_0 .alias "ID_EX_operand0_reg_sel", 3 0, v0x1b1f8d0_0;
v0x1b11350_0 .var "ID_EX_operand1", 15 0;
v0x1b11270_0 .alias "ID_EX_operand1_is_reg", 0 0, v0x1b1fec0_0;
v0x1b11470_0 .alias "ID_EX_operand1_reg_sel", 3 0, v0x1b1fdd0_0;
v0x1b115a0_0 .alias "ID_EX_subtract", 0 0, v0x1b20050_0;
v0x1b11620_0 .alias "ID_EX_update_N", 0 0, v0x1b20490_0;
v0x1b114f0_0 .alias "ID_EX_update_V", 0 0, v0x1b202e0_0;
v0x1b11760_0 .alias "ID_EX_update_Z", 0 0, v0x1b207f0_0;
v0x1b116a0_0 .alias "ID_EX_writeback", 0 0, v0x1b20620_0;
v0x1b118b0_0 .var "ID_EX_writeback_dest", 3 0;
v0x1b11830_0 .alias "ID_EX_writeback_iff_Z", 0 0, v0x1b20900_0;
v0x1b11a60_0 .alias "ID_halt", 0 0, v0x1b20f00_0;
v0x1b11930_0 .alias "IF_ID_PC_plus_1", 15 0, v0x1b20be0_0;
v0x1b11bd0_0 .alias "IF_ID_instruction", 15 0, v0x1b212c0_0;
v0x1b11ae0_0 .net "JAL", 0 0, L_0x1b2f910; 1 drivers
v0x1b11d50_0 .net "JR", 0 0, L_0x1b2ed80; 1 drivers
v0x1b11c50_0 .net "LHB", 0 0, L_0x1b2e800; 1 drivers
v0x1b11cd0_0 .net "LLB", 0 0, L_0x1b2f150; 1 drivers
v0x1b11ef0_0 .net "LW", 0 0, L_0x1b2dff0; 1 drivers
v0x1b11f70_0 .net "NOR", 0 0, L_0x1b2d070; 1 drivers
v0x1b11dd0_0 .net "SLL", 0 0, L_0x1b2d420; 1 drivers
v0x1b11e70_0 .net "SRA", 0 0, L_0x1b2dc90; 1 drivers
v0x1b12130_0 .net "SRL", 0 0, L_0x1b2d820; 1 drivers
v0x1b121b0_0 .net "SUB", 0 0, L_0x1b2c7b0; 1 drivers
v0x1b11ff0_0 .net "SW", 0 0, L_0x1b2e490; 1 drivers
v0x1b12090_0 .alias "WB_ID_reg_write", 0 0, v0x1b219c0_0;
v0x1b12390_0 .alias "WB_ID_reg_write_data", 15 0, v0x1b21e00_0;
v0x1b12460_0 .alias "WB_ID_reg_write_dest", 3 0, v0x1b21ac0_0;
v0x1b12280_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v0x1b12300_0 .net *"_s100", 4 0, C4<01001>; 1 drivers
v0x1b12660_0 .net *"_s105", 3 0, L_0x1b2e670; 1 drivers
v0x1b12700_0 .net *"_s106", 4 0, L_0x1b2ca40; 1 drivers
v0x1b12500_0 .net *"_s109", 0 0, C4<0>; 1 drivers
v0x1b125a0_0 .net *"_s110", 4 0, C4<01010>; 1 drivers
v0x1b12920_0 .net *"_s115", 3 0, L_0x1b2ef00; 1 drivers
v0x1b129a0_0 .net *"_s116", 4 0, L_0x1b2eca0; 1 drivers
v0x1b127a0_0 .net *"_s119", 0 0, C4<0>; 1 drivers
v0x1b12840_0 .net *"_s120", 4 0, C4<01011>; 1 drivers
v0x1b12be0_0 .net *"_s125", 3 0, L_0x1b2efa0; 1 drivers
v0x1b12c60_0 .net *"_s126", 4 0, L_0x1b2f3c0; 1 drivers
v0x1b12a20_0 .net *"_s129", 0 0, C4<0>; 1 drivers
v0x1b12ac0_0 .net *"_s130", 4 0, C4<01100>; 1 drivers
v0x1b12b60_0 .net *"_s135", 3 0, L_0x1b2f690; 1 drivers
v0x1b12ee0_0 .net *"_s136", 4 0, L_0x1b2f460; 1 drivers
v0x1b12d00_0 .net *"_s139", 0 0, C4<0>; 1 drivers
v0x1b12da0_0 .net *"_s140", 4 0, C4<01101>; 1 drivers
v0x1b12e40_0 .net *"_s145", 3 0, L_0x1b2f730; 1 drivers
v0x1b13180_0 .net *"_s146", 4 0, L_0x1b2f7d0; 1 drivers
v0x1b12f80_0 .net *"_s149", 0 0, C4<0>; 1 drivers
v0x1b13020_0 .net *"_s15", 3 0, L_0x1b2c590; 1 drivers
v0x1b130c0_0 .net *"_s150", 4 0, C4<01110>; 1 drivers
v0x1b13420_0 .net *"_s155", 3 0, L_0x1b2ff00; 1 drivers
v0x1b13220_0 .net *"_s156", 4 0, L_0x1b2fc00; 1 drivers
v0x1b132c0_0 .net *"_s159", 0 0, C4<0>; 1 drivers
v0x1b13360_0 .net *"_s16", 4 0, L_0x1b2c630; 1 drivers
v0x1b136e0_0 .net *"_s160", 4 0, C4<01111>; 1 drivers
v0x1b134a0_0 .net *"_s168", 0 0, L_0x1b303a0; 1 drivers
v0x1b13540_0 .net *"_s170", 0 0, L_0x1b304a0; 1 drivers
v0x1b135e0_0 .net *"_s172", 0 0, L_0x1b30550; 1 drivers
v0x1b139c0_0 .net *"_s174", 0 0, L_0x1b30650; 1 drivers
v0x1b13760_0 .net *"_s176", 0 0, L_0x1b30750; 1 drivers
v0x1b13800_0 .net *"_s178", 0 0, L_0x1b30850; 1 drivers
v0x1b138a0_0 .net *"_s182", 0 0, L_0x1b30aa0; 1 drivers
v0x1b13940_0 .net *"_s186", 0 0, L_0x1b30c50; 1 drivers
v0x1b13cd0_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x1b13d50_0 .net *"_s190", 0 0, L_0x1b30dd0; 1 drivers
v0x1b13a60_0 .net *"_s192", 0 0, L_0x1b30e30; 1 drivers
v0x1b13b00_0 .net *"_s194", 0 0, L_0x1b30f30; 1 drivers
v0x1b13ba0_0 .net *"_s196", 0 0, L_0x1b119b0; 1 drivers
v0x1b13c40_0 .net *"_s199", 0 0, L_0x1b31070; 1 drivers
v0x1b140b0_0 .net *"_s20", 4 0, C4<00001>; 1 drivers
v0x1b14150_0 .net *"_s205", 0 0, L_0x1b31240; 1 drivers
v0x1b13df0_0 .net *"_s220", 0 0, L_0x1b30320; 1 drivers
v0x1b13e90_0 .net *"_s222", 0 0, L_0x1b31760; 1 drivers
v0x1b13f30_0 .net *"_s224", 0 0, L_0x1b317c0; 1 drivers
v0x1b13fd0_0 .net *"_s230", 0 0, L_0x1b31ad0; 1 drivers
v0x1b144c0_0 .net *"_s232", 0 0, L_0x1b31b30; 1 drivers
v0x1b14540_0 .net *"_s234", 0 0, L_0x1b31c50; 1 drivers
v0x1b141f0_0 .net *"_s25", 3 0, L_0x1b2c9a0; 1 drivers
v0x1b14290_0 .net *"_s26", 4 0, L_0x1b2cb50; 1 drivers
v0x1b14330_0 .net *"_s29", 0 0, C4<0>; 1 drivers
v0x1b143d0_0 .net *"_s30", 4 0, C4<00010>; 1 drivers
v0x1b148e0_0 .net *"_s35", 3 0, L_0x1b2ce00; 1 drivers
v0x1b14960_0 .net *"_s36", 4 0, L_0x1b2cf00; 1 drivers
v0x1b145c0_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v0x1b14660_0 .net *"_s40", 4 0, C4<00011>; 1 drivers
v0x1b14700_0 .net *"_s45", 3 0, L_0x1b2d200; 1 drivers
v0x1b147a0_0 .net *"_s46", 4 0, L_0x1b2d2a0; 1 drivers
v0x1b14840_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x1b14d30_0 .net *"_s5", 3 0, L_0x1b2c2c0; 1 drivers
v0x1b14a00_0 .net *"_s50", 4 0, C4<00100>; 1 drivers
v0x1b14aa0_0 .net *"_s55", 3 0, L_0x1b2d570; 1 drivers
v0x1b14b40_0 .net *"_s56", 4 0, L_0x1b2d6a0; 1 drivers
v0x1b14be0_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v0x1b14c80_0 .net *"_s6", 4 0, L_0x1b2c360; 1 drivers
v0x1b15130_0 .net *"_s60", 4 0, C4<00101>; 1 drivers
v0x1b14dd0_0 .net *"_s65", 3 0, L_0x1b2da60; 1 drivers
v0x1b14e70_0 .net *"_s66", 4 0, L_0x1b2db00; 1 drivers
v0x1b14f10_0 .net *"_s69", 0 0, C4<0>; 1 drivers
v0x1b14fb0_0 .net *"_s70", 4 0, C4<00110>; 1 drivers
v0x1b15050_0 .net *"_s75", 3 0, L_0x1b2ddb0; 1 drivers
v0x1b15560_0 .net *"_s76", 4 0, L_0x1b2dba0; 1 drivers
v0x1b151b0_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v0x1b15230_0 .net *"_s80", 4 0, C4<00111>; 1 drivers
v0x1b152d0_0 .net *"_s85", 3 0, L_0x1b2de50; 1 drivers
v0x1b15370_0 .net *"_s86", 4 0, L_0x1b2e280; 1 drivers
v0x1b15410_0 .net *"_s89", 0 0, C4<0>; 1 drivers
v0x1b154b0_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0x1b159d0_0 .net *"_s90", 4 0, C4<01000>; 1 drivers
v0x1b15a70_0 .net *"_s95", 3 0, L_0x1b2e5d0; 1 drivers
v0x1b155e0_0 .net *"_s96", 4 0, L_0x1b2e370; 1 drivers
v0x1b15680_0 .net *"_s99", 0 0, C4<0>; 1 drivers
v0x1b15720_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b157a0_0 .net "reg0", 15 0, v0x1b10280_0; 1 drivers
v0x1b15820_0 .var "reg0_sel", 3 0;
v0x1b158a0_0 .net "reg1", 15 0, v0x1b103f0_0; 1 drivers
v0x1b15920_0 .var "reg1_sel", 3 0;
v0x1b15f20_0 .alias "rst_n", 0 0, v0x1b23130_0;
E_0x1b0fb30 .event edge, v0x1b11bd0_0;
E_0x1b0fb80 .event edge, v0x1b11bd0_0, v0x1b103f0_0;
E_0x1b0fbd0 .event edge, v0x1b11bd0_0, v0x1b10280_0, v0x1b11930_0;
L_0x1b2c2c0 .part v0x1b16a70_0, 12, 4;
L_0x1b2c360 .concat [ 4 1 0 0], L_0x1b2c2c0, C4<0>;
L_0x1b2c450 .cmp/eq 5, L_0x1b2c360, C4<00000>;
L_0x1b2c590 .part v0x1b16a70_0, 12, 4;
L_0x1b2c630 .concat [ 4 1 0 0], L_0x1b2c590, C4<0>;
L_0x1b2c870 .cmp/eq 5, L_0x1b2c630, C4<00001>;
L_0x1b2c9a0 .part v0x1b16a70_0, 12, 4;
L_0x1b2cb50 .concat [ 4 1 0 0], L_0x1b2c9a0, C4<0>;
L_0x1b2c7b0 .cmp/eq 5, L_0x1b2cb50, C4<00010>;
L_0x1b2ce00 .part v0x1b16a70_0, 12, 4;
L_0x1b2cf00 .concat [ 4 1 0 0], L_0x1b2ce00, C4<0>;
L_0x1b2d110 .cmp/eq 5, L_0x1b2cf00, C4<00011>;
L_0x1b2d200 .part v0x1b16a70_0, 12, 4;
L_0x1b2d2a0 .concat [ 4 1 0 0], L_0x1b2d200, C4<0>;
L_0x1b2d070 .cmp/eq 5, L_0x1b2d2a0, C4<00100>;
L_0x1b2d570 .part v0x1b16a70_0, 12, 4;
L_0x1b2d6a0 .concat [ 4 1 0 0], L_0x1b2d570, C4<0>;
L_0x1b2d420 .cmp/eq 5, L_0x1b2d6a0, C4<00101>;
L_0x1b2da60 .part v0x1b16a70_0, 12, 4;
L_0x1b2db00 .concat [ 4 1 0 0], L_0x1b2da60, C4<0>;
L_0x1b2d820 .cmp/eq 5, L_0x1b2db00, C4<00110>;
L_0x1b2ddb0 .part v0x1b16a70_0, 12, 4;
L_0x1b2dba0 .concat [ 4 1 0 0], L_0x1b2ddb0, C4<0>;
L_0x1b2dc90 .cmp/eq 5, L_0x1b2dba0, C4<00111>;
L_0x1b2de50 .part v0x1b16a70_0, 12, 4;
L_0x1b2e280 .concat [ 4 1 0 0], L_0x1b2de50, C4<0>;
L_0x1b2dff0 .cmp/eq 5, L_0x1b2e280, C4<01000>;
L_0x1b2e5d0 .part v0x1b16a70_0, 12, 4;
L_0x1b2e370 .concat [ 4 1 0 0], L_0x1b2e5d0, C4<0>;
L_0x1b2e490 .cmp/eq 5, L_0x1b2e370, C4<01001>;
L_0x1b2e670 .part v0x1b16a70_0, 12, 4;
L_0x1b2ca40 .concat [ 4 1 0 0], L_0x1b2e670, C4<0>;
L_0x1b2e800 .cmp/eq 5, L_0x1b2ca40, C4<01010>;
L_0x1b2ef00 .part v0x1b16a70_0, 12, 4;
L_0x1b2eca0 .concat [ 4 1 0 0], L_0x1b2ef00, C4<0>;
L_0x1b2f150 .cmp/eq 5, L_0x1b2eca0, C4<01011>;
L_0x1b2efa0 .part v0x1b16a70_0, 12, 4;
L_0x1b2f3c0 .concat [ 4 1 0 0], L_0x1b2efa0, C4<0>;
L_0x1b2f5a0 .cmp/eq 5, L_0x1b2f3c0, C4<01100>;
L_0x1b2f690 .part v0x1b16a70_0, 12, 4;
L_0x1b2f460 .concat [ 4 1 0 0], L_0x1b2f690, C4<0>;
L_0x1b2f910 .cmp/eq 5, L_0x1b2f460, C4<01101>;
L_0x1b2f730 .part v0x1b16a70_0, 12, 4;
L_0x1b2f7d0 .concat [ 4 1 0 0], L_0x1b2f730, C4<0>;
L_0x1b2ed80 .cmp/eq 5, L_0x1b2f7d0, C4<01110>;
L_0x1b2ff00 .part v0x1b16a70_0, 12, 4;
L_0x1b2fc00 .concat [ 4 1 0 0], L_0x1b2ff00, C4<0>;
L_0x1b30120 .cmp/eq 5, L_0x1b2fc00, C4<01111>;
L_0x1b31070 .reduce/or v0x1b118b0_0;
L_0x1b31240 .reduce/or v0x1b118b0_0;
L_0x1b315d0 .part v0x1b16a70_0, 9, 3;
S_0x1b0fc20 .scope module, "register_file" "rf" 10 34, 13 1, S_0x1b0ecc0;
 .timescale 0 0;
v0x1b0feb0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0ff30_0 .alias "dst", 15 0, v0x1b21e00_0;
v0x1b0ffe0_0 .alias "dst_addr", 3 0, v0x1b21ac0_0;
v0x1b10090_0 .alias "hlt", 0 0, v0x1b22f10_0;
v0x1b10140_0 .var/i "indx", 31 0;
v0x1b101c0 .array "mem", 15 0, 15 0;
v0x1b10280_0 .var "p0", 15 0;
v0x1b10300_0 .net "p0_addr", 3 0, v0x1b15820_0; 1 drivers
v0x1b103f0_0 .var "p1", 15 0;
v0x1b10490_0 .net "p1_addr", 3 0, v0x1b15920_0; 1 drivers
v0x1b10590_0 .net "re0", 0 0, C4<1>; 1 drivers
v0x1b10630_0 .net "re1", 0 0, C4<1>; 1 drivers
v0x1b10740_0 .alias "we", 0 0, v0x1b219c0_0;
E_0x1b0fd10 .event posedge, v0x1b10090_0;
E_0x1b0fd80 .event edge, v0x1b10490_0, v0x1b10630_0, v0x19ca4f0_0;
E_0x1b0fdd0 .event edge, v0x1b10300_0, v0x1b10590_0, v0x19ca4f0_0;
E_0x1b0fe20 .event edge, v0x1ad8a10_0, v0x1ad8a90_0, v0x1ad8990_0, v0x19ca4f0_0;
S_0x1b0d860 .scope module, "ID_EX_alu_op_sel_reg" "dff_en_clear" 3 148, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b0d958 .param/l "DEFAULT_VALUE" 8 6, C4<000>;
P_0x1b0d980 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b0d9a8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b0d9d0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b0d9f8 .param/l "WIDTH" 8 2, +C4<011>;
v0x1b0e920_0 .net "clear", 0 0, L_0x1b26110; 1 drivers
v0x1b0e9a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0ea20_0 .alias "d", 2 0, v0x1b1e920_0;
v0x1b0eaa0_0 .net "en", 0 0, L_0x1b32200; 1 drivers
v0x1b0eb80_0 .alias "q", 2 0, v0x1b1e820_0;
v0x1b0ec00_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0dbd0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b0d860;
 .timescale 0 0;
S_0x1b0dcc0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b0dbd0;
 .timescale 0 0;
P_0x1b0ddb8 .param/l "DEFAULT_VALUE" 5 4, C4<000>;
P_0x1b0dde0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b0de08 .param/l "WIDTH" 5 2, +C4<011>;
v0x1b0e540_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0e5c0_0 .alias "d", 2 0, v0x1b1e920_0;
v0x1b0e640_0 .alias "en", 0 0, v0x1b0eaa0_0;
v0x1b0e6e0_0 .alias "q", 2 0, v0x1b1e820_0;
v0x1b0e7e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b0e860_0 .net "tmp", 2 0, L_0x1b32030; 1 drivers
L_0x1b32030 .functor MUXZ 3, v0x1b0e410_0, v0x1b10b80_0, L_0x1b32200, C4<>;
S_0x1b0df60 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b0dcc0;
 .timescale 0 0;
P_0x1b0e058 .param/l "DEFAULT_VALUE" 6 4, C4<000>;
P_0x1b0e080 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b0e0a8 .param/l "WIDTH" 6 2, +C4<011>;
v0x1b0e2f0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0e370_0 .alias "d", 2 0, v0x1b0e860_0;
v0x1b0e410_0 .var "q", 2 0;
v0x1b0e490_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0e200 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b0df60;
 .timescale 0 0;
S_0x1b0c3b0 .scope module, "ID_EX_subtract_reg" "dff_en_clear" 3 149, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b0c4a8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b0c4d0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b0c4f8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b0c520 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b0c548 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b0d4c0_0 .net "clear", 0 0, L_0x1b32370; 1 drivers
v0x1b0d540_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0d5c0_0 .alias "d", 0 0, v0x1b20050_0;
v0x1b0d640_0 .net "en", 0 0, L_0x1b324e0; 1 drivers
v0x1b0d720_0 .alias "q", 0 0, v0x1b200d0_0;
v0x1b0d7a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0c780 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b0c3b0;
 .timescale 0 0;
S_0x1b0c870 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b0c780;
 .timescale 0 0;
P_0x1b0c968 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1b0c990 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b0c9b8 .param/l "WIDTH" 5 2, +C4<01>;
v0x1b0d0c0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0d140_0 .alias "d", 0 0, v0x1b20050_0;
v0x1b0d1e0_0 .alias "en", 0 0, v0x1b0d640_0;
v0x1b0d280_0 .alias "q", 0 0, v0x1b200d0_0;
v0x1b0d380_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b0d400_0 .net "tmp", 0 0, L_0x1b2c160; 1 drivers
L_0x1b2c160 .functor MUXZ 1, v0x1b0cfc0_0, L_0x1b2fff0, L_0x1b324e0, C4<>;
S_0x1b0cb10 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b0c870;
 .timescale 0 0;
P_0x1b0cc08 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b0cc30 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b0cc58 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b0cea0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0cf20_0 .alias "d", 0 0, v0x1b0d400_0;
v0x1b0cfc0_0 .var "q", 0 0;
v0x1b0d040_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0cdb0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b0cb10;
 .timescale 0 0;
S_0x1b0adf0 .scope module, "ID_EX_update_Z_reg" "dff_en_clear" 3 150, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b0aee8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b0af10 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b0af38 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b0af60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b0af88 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b0c010_0 .net "clear", 0 0, L_0x1b32540; 1 drivers
v0x1b0c0c0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0c140_0 .alias "d", 0 0, v0x1b207f0_0;
v0x1b0c1c0_0 .net "en", 0 0, L_0x1b2fe80; 1 drivers
v0x1b0c270_0 .alias "q", 0 0, v0x1b20510_0;
v0x1b0c2f0_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b326c0 .functor MUXZ 1, v0x1b0ba00_0, L_0x1b309a0, L_0x1b2fe80, C4<>;
S_0x1b0b1c0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b0adf0;
 .timescale 0 0;
v0x1b0bf90_0 .net "tmp", 0 0, L_0x1b326c0; 1 drivers
S_0x1b0b2b0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b0b1c0;
 .timescale 0 0;
P_0x1b0b3a8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1b0b3d0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b0b3f8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1b0bb30_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b0bbb0_0 .alias "clear", 0 0, v0x1b0c010_0;
v0x1b0bc50_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0bcd0_0 .alias "d", 0 0, v0x1b0bf90_0;
v0x1b0bd80_0 .alias "q", 0 0, v0x1b20510_0;
v0x1b0be50_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b0bf10_0 .net "tmp", 0 0, L_0x1b2fd40; 1 drivers
L_0x1b2fd40 .functor MUXZ 1, L_0x1b326c0, C4<0>, L_0x1b32540, C4<>;
S_0x1b0b550 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b0b2b0;
 .timescale 0 0;
P_0x1b0b648 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b0b670 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b0b698 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b0b8e0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0b960_0 .alias "d", 0 0, v0x1b0bf10_0;
v0x1b0ba00_0 .var "q", 0 0;
v0x1b0ba80_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0b7f0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b0b550;
 .timescale 0 0;
S_0x1b09830 .scope module, "ID_EX_update_V_reg" "dff_en_clear" 3 151, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b09928 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b09950 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b09978 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b099a0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b099c8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b0aa50_0 .net "clear", 0 0, L_0x1b329a0; 1 drivers
v0x1b0ab00_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0ab80_0 .alias "d", 0 0, v0x1b202e0_0;
v0x1b0ac00_0 .net "en", 0 0, L_0x1b32d10; 1 drivers
v0x1b0acb0_0 .alias "q", 0 0, v0x1b20360_0;
v0x1b0ad30_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b32b30 .functor MUXZ 1, v0x1b0a440_0, L_0x1b30b60, L_0x1b32d10, C4<>;
S_0x1b09c00 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b09830;
 .timescale 0 0;
v0x1b0a9d0_0 .net "tmp", 0 0, L_0x1b32b30; 1 drivers
S_0x1b09cf0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b09c00;
 .timescale 0 0;
P_0x1b09de8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1b09e10 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b09e38 .param/l "WIDTH" 9 2, +C4<01>;
v0x1b0a570_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b0a5f0_0 .alias "clear", 0 0, v0x1b0aa50_0;
v0x1b0a690_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0a710_0 .alias "d", 0 0, v0x1b0a9d0_0;
v0x1b0a7c0_0 .alias "q", 0 0, v0x1b20360_0;
v0x1b0a890_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b0a950_0 .net "tmp", 0 0, L_0x1b32bd0; 1 drivers
L_0x1b32bd0 .functor MUXZ 1, L_0x1b32b30, C4<0>, L_0x1b329a0, C4<>;
S_0x1b09f90 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b09cf0;
 .timescale 0 0;
P_0x1b0a088 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b0a0b0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b0a0d8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b0a320_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b0a3a0_0 .alias "d", 0 0, v0x1b0a950_0;
v0x1b0a440_0 .var "q", 0 0;
v0x1b0a4c0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b0a230 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b09f90;
 .timescale 0 0;
S_0x1b08330 .scope module, "ID_EX_update_N_reg" "dff_en_clear" 3 152, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b08428 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b08450 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b08478 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b084a0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b084c8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b09490_0 .net "clear", 0 0, L_0x1b32dc0; 1 drivers
v0x1b09540_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b095c0_0 .alias "d", 0 0, v0x1b20490_0;
v0x1b09640_0 .net "en", 0 0, L_0x1b32930; 1 drivers
v0x1b096f0_0 .alias "q", 0 0, v0x1b201d0_0;
v0x1b09770_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b32a00 .functor MUXZ 1, v0x1b08ec0_0, L_0x1b30b00, L_0x1b32930, C4<>;
S_0x1b08680 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b08330;
 .timescale 0 0;
v0x1b09410_0 .net "tmp", 0 0, L_0x1b32a00; 1 drivers
S_0x1b08770 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b08680;
 .timescale 0 0;
P_0x1b08868 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1b08890 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b088b8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1b08fc0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b09060_0 .alias "clear", 0 0, v0x1b09490_0;
v0x1b09100_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b09180_0 .alias "d", 0 0, v0x1b09410_0;
v0x1b09200_0 .alias "q", 0 0, v0x1b201d0_0;
v0x1b092d0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b09390_0 .net "tmp", 0 0, L_0x1b327f0; 1 drivers
L_0x1b327f0 .functor MUXZ 1, L_0x1b32a00, C4<0>, L_0x1b32dc0, C4<>;
S_0x1b08a10 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b08770;
 .timescale 0 0;
P_0x1b08b08 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b08b30 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b08b58 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b08da0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b08e20_0 .alias "d", 0 0, v0x1b09390_0;
v0x1b08ec0_0 .var "q", 0 0;
v0x1b08f40_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b08cb0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b08a10;
 .timescale 0 0;
S_0x1b06eb0 .scope module, "ID_EX_operand0_reg" "dff_en_clear" 3 153, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b06fa8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1b06fd0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b06ff8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b07020 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b07048 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1b07f60_0 .net "clear", 0 0, L_0x1b33260; 1 drivers
v0x1b07fe0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b08060_0 .alias "d", 15 0, v0x1b1f980_0;
v0x1b08110_0 .net "en", 0 0, L_0x1b33200; 1 drivers
v0x1b081f0_0 .alias "q", 15 0, v0x1b1f850_0;
v0x1b08270_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b07250 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b06eb0;
 .timescale 0 0;
S_0x1b07340 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b07250;
 .timescale 0 0;
P_0x1b07438 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1b07460 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b07488 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1b07bb0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b07c30_0 .alias "d", 15 0, v0x1b1f980_0;
v0x1b07cd0_0 .alias "en", 0 0, v0x1b08110_0;
v0x1b07d70_0 .alias "q", 15 0, v0x1b1f850_0;
v0x1b07e20_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b07ea0_0 .net "tmp", 15 0, L_0x1b32e20; 1 drivers
L_0x1b32e20 .functor MUXZ 16, v0x1b07a90_0, L_0x1b25d40, L_0x1b33200, C4<>;
S_0x1b075e0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b07340;
 .timescale 0 0;
P_0x1b076d8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1b07700 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b07728 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1b07970_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b079f0_0 .alias "d", 15 0, v0x1b07ea0_0;
v0x1b07a90_0 .var "q", 15 0;
v0x1b07b30_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b07880 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b075e0;
 .timescale 0 0;
S_0x1b05980 .scope module, "ID_EX_operand1_reg" "dff_en_clear" 3 154, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b05a78 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1b05aa0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b05ac8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b05af0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b05b18 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1b06ae0_0 .net "clear", 0 0, L_0x1b335f0; 1 drivers
v0x1b06b60_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b06be0_0 .alias "d", 15 0, v0x1b1fb80_0;
v0x1b06c90_0 .net "en", 0 0, L_0x1b33590; 1 drivers
v0x1b06d70_0 .alias "q", 15 0, v0x1b1fd50_0;
v0x1b06df0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b05da0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b05980;
 .timescale 0 0;
S_0x1b05e90 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b05da0;
 .timescale 0 0;
P_0x1b05f88 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1b05fb0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b05fd8 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1b06700_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b06780_0 .alias "d", 15 0, v0x1b1fb80_0;
v0x1b06820_0 .alias "en", 0 0, v0x1b06c90_0;
v0x1b068c0_0 .alias "q", 15 0, v0x1b1fd50_0;
v0x1b069a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b06a20_0 .net "tmp", 15 0, L_0x1b332c0; 1 drivers
L_0x1b332c0 .functor MUXZ 16, v0x1b065e0_0, L_0x1b25f10, L_0x1b33590, C4<>;
S_0x1b06130 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b05e90;
 .timescale 0 0;
P_0x1b06228 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1b06250 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b06278 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1b064c0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b06540_0 .alias "d", 15 0, v0x1b06a20_0;
v0x1b065e0_0 .var "q", 15 0;
v0x1b06680_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b063d0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b06130;
 .timescale 0 0;
S_0x1b04420 .scope module, "ID_EX_writeback_reg" "dff_en_clear" 3 155, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b04518 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b04540 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b04568 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b04590 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b045b8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b055e0_0 .net "clear", 0 0, L_0x1b33770; 1 drivers
v0x1b05690_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b05710_0 .alias "d", 0 0, v0x1b20620_0;
v0x1b05790_0 .net "en", 0 0, L_0x1b33cd0; 1 drivers
v0x1b05840_0 .alias "q", 0 0, v0x1b20df0_0;
v0x1b058c0_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b33a60 .functor MUXZ 1, v0x1b04fd0_0, L_0x1b1bf30, L_0x1b33cd0, C4<>;
S_0x1b04790 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b04420;
 .timescale 0 0;
v0x1b05560_0 .net "tmp", 0 0, L_0x1b33a60; 1 drivers
S_0x1b04880 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b04790;
 .timescale 0 0;
P_0x1b04978 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1b049a0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b049c8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1b05100_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b05180_0 .alias "clear", 0 0, v0x1b055e0_0;
v0x1b05220_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b052a0_0 .alias "d", 0 0, v0x1b05560_0;
v0x1b05350_0 .alias "q", 0 0, v0x1b20df0_0;
v0x1b05420_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b054e0_0 .net "tmp", 0 0, L_0x1b33b90; 1 drivers
L_0x1b33b90 .functor MUXZ 1, L_0x1b33a60, C4<0>, L_0x1b33770, C4<>;
S_0x1b04b20 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b04880;
 .timescale 0 0;
P_0x1b04c18 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b04c40 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b04c68 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b04eb0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b04f30_0 .alias "d", 0 0, v0x1b054e0_0;
v0x1b04fd0_0 .var "q", 0 0;
v0x1b05050_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b04dc0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b04b20;
 .timescale 0 0;
S_0x1b02fc0 .scope module, "ID_EX_writeback_iff_Z_reg" "dff_en_clear" 3 156, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b030b8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b030e0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b03108 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b03130 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b03158 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b04080_0 .net "clear", 0 0, L_0x1b32260; 1 drivers
v0x1b04100_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b04180_0 .alias "d", 0 0, v0x1b20900_0;
v0x1b04200_0 .net "en", 0 0, L_0x1b33f70; 1 drivers
v0x1b042e0_0 .alias "q", 0 0, v0x1b20980_0;
v0x1b04360_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b03330 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b02fc0;
 .timescale 0 0;
S_0x1b03420 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b03330;
 .timescale 0 0;
P_0x1b03518 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1b03540 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b03568 .param/l "WIDTH" 5 2, +C4<01>;
v0x1b03ca0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b03d20_0 .alias "d", 0 0, v0x1b20900_0;
v0x1b03da0_0 .alias "en", 0 0, v0x1b04200_0;
v0x1b03e40_0 .alias "q", 0 0, v0x1b20980_0;
v0x1b03f40_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b03fc0_0 .net "tmp", 0 0, L_0x1b337d0; 1 drivers
L_0x1b337d0 .functor MUXZ 1, v0x1b03b70_0, L_0x1b26350, L_0x1b33f70, C4<>;
S_0x1b036c0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b03420;
 .timescale 0 0;
P_0x1b037b8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b037e0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b03808 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b03a50_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b03ad0_0 .alias "d", 0 0, v0x1b03fc0_0;
v0x1b03b70_0 .var "q", 0 0;
v0x1b03bf0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b03960 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b036c0;
 .timescale 0 0;
S_0x1b01b10 .scope module, "ID_EX_writeback_dest_reg" "dff_en_clear" 3 157, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b01c08 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1b01c30 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1b01c58 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1b01c80 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b01ca8 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1b02c20_0 .net "clear", 0 0, L_0x1b33e80; 1 drivers
v0x1b02ca0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b02d20_0 .alias "d", 3 0, v0x1b206a0_0;
v0x1b02da0_0 .net "en", 0 0, L_0x1b33e20; 1 drivers
v0x1b02e80_0 .alias "q", 3 0, v0x1b20ae0_0;
v0x1b02f00_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b01ee0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1b01b10;
 .timescale 0 0;
S_0x1b01fd0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1b01ee0;
 .timescale 0 0;
P_0x1b020c8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1b020f0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1b02118 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1b02820_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b028a0_0 .alias "d", 3 0, v0x1b206a0_0;
v0x1b02940_0 .alias "en", 0 0, v0x1b02da0_0;
v0x1b029e0_0 .alias "q", 3 0, v0x1b20ae0_0;
v0x1b02ae0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b02b60_0 .net "tmp", 3 0, L_0x1b322c0; 1 drivers
L_0x1b322c0 .functor MUXZ 4, v0x1b02720_0, v0x1b118b0_0, L_0x1b33e20, C4<>;
S_0x1b02270 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1b01fd0;
 .timescale 0 0;
P_0x1b02368 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1b02390 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1b023b8 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1b02600_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b02680_0 .alias "d", 3 0, v0x1b02b60_0;
v0x1b02720_0 .var "q", 3 0;
v0x1b027a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b02510 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1b02270;
 .timescale 0 0;
S_0x1b00550 .scope module, "ID_EX_mem_read_reg" "dff_en_clear" 3 158, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1b00648 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1b00670 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1b00698 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1b006c0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1b006e8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b01770_0 .net "clear", 0 0, L_0x1b341e0; 1 drivers
v0x1b01820_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b018a0_0 .alias "d", 0 0, v0x1b1f2d0_0;
v0x1b01920_0 .net "en", 0 0, L_0x1b33130; 1 drivers
v0x1b019d0_0 .alias "q", 0 0, v0x1b1f170_0;
v0x1b01a50_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b343f0 .functor MUXZ 1, v0x1b01160_0, L_0x1b30210, L_0x1b33130, C4<>;
S_0x1b00920 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1b00550;
 .timescale 0 0;
v0x1b016f0_0 .net "tmp", 0 0, L_0x1b343f0; 1 drivers
S_0x1b00a10 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1b00920;
 .timescale 0 0;
P_0x1b00b08 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1b00b30 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1b00b58 .param/l "WIDTH" 9 2, +C4<01>;
v0x1b01290_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1b01310_0 .alias "clear", 0 0, v0x1b01770_0;
v0x1b013b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b01430_0 .alias "d", 0 0, v0x1b016f0_0;
v0x1b014e0_0 .alias "q", 0 0, v0x1b1f170_0;
v0x1b015b0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b01670_0 .net "tmp", 0 0, L_0x1b32ff0; 1 drivers
L_0x1b32ff0 .functor MUXZ 1, L_0x1b343f0, C4<0>, L_0x1b341e0, C4<>;
S_0x1b00cb0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1b00a10;
 .timescale 0 0;
P_0x1b00da8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1b00dd0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1b00df8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1b01040_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b010c0_0 .alias "d", 0 0, v0x1b01670_0;
v0x1b01160_0 .var "q", 0 0;
v0x1b011e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1b00f50 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1b00cb0;
 .timescale 0 0;
S_0x1aff040 .scope module, "ID_EX_mem_write_reg" "dff_en_clear" 3 159, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1aff138 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1aff160 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1aff188 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1aff1b0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1aff1d8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1b001b0_0 .net "clear", 0 0, L_0x1b34740; 1 drivers
v0x1b00260_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1b002e0_0 .alias "d", 0 0, v0x1b1f4c0_0;
v0x1b00360_0 .net "en", 0 0, L_0x1b34aa0; 1 drivers
v0x1b00410_0 .alias "q", 0 0, v0x1b1f750_0;
v0x1b00490_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b34240 .functor MUXZ 1, v0x1affbd0_0, L_0x1b311a0, L_0x1b34aa0, C4<>;
S_0x1aff390 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1aff040;
 .timescale 0 0;
v0x1b00130_0 .net "tmp", 0 0, L_0x1b34240; 1 drivers
S_0x1aff480 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1aff390;
 .timescale 0 0;
P_0x1aff578 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1aff5a0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1aff5c8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1affcd0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1affd50_0 .alias "clear", 0 0, v0x1b001b0_0;
v0x1affdf0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1affe70_0 .alias "d", 0 0, v0x1b00130_0;
v0x1afff20_0 .alias "q", 0 0, v0x1b1f750_0;
v0x1affff0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1b000b0_0 .net "tmp", 0 0, L_0x1b34960; 1 drivers
L_0x1b34960 .functor MUXZ 1, L_0x1b34240, C4<0>, L_0x1b34740, C4<>;
S_0x1aff720 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1aff480;
 .timescale 0 0;
P_0x1aff818 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1aff840 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1aff868 .param/l "WIDTH" 6 2, +C4<01>;
v0x1affab0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1affb30_0 .alias "d", 0 0, v0x1b000b0_0;
v0x1affbd0_0 .var "q", 0 0;
v0x1affc50_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aff9c0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1aff720;
 .timescale 0 0;
S_0x1afdba0 .scope module, "ID_EX_mem_write_data_reg" "dff_en_clear" 3 160, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1afdc98 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1afdcc0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1afdce8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1afdd10 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1afdd38 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1afec70_0 .net "clear", 0 0, L_0x1b34d90; 1 drivers
v0x1afecf0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afed70_0 .alias "d", 15 0, v0x1b1f3d0_0;
v0x1afee20_0 .net "en", 0 0, L_0x1b348e0; 1 drivers
v0x1afef00_0 .alias "q", 15 0, v0x1b1f6d0_0;
v0x1afef80_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1afdf00 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1afdba0;
 .timescale 0 0;
S_0x1afdff0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1afdf00;
 .timescale 0 0;
P_0x1afe0e8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1afe110 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1afe138 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1afe890_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afe910_0 .alias "d", 15 0, v0x1b1f3d0_0;
v0x1afe9b0_0 .alias "en", 0 0, v0x1afee20_0;
v0x1afea50_0 .alias "q", 15 0, v0x1b1f6d0_0;
v0x1afeb30_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1afebb0_0 .net "tmp", 15 0, L_0x1b347a0; 1 drivers
L_0x1b347a0 .functor MUXZ 16, v0x1afe740_0, L_0x1b31480, L_0x1b348e0, C4<>;
S_0x1afe290 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1afdff0;
 .timescale 0 0;
P_0x1afe388 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1afe3b0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1afe3d8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1afe620_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afe6a0_0 .alias "d", 15 0, v0x1afebb0_0;
v0x1afe740_0 .var "q", 15 0;
v0x1afe7e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1afe530 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1afe290;
 .timescale 0 0;
S_0x1afbe70 .scope module, "ID_EX_branch_reg" "dff_en_clear" 3 161, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1afbf68 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1afbf90 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1afbfb8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1afbfe0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1afc008 .param/l "WIDTH" 8 2, +C4<01>;
v0x1aeb350_0 .net "clear", 0 0, L_0x1b34b50; 1 drivers
v0x1aeb400_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afd9a0_0 .alias "d", 0 0, v0x1b1ec60_0;
v0x1afda20_0 .net "en", 0 0, L_0x1b34660; 1 drivers
v0x1afdaa0_0 .alias "q", 0 0, v0x1b1eb40_0;
v0x1afdb20_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b34df0 .functor MUXZ 1, v0x1aeace0_0, L_0x1b31570, L_0x1b34660, C4<>;
S_0x1afc1e0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1afbe70;
 .timescale 0 0;
v0x1aeb2a0_0 .net "tmp", 0 0, L_0x1b34df0; 1 drivers
S_0x1afc2d0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1afc1e0;
 .timescale 0 0;
P_0x1afc3c8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1afc3f0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1afc418 .param/l "WIDTH" 9 2, +C4<01>;
v0x1aeae10_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1aeae90_0 .alias "clear", 0 0, v0x1aeb350_0;
v0x1aeaf30_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aeafb0_0 .alias "d", 0 0, v0x1aeb2a0_0;
v0x1aeb0d0_0 .alias "q", 0 0, v0x1b1eb40_0;
v0x1aeb1a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aeb220_0 .net "tmp", 0 0, L_0x1b34520; 1 drivers
L_0x1b34520 .functor MUXZ 1, L_0x1b34df0, C4<0>, L_0x1b34b50, C4<>;
S_0x1afc570 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1afc2d0;
 .timescale 0 0;
P_0x1afc668 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1afc690 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1afc6b8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1afc900_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aeac40_0 .alias "d", 0 0, v0x1aeb220_0;
v0x1aeace0_0 .var "q", 0 0;
v0x1aead60_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1afc810 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1afc570;
 .timescale 0 0;
S_0x1afa9b0 .scope module, "ID_EX_branch_cond_reg" "dff_en_clear" 3 162, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1afaaa8 .param/l "DEFAULT_VALUE" 8 6, C4<000>;
P_0x1afaad0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1afaaf8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1afab20 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1afab48 .param/l "WIDTH" 8 2, +C4<011>;
v0x1afbad0_0 .net "clear", 0 0, L_0x1b34c60; 1 drivers
v0x1afbb50_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afbbd0_0 .alias "d", 2 0, v0x1b1e8a0_0;
v0x1afbc50_0 .net "en", 0 0, L_0x1b34c00; 1 drivers
v0x1afbd30_0 .alias "q", 2 0, v0x1b1e9a0_0;
v0x1afbdb0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1afad80 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1afa9b0;
 .timescale 0 0;
S_0x1afae70 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1afad80;
 .timescale 0 0;
P_0x1afaf68 .param/l "DEFAULT_VALUE" 5 4, C4<000>;
P_0x1afaf90 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1afafb8 .param/l "WIDTH" 5 2, +C4<011>;
v0x1afb6f0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afb770_0 .alias "d", 2 0, v0x1b1e8a0_0;
v0x1afb7f0_0 .alias "en", 0 0, v0x1afbc50_0;
v0x1afb890_0 .alias "q", 2 0, v0x1b1e9a0_0;
v0x1afb990_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1afba10_0 .net "tmp", 2 0, L_0x1b33660; 1 drivers
L_0x1b33660 .functor MUXZ 3, v0x1afb5c0_0, L_0x1b315d0, L_0x1b34c00, C4<>;
S_0x1afb110 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1afae70;
 .timescale 0 0;
P_0x1afb208 .param/l "DEFAULT_VALUE" 6 4, C4<000>;
P_0x1afb230 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1afb258 .param/l "WIDTH" 6 2, +C4<011>;
v0x1afb4a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afb520_0 .alias "d", 2 0, v0x1afba10_0;
v0x1afb5c0_0 .var "q", 2 0;
v0x1afb640_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1afb3b0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1afb110;
 .timescale 0 0;
S_0x1af93f0 .scope module, "ID_EX_jal_reg" "dff_en_clear" 3 163, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af94e8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1af9510 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1af9538 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1af9560 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af9588 .param/l "WIDTH" 8 2, +C4<01>;
v0x1afa610_0 .net "clear", 0 0, L_0x1b35600; 1 drivers
v0x1afa6c0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afa740_0 .alias "d", 0 0, v0x1b1ed80_0;
v0x1afa7c0_0 .net "en", 0 0, L_0x1b35950; 1 drivers
v0x1afa870_0 .alias "q", 0 0, v0x1b1efe0_0;
v0x1afa8f0_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b34cc0 .functor MUXZ 1, v0x1afa000_0, L_0x1b31700, L_0x1b35950, C4<>;
S_0x1af97c0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1af93f0;
 .timescale 0 0;
v0x1afa590_0 .net "tmp", 0 0, L_0x1b34cc0; 1 drivers
S_0x1af98b0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1af97c0;
 .timescale 0 0;
P_0x1af99a8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1af99d0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1af99f8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1afa130_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1afa1b0_0 .alias "clear", 0 0, v0x1afa610_0;
v0x1afa250_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1afa2d0_0 .alias "d", 0 0, v0x1afa590_0;
v0x1afa380_0 .alias "q", 0 0, v0x1b1efe0_0;
v0x1afa450_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1afa510_0 .net "tmp", 0 0, L_0x1b35860; 1 drivers
L_0x1b35860 .functor MUXZ 1, L_0x1b34cc0, C4<0>, L_0x1b35600, C4<>;
S_0x1af9b50 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1af98b0;
 .timescale 0 0;
P_0x1af9c48 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1af9c70 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1af9c98 .param/l "WIDTH" 6 2, +C4<01>;
v0x1af9ee0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af9f60_0 .alias "d", 0 0, v0x1afa510_0;
v0x1afa000_0 .var "q", 0 0;
v0x1afa080_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af9df0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1af9b50;
 .timescale 0 0;
S_0x1af7e80 .scope module, "ID_EX_jr_reg" "dff_en_clear" 3 164, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af7f78 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1af7fa0 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1af7fc8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1af7ff0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af8018 .param/l "WIDTH" 8 2, +C4<01>;
v0x1af9050_0 .net "clear", 0 0, L_0x1b35a00; 1 drivers
v0x1af9100_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af9180_0 .alias "d", 0 0, v0x1b1f0f0_0;
v0x1af9200_0 .net "en", 0 0, L_0x1b350b0; 1 drivers
v0x1af92b0_0 .alias "q", 0 0, v0x1b1ee90_0;
v0x1af9330_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b35660 .functor MUXZ 1, v0x1af8a70_0, L_0x1b302c0, L_0x1b350b0, C4<>;
S_0x1af8230 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1af7e80;
 .timescale 0 0;
v0x1af8fd0_0 .net "tmp", 0 0, L_0x1b35660; 1 drivers
S_0x1af8320 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1af8230;
 .timescale 0 0;
P_0x1af8418 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1af8440 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1af8468 .param/l "WIDTH" 9 2, +C4<01>;
v0x1af8b70_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1af8bf0_0 .alias "clear", 0 0, v0x1af9050_0;
v0x1af8c90_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af8d10_0 .alias "d", 0 0, v0x1af8fd0_0;
v0x1af8dc0_0 .alias "q", 0 0, v0x1b1ee90_0;
v0x1af8e90_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af8f50_0 .net "tmp", 0 0, L_0x1b34f70; 1 drivers
L_0x1b34f70 .functor MUXZ 1, L_0x1b35660, C4<0>, L_0x1b35a00, C4<>;
S_0x1af85c0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1af8320;
 .timescale 0 0;
P_0x1af86b8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1af86e0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1af8708 .param/l "WIDTH" 6 2, +C4<01>;
v0x1af8950_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af89d0_0 .alias "d", 0 0, v0x1af8f50_0;
v0x1af8a70_0 .var "q", 0 0;
v0x1af8af0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af8860 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1af85c0;
 .timescale 0 0;
S_0x1af6900 .scope module, "ID_EX_operand0_is_reg_reg" "dff_en_clear" 3 165, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af69f8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1af6a20 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1af6a48 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1af6a70 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af6a98 .param/l "WIDTH" 8 2, +C4<01>;
v0x1af7a90_0 .net "clear", 0 0, L_0x1b35e20; 1 drivers
v0x1af7b40_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af7bc0_0 .alias "d", 0 0, v0x1b1fa00_0;
v0x1af7c40_0 .net "en", 0 0, L_0x1b361d0; 1 drivers
v0x1af7cf0_0 .alias "q", 0 0, v0x1b1f7d0_0;
v0x1af7dc0_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b35a60 .functor MUXZ 1, v0x1af7490_0, L_0x1b31910, L_0x1b361d0, C4<>;
S_0x1af6c50 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1af6900;
 .timescale 0 0;
v0x1af79e0_0 .net "tmp", 0 0, L_0x1b35a60; 1 drivers
S_0x1af6d40 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1af6c50;
 .timescale 0 0;
P_0x1af6e38 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1af6e60 .param/l "NO_RESET" 9 3, +C4<01>;
P_0x1af6e88 .param/l "WIDTH" 9 2, +C4<01>;
v0x1af75b0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1af7650_0 .alias "clear", 0 0, v0x1af7a90_0;
v0x1af76f0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af7770_0 .alias "d", 0 0, v0x1af79e0_0;
v0x1af77f0_0 .alias "q", 0 0, v0x1b1f7d0_0;
v0x1af78a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af7960_0 .net "tmp", 0 0, L_0x1b360e0; 1 drivers
L_0x1b360e0 .functor MUXZ 1, L_0x1b35a60, C4<0>, L_0x1b35e20, C4<>;
S_0x1af6fe0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1af6d40;
 .timescale 0 0;
P_0x1af70d8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1af7100 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1af7128 .param/l "WIDTH" 6 2, +C4<01>;
v0x1af7370_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af73f0_0 .alias "d", 0 0, v0x1af7960_0;
v0x1af7490_0 .var "q", 0 0;
v0x1af7530_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af7280 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1af6fe0;
 .timescale 0 0;
S_0x1af5420 .scope module, "ID_EX_operand0_reg_sel_reg" "dff_en_clear" 3 166, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af5518 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1af5540 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1af5568 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1af5590 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af55b8 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1af64e0_0 .net "clear", 0 0, L_0x1b36020; 1 drivers
v0x1af6560_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af65e0_0 .alias "d", 3 0, v0x1b1f8d0_0;
v0x1af6690_0 .net "en", 0 0, L_0x1b35fc0; 1 drivers
v0x1af6770_0 .alias "q", 3 0, v0x1b1fc50_0;
v0x1af6840_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af57d0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1af5420;
 .timescale 0 0;
S_0x1af58c0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1af57d0;
 .timescale 0 0;
P_0x1af59b8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1af59e0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1af5a08 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1af6130_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af61b0_0 .alias "d", 3 0, v0x1b1f8d0_0;
v0x1af6250_0 .alias "en", 0 0, v0x1af6690_0;
v0x1af62f0_0 .alias "q", 3 0, v0x1b1fc50_0;
v0x1af63a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af6420_0 .net "tmp", 3 0, L_0x1b35e80; 1 drivers
L_0x1b35e80 .functor MUXZ 4, v0x1af6010_0, L_0x1b31970, L_0x1b35fc0, C4<>;
S_0x1af5b60 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1af58c0;
 .timescale 0 0;
P_0x1af5c58 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1af5c80 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1af5ca8 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1af5ef0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af5f70_0 .alias "d", 3 0, v0x1af6420_0;
v0x1af6010_0 .var "q", 3 0;
v0x1af60b0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af5e00 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1af5b60;
 .timescale 0 0;
S_0x1af3e50 .scope module, "ID_EX_operand1_is_reg_reg" "dff_en_clear" 3 167, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af3f48 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1af3f70 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1af3f98 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1af3fc0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af3fe8 .param/l "WIDTH" 8 2, +C4<01>;
v0x1af5030_0 .net "clear", 0 0, L_0x1b36280; 1 drivers
v0x1af50e0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af5160_0 .alias "d", 0 0, v0x1b1fec0_0;
v0x1af51e0_0 .net "en", 0 0, L_0x1b35d20; 1 drivers
v0x1af5290_0 .alias "q", 0 0, v0x1b1fcd0_0;
v0x1af5360_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b36520 .functor MUXZ 1, v0x1af4a00_0, L_0x1b31eb0, L_0x1b35d20, C4<>;
S_0x1af41c0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1af3e50;
 .timescale 0 0;
v0x1af4f80_0 .net "tmp", 0 0, L_0x1b36520; 1 drivers
S_0x1af42b0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1af41c0;
 .timescale 0 0;
P_0x1af43a8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1af43d0 .param/l "NO_RESET" 9 3, +C4<01>;
P_0x1af43f8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1af4b20_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1af4bc0_0 .alias "clear", 0 0, v0x1af5030_0;
v0x1af4c60_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af4ce0_0 .alias "d", 0 0, v0x1af4f80_0;
v0x1af4d90_0 .alias "q", 0 0, v0x1b1fcd0_0;
v0x1af4e40_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af4f00_0 .net "tmp", 0 0, L_0x1b35be0; 1 drivers
L_0x1b35be0 .functor MUXZ 1, L_0x1b36520, C4<0>, L_0x1b36280, C4<>;
S_0x1af4550 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1af42b0;
 .timescale 0 0;
P_0x1af4648 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1af4670 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1af4698 .param/l "WIDTH" 6 2, +C4<01>;
v0x1af48e0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af4960_0 .alias "d", 0 0, v0x1af4f00_0;
v0x1af4a00_0 .var "q", 0 0;
v0x1af4aa0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af47f0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1af4550;
 .timescale 0 0;
S_0x1af2ac0 .scope module, "ID_EX_operand1_reg_sel_reg" "dff_en_clear" 3 168, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1af2bb8 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1af2be0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1af2c08 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1af2c30 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1af2c58 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1af3ae0_0 .net "clear", 0 0, L_0x1b36480; 1 drivers
v0x1af3b60_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af3be0_0 .alias "d", 3 0, v0x1b1fdd0_0;
v0x1af3c60_0 .net "en", 0 0, L_0x1b36420; 1 drivers
v0x1af3d10_0 .alias "q", 3 0, v0x1b20150_0;
v0x1af3d90_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af2df0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1af2ac0;
 .timescale 0 0;
S_0x1af2ee0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1af2df0;
 .timescale 0 0;
P_0x1af2fd8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1af3000 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1af3028 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1af3730_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af37b0_0 .alias "d", 3 0, v0x1b1fdd0_0;
v0x1af3830_0 .alias "en", 0 0, v0x1af3c60_0;
v0x1af38d0_0 .alias "q", 3 0, v0x1b20150_0;
v0x1af39a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af3a20_0 .net "tmp", 3 0, L_0x1b362e0; 1 drivers
L_0x1b362e0 .functor MUXZ 4, v0x1af3630_0, L_0x1b31da0, L_0x1b36420, C4<>;
S_0x1af3180 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1af2ee0;
 .timescale 0 0;
P_0x1af3278 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1af32a0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1af32c8 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1af3510_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af3590_0 .alias "d", 3 0, v0x1af3a20_0;
v0x1af3630_0 .var "q", 3 0;
v0x1af36b0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1af3420 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1af3180;
 .timescale 0 0;
S_0x1aec7a0 .scope module, "execute_stage" "EX" 3 170, 14 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1aec898 .param/l "PC_WIDTH" 14 2, +C4<010000>;
P_0x1aec8c0 .param/l "alu_ADD" 11 1, C4<000>;
P_0x1aec8e8 .param/l "alu_AND" 11 2, C4<001>;
P_0x1aec910 .param/l "alu_LHB" 11 7, C4<110>;
P_0x1aec938 .param/l "alu_LLB" 11 8, C4<111>;
P_0x1aec960 .param/l "alu_NOR" 11 3, C4<010>;
P_0x1aec988 .param/l "alu_SLL" 11 4, C4<011>;
P_0x1aec9b0 .param/l "alu_SRA" 11 6, C4<101>;
P_0x1aec9d8 .param/l "alu_SRL" 11 5, C4<100>;
P_0x1aeca00 .param/l "b_EQ" 15 2, C4<001>;
P_0x1aeca28 .param/l "b_GT" 15 3, C4<010>;
P_0x1aeca50 .param/l "b_GTE" 15 5, C4<100>;
P_0x1aeca78 .param/l "b_LT" 15 4, C4<011>;
P_0x1aecaa0 .param/l "b_LTE" 15 6, C4<101>;
P_0x1aecac8 .param/l "b_NEQ" 15 1, C4<000>;
P_0x1aecaf0 .param/l "b_OVFL" 15 7, C4<110>;
P_0x1aecb18 .param/l "b_UNCOND" 15 8, C4<111>;
L_0x1b36c50 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b36cb0 .functor AND 1, v0x1b0ba00_0, L_0x1b36c50, C4<1>, C4<1>;
L_0x1b36ef0 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b36f50 .functor AND 1, v0x1b0a440_0, L_0x1b36ef0, C4<1>, C4<1>;
L_0x1b37190 .functor NOT 1, L_0x1b27600, C4<0>, C4<0>, C4<0>;
L_0x1b371f0 .functor AND 1, v0x1b08ec0_0, L_0x1b37190, C4<1>, C4<1>;
L_0x1b372f0 .functor BUFZ 16, L_0x1b24230, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b20400 .functor XOR 16, L_0x1b24980, L_0x1b37350, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b37c00 .functor NOT 1, L_0x1b37b10, C4<0>, C4<0>, C4<0>;
L_0x1b37cb0 .functor AND 1, L_0x1b38be0, L_0x1b37c00, C4<1>, C4<1>;
L_0x1b36730 .functor AND 1, L_0x1b38be0, L_0x1b36650, C4<1>, C4<1>;
L_0x1b38620 .functor AND 1, L_0x1b37ef0, L_0x1b38580, C4<1>, C4<1>;
L_0x1b37d60 .functor NOT 1, L_0x1b386d0, C4<0>, C4<0>, C4<0>;
L_0x1b387c0 .functor AND 1, L_0x1b38620, L_0x1b37d60, C4<1>, C4<1>;
L_0x1b389f0 .functor NOT 1, L_0x1b388c0, C4<0>, C4<0>, C4<0>;
L_0x1b38b80 .functor NOT 1, L_0x1b38a50, C4<0>, C4<0>, C4<0>;
L_0x1b38c70 .functor AND 1, L_0x1b389f0, L_0x1b38b80, C4<1>, C4<1>;
L_0x1b38e10 .functor AND 1, L_0x1b38c70, L_0x1b38d70, C4<1>, C4<1>;
L_0x1b38be0 .functor OR 1, L_0x1b387c0, L_0x1b38e10, C4<0>, C4<0>;
L_0x1b391d0 .functor AND 1, v0x1aeace0_0, v0x1af23e0_0, C4<1>, C4<1>;
L_0x1b38f10 .functor OR 1, L_0x1b391d0, v0x1afa000_0, C4<0>, C4<0>;
L_0x1b39330 .functor OR 1, L_0x1b38f10, v0x1af8a70_0, C4<0>, C4<0>;
L_0x1b39680 .functor NOT 1, v0x1b03b70_0, C4<0>, C4<0>, C4<0>;
L_0x1b396e0 .functor OR 1, L_0x1b39680, v0x1aef250_0, C4<0>, C4<0>;
L_0x1b394a0 .functor AND 1, v0x1b04fd0_0, L_0x1b396e0, C4<1>, C4<1>;
L_0x1b39500 .functor BUFZ 4, v0x1b02720_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b39ab0 .functor BUFZ 1, v0x1b01160_0, C4<0>, C4<0>, C4<0>;
L_0x1b39b10 .functor BUFZ 1, v0x1affbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b1f540 .functor BUFZ 16, L_0x1b24e20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1b39d70 .functor BUFZ 4, v0x1af3630_0, C4<0000>, C4<0000>, C4<0000>;
v0x1aef780_0 .alias "EX_IF_b_or_j", 0 0, v0x1b1d6b0_0;
v0x1aef800_0 .alias "EX_IF_target_PC", 15 0, v0x1b1d7d0_0;
v0x1aef880_0 .alias "EX_MEM_mem_read", 0 0, v0x1b1d9c0_0;
v0x1aef930_0 .alias "EX_MEM_mem_write", 0 0, v0x1b1db50_0;
v0x1aefa10_0 .alias "EX_MEM_mem_write_data", 15 0, v0x1b1dcd0_0;
v0x1aefae0_0 .alias "EX_MEM_mem_write_data_src_reg_sel", 3 0, v0x1b1dde0_0;
v0x1aefbf0_0 .alias "EX_MEM_writeback", 0 0, v0x1b1e0b0_0;
v0x1aefc70_0 .alias "EX_MEM_writeback_data", 15 0, v0x1b1df80_0;
v0x1aefd90_0 .alias "EX_MEM_writeback_dest", 3 0, v0x1b1e340_0;
v0x1aefe60_0 .alias "ID_EX_alu_op_sel", 2 0, v0x1b1e820_0;
v0x1aeff40_0 .alias "ID_EX_branch", 0 0, v0x1b1eb40_0;
v0x1aeffc0_0 .alias "ID_EX_branch_cond", 2 0, v0x1b1e9a0_0;
v0x1af00b0_0 .alias "ID_EX_jal", 0 0, v0x1b1efe0_0;
v0x1af0130_0 .alias "ID_EX_jr", 0 0, v0x1b1ee90_0;
v0x1af0250_0 .alias "ID_EX_mem_read", 0 0, v0x1b1f170_0;
v0x1af02f0_0 .alias "ID_EX_mem_write", 0 0, v0x1b1f750_0;
v0x1af01b0_0 .alias "ID_EX_mem_write_data", 15 0, v0x1b1f350_0;
v0x1af0440_0 .alias "ID_EX_mem_write_data_src_reg_sel", 3 0, v0x1b20150_0;
v0x1af0560_0 .alias "ID_EX_operand0", 15 0, v0x1b1f5d0_0;
v0x1af05e0_0 .alias "ID_EX_operand1", 15 0, v0x1b1fa80_0;
v0x1af04c0_0 .alias "ID_EX_stall", 0 0, v0x1b1ffd0_0;
v0x1af0710_0 .alias "ID_EX_subtract", 0 0, v0x1b200d0_0;
v0x1af0660_0 .alias "ID_EX_update_N", 0 0, v0x1b201d0_0;
v0x1af0850_0 .alias "ID_EX_update_V", 0 0, v0x1b20360_0;
v0x1af07b0_0 .alias "ID_EX_update_Z", 0 0, v0x1b20510_0;
v0x1af09a0_0 .alias "ID_EX_writeback", 0 0, v0x1b20df0_0;
v0x1af08f0_0 .alias "ID_EX_writeback_dest", 3 0, v0x1b20ae0_0;
v0x1af0b00_0 .alias "ID_EX_writeback_iff_Z", 0 0, v0x1b20980_0;
v0x1af0a40_0 .net "N_status", 0 0, v0x1aed9d0_0; 1 drivers
v0x1af0c70_0 .net "V_status", 0 0, v0x1aee610_0; 1 drivers
v0x1af0bd0_0 .net "Z_status", 0 0, v0x1aef250_0; 1 drivers
v0x1af0e40_0 .net *"_s0", 0 0, L_0x1b36c50; 1 drivers
v0x1af0cf0_0 .net *"_s14", 15 0, L_0x1b37350; 1 drivers
v0x1af0fd0_0 .net *"_s18", 15 0, L_0x1b377a0; 1 drivers
v0x1af0ec0_0 .net *"_s20", 15 0, L_0x1b378e0; 1 drivers
v0x1af0f40_0 .net *"_s23", 14 0, C4<000000000000000>; 1 drivers
v0x1af1180_0 .net *"_s27", 0 0, L_0x1b37b10; 1 drivers
v0x1af1200_0 .net *"_s28", 0 0, L_0x1b37c00; 1 drivers
v0x1af1050_0 .net *"_s30", 0 0, L_0x1b37cb0; 1 drivers
v0x1af10f0_0 .net *"_s32", 15 0, C4<1000000000000000>; 1 drivers
v0x1af13f0_0 .net *"_s35", 0 0, L_0x1b36650; 1 drivers
v0x1af1490_0 .net *"_s36", 0 0, L_0x1b36730; 1 drivers
v0x1af12a0_0 .net *"_s38", 15 0, C4<0111111111111111>; 1 drivers
v0x1af1340_0 .net *"_s4", 0 0, L_0x1b36ef0; 1 drivers
v0x1af16a0_0 .net *"_s40", 15 0, L_0x1b38050; 1 drivers
v0x1af1740_0 .net *"_s44", 15 0, C4<0000000000000000>; 1 drivers
v0x1af1530_0 .net *"_s49", 0 0, L_0x1b37ef0; 1 drivers
v0x1af15d0_0 .net *"_s51", 0 0, L_0x1b38580; 1 drivers
v0x1af1950_0 .net *"_s52", 0 0, L_0x1b38620; 1 drivers
v0x1af19f0_0 .net *"_s55", 0 0, L_0x1b386d0; 1 drivers
v0x1af17e0_0 .net *"_s56", 0 0, L_0x1b37d60; 1 drivers
v0x1af1880_0 .net *"_s58", 0 0, L_0x1b387c0; 1 drivers
v0x1af1c20_0 .net *"_s61", 0 0, L_0x1b388c0; 1 drivers
v0x1af1ca0_0 .net *"_s62", 0 0, L_0x1b389f0; 1 drivers
v0x1af1a90_0 .net *"_s65", 0 0, L_0x1b38a50; 1 drivers
v0x1af1b30_0 .net *"_s66", 0 0, L_0x1b38b80; 1 drivers
v0x1af1ef0_0 .net *"_s68", 0 0, L_0x1b38c70; 1 drivers
v0x1af1f70_0 .net *"_s71", 0 0, L_0x1b38d70; 1 drivers
v0x1af1d20_0 .net *"_s72", 0 0, L_0x1b38e10; 1 drivers
v0x1af1dc0_0 .net *"_s78", 0 0, L_0x1b391d0; 1 drivers
v0x1af1e60_0 .net *"_s8", 0 0, L_0x1b37190; 1 drivers
v0x1af2200_0 .net *"_s80", 0 0, L_0x1b38f10; 1 drivers
v0x1af2010_0 .net *"_s86", 0 0, L_0x1b39680; 1 drivers
v0x1af20b0_0 .net *"_s88", 0 0, L_0x1b396e0; 1 drivers
v0x1af2150_0 .net "add_operand0", 15 0, L_0x1b372f0; 1 drivers
v0x1af24b0_0 .net "add_operand1", 15 0, L_0x1b20400; 1 drivers
v0x1af22a0_0 .net "add_result", 15 0, L_0x1b379d0; 1 drivers
v0x1af2340_0 .var "alu_output", 15 0;
v0x1af23e0_0 .var "branch_cond_true", 0 0;
v0x1af2760_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1af2530_0 .net "negative", 0 0, L_0x1b39050; 1 drivers
v0x1af25b0_0 .net "overflow", 0 0, L_0x1b38be0; 1 drivers
v0x1af2630_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1af26b0_0 .net "saturated_add_result", 15 0, L_0x1b38180; 1 drivers
v0x1af2a40_0 .net "zero", 0 0, L_0x1b37e00; 1 drivers
E_0x1aec630 .event edge, v0x1aeffc0_0, v0x1aef250_0, v0x1aed9d0_0, v0x1aee610_0;
E_0x1aed200 .event edge, v0x1aefe60_0, v0x1af26b0_0, v0x1af0560_0, v0x1af05e0_0;
LS_0x1b37350_0_0 .concat [ 1 1 1 1], v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0;
LS_0x1b37350_0_4 .concat [ 1 1 1 1], v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0;
LS_0x1b37350_0_8 .concat [ 1 1 1 1], v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0;
LS_0x1b37350_0_12 .concat [ 1 1 1 1], v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0, v0x1b0cfc0_0;
L_0x1b37350 .concat [ 4 4 4 4], LS_0x1b37350_0_0, LS_0x1b37350_0_4, LS_0x1b37350_0_8, LS_0x1b37350_0_12;
L_0x1b377a0 .arith/sum 16, L_0x1b372f0, L_0x1b20400;
L_0x1b378e0 .concat [ 1 15 0 0], v0x1b0cfc0_0, C4<000000000000000>;
L_0x1b379d0 .arith/sum 16, L_0x1b377a0, L_0x1b378e0;
L_0x1b37b10 .part L_0x1b379d0, 15, 1;
L_0x1b36650 .part L_0x1b379d0, 15, 1;
L_0x1b38050 .functor MUXZ 16, L_0x1b379d0, C4<0111111111111111>, L_0x1b36730, C4<>;
L_0x1b38180 .functor MUXZ 16, L_0x1b38050, C4<1000000000000000>, L_0x1b37cb0, C4<>;
L_0x1b37e00 .cmp/eq 16, v0x1af2340_0, C4<0000000000000000>;
L_0x1b37ef0 .part L_0x1b372f0, 15, 1;
L_0x1b38580 .part L_0x1b20400, 15, 1;
L_0x1b386d0 .part L_0x1b379d0, 15, 1;
L_0x1b388c0 .part L_0x1b372f0, 15, 1;
L_0x1b38a50 .part L_0x1b20400, 15, 1;
L_0x1b38d70 .part L_0x1b379d0, 15, 1;
L_0x1b39050 .part v0x1af2340_0, 15, 1;
L_0x1b39230 .functor MUXZ 16, L_0x1b379d0, L_0x1b24230, v0x1af8a70_0, C4<>;
L_0x1b397d0 .functor MUXZ 16, v0x1af2340_0, L_0x1b24230, v0x1afa000_0, C4<>;
S_0x1aeeb40 .scope module, "Z_reg" "dff_en" 14 35, 5 1, S_0x1aec7a0;
 .timescale 0 0;
P_0x1aeec38 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1aeec60 .param/l "NO_RESET" 5 3, +C4<0>;
P_0x1aeec88 .param/l "WIDTH" 5 2, +C4<01>;
v0x1aef3a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aef420_0 .alias "d", 0 0, v0x1af2a40_0;
v0x1aef4c0_0 .net "en", 0 0, L_0x1b36cb0; 1 drivers
v0x1aef560_0 .alias "q", 0 0, v0x1af0bd0_0;
v0x1aef640_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aef6c0_0 .net "tmp", 0 0, L_0x1b36b10; 1 drivers
L_0x1b36b10 .functor MUXZ 1, v0x1aef250_0, L_0x1b37e00, L_0x1b36cb0, C4<>;
S_0x1aeeda0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1aeeb40;
 .timescale 0 0;
P_0x1aeee98 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1aeeec0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1aeeee8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1aef130_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aef1b0_0 .alias "d", 0 0, v0x1aef6c0_0;
v0x1aef250_0 .var "q", 0 0;
v0x1aef2f0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aef040 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1aeeda0;
 .timescale 0 0;
S_0x1aedf00 .scope module, "V_reg" "dff_en" 14 36, 5 1, S_0x1aec7a0;
 .timescale 0 0;
P_0x1aedff8 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1aee020 .param/l "NO_RESET" 5 3, +C4<0>;
P_0x1aee048 .param/l "WIDTH" 5 2, +C4<01>;
v0x1aee760_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aee7e0_0 .alias "d", 0 0, v0x1af25b0_0;
v0x1aee880_0 .net "en", 0 0, L_0x1b36f50; 1 drivers
v0x1aee920_0 .alias "q", 0 0, v0x1af0c70_0;
v0x1aeea00_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aeea80_0 .net "tmp", 0 0, L_0x1b36db0; 1 drivers
L_0x1b36db0 .functor MUXZ 1, v0x1aee610_0, L_0x1b38be0, L_0x1b36f50, C4<>;
S_0x1aee160 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1aedf00;
 .timescale 0 0;
P_0x1aee258 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1aee280 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1aee2a8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1aee4f0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aee570_0 .alias "d", 0 0, v0x1aeea80_0;
v0x1aee610_0 .var "q", 0 0;
v0x1aee6b0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aee400 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1aee160;
 .timescale 0 0;
S_0x1aed260 .scope module, "N_reg" "dff_en" 14 37, 5 1, S_0x1aec7a0;
 .timescale 0 0;
P_0x1aed358 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1aed380 .param/l "NO_RESET" 5 3, +C4<0>;
P_0x1aed3a8 .param/l "WIDTH" 5 2, +C4<01>;
v0x1aedb20_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aedba0_0 .alias "d", 0 0, v0x1af2530_0;
v0x1aedc40_0 .net "en", 0 0, L_0x1b371f0; 1 drivers
v0x1aedce0_0 .alias "q", 0 0, v0x1af0a40_0;
v0x1aeddc0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aede40_0 .net "tmp", 0 0, L_0x1b37050; 1 drivers
L_0x1b37050 .functor MUXZ 1, v0x1aed9d0_0, L_0x1b39050, L_0x1b371f0, C4<>;
S_0x1aed520 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1aed260;
 .timescale 0 0;
P_0x1aed618 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1aed640 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1aed668 .param/l "WIDTH" 6 2, +C4<01>;
v0x1aed8b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aed930_0 .alias "d", 0 0, v0x1aede40_0;
v0x1aed9d0_0 .var "q", 0 0;
v0x1aeda70_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aed7c0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1aed520;
 .timescale 0 0;
S_0x1ae40d0 .scope module, "EX_MEM_writeback_reg" "dff_en_clear" 3 172, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae41c8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1ae41f0 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1ae4218 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1ae4240 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae4268 .param/l "WIDTH" 8 2, +C4<01>;
v0x1aec400_0 .net "clear", 0 0, L_0x1b36820; 1 drivers
v0x1aec4b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aec530_0 .alias "d", 0 0, v0x1b1e0b0_0;
v0x1aec5b0_0 .net "en", 0 0, L_0x1b3a110; 1 drivers
v0x1aec660_0 .alias "q", 0 0, v0x1b1e520_0;
v0x1aec6e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b39c80 .functor MUXZ 1, v0x1aebdc0_0, L_0x1b394a0, L_0x1b3a110, C4<>;
S_0x1aeb5a0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1ae40d0;
 .timescale 0 0;
v0x1aec380_0 .net "tmp", 0 0, L_0x1b39c80; 1 drivers
S_0x1aeb690 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1aeb5a0;
 .timescale 0 0;
P_0x1aeb788 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1aeb7b0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1aeb7d8 .param/l "WIDTH" 9 2, +C4<01>;
v0x1aebf20_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1aebfa0_0 .alias "clear", 0 0, v0x1aec400_0;
v0x1aec040_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aec0c0_0 .alias "d", 0 0, v0x1aec380_0;
v0x1aec170_0 .alias "q", 0 0, v0x1b1e520_0;
v0x1aec240_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aec300_0 .net "tmp", 0 0, L_0x1b3a070; 1 drivers
L_0x1b3a070 .functor MUXZ 1, L_0x1b39c80, C4<0>, L_0x1b36820, C4<>;
S_0x1aeb910 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1aeb690;
 .timescale 0 0;
P_0x1aeba08 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1aeba30 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1aeba58 .param/l "WIDTH" 6 2, +C4<01>;
v0x1aebca0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aebd20_0 .alias "d", 0 0, v0x1aec300_0;
v0x1aebdc0_0 .var "q", 0 0;
v0x1aebe70_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aebbb0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1aeb910;
 .timescale 0 0;
S_0x1ae9a80 .scope module, "EX_MEM_writeback_dest_reg" "dff_en_clear" 3 173, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae9b78 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1ae9ba0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ae9bc8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ae9bf0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae9c18 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1aeab40_0 .net "clear", 0 0, L_0x1b36a50; 1 drivers
v0x1aeabc0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae3d40_0 .alias "d", 3 0, v0x1b1e340_0;
v0x1ae3dc0_0 .net "en", 0 0, L_0x1b369d0; 1 drivers
v0x1ae3ea0_0 .alias "q", 3 0, v0x1b1e3c0_0;
v0x1aeb050_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae9df0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ae9a80;
 .timescale 0 0;
S_0x1ae9ee0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ae9df0;
 .timescale 0 0;
P_0x1ae9fd8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1aea000 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1aea028 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1aea760_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aea7e0_0 .alias "d", 3 0, v0x1b1e340_0;
v0x1aea860_0 .alias "en", 0 0, v0x1ae3dc0_0;
v0x1aea900_0 .alias "q", 3 0, v0x1b1e3c0_0;
v0x1aeaa00_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1aeaa80_0 .net "tmp", 3 0, L_0x1b368a0; 1 drivers
L_0x1b368a0 .functor MUXZ 4, v0x1aea630_0, L_0x1b39500, L_0x1b369d0, C4<>;
S_0x1aea180 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ae9ee0;
 .timescale 0 0;
P_0x1aea278 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1aea2a0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1aea2c8 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1aea510_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1aea590_0 .alias "d", 3 0, v0x1aeaa80_0;
v0x1aea630_0 .var "q", 3 0;
v0x1aea6b0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1aea420 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1aea180;
 .timescale 0 0;
S_0x1ae85c0 .scope module, "EX_MEM_writeback_data_reg" "dff_en_clear" 3 174, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae86b8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1ae86e0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ae8708 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ae8730 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae8758 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1ae96e0_0 .net "clear", 0 0, L_0x1b3a170; 1 drivers
v0x1ae9760_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae97e0_0 .alias "d", 15 0, v0x1b1df80_0;
v0x1ae9860_0 .net "en", 0 0, L_0x1b3a5d0; 1 drivers
v0x1ae9940_0 .alias "q", 15 0, v0x1b1e1f0_0;
v0x1ae99c0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae89e0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ae85c0;
 .timescale 0 0;
S_0x1ae8ad0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ae89e0;
 .timescale 0 0;
P_0x1ae8bc8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1ae8bf0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1ae8c18 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1ae9350_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae93d0_0 .alias "d", 15 0, v0x1b1df80_0;
v0x1ae9450_0 .alias "en", 0 0, v0x1ae9860_0;
v0x1ae94f0_0 .alias "q", 15 0, v0x1b1e1f0_0;
v0x1ae95a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ae9620_0 .net "tmp", 15 0, L_0x1b3a4e0; 1 drivers
L_0x1b3a4e0 .functor MUXZ 16, v0x1ae9220_0, L_0x1b397d0, L_0x1b3a5d0, C4<>;
S_0x1ae8d70 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ae8ad0;
 .timescale 0 0;
P_0x1ae8e68 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1ae8e90 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1ae8eb8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1ae9100_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae9180_0 .alias "d", 15 0, v0x1ae9620_0;
v0x1ae9220_0 .var "q", 15 0;
v0x1ae92a0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae9010 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1ae8d70;
 .timescale 0 0;
S_0x1ae7000 .scope module, "EX_MEM_mem_read_reg" "dff_en_clear" 3 175, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae70f8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1ae7120 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1ae7148 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1ae7170 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae7198 .param/l "WIDTH" 8 2, +C4<01>;
v0x1ae8220_0 .net "clear", 0 0, L_0x1b384f0; 1 drivers
v0x1ae82d0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae8350_0 .alias "d", 0 0, v0x1b1d9c0_0;
v0x1ae83d0_0 .net "en", 0 0, L_0x1b38420; 1 drivers
v0x1ae8480_0 .alias "q", 0 0, v0x1b1da40_0;
v0x1ae8500_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b3a280 .functor MUXZ 1, v0x1ae7c10_0, L_0x1b39ab0, L_0x1b38420, C4<>;
S_0x1ae73d0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1ae7000;
 .timescale 0 0;
v0x1ae81a0_0 .net "tmp", 0 0, L_0x1b3a280; 1 drivers
S_0x1ae74c0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1ae73d0;
 .timescale 0 0;
P_0x1ae75b8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1ae75e0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1ae7608 .param/l "WIDTH" 9 2, +C4<01>;
v0x1ae7d40_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1ae7dc0_0 .alias "clear", 0 0, v0x1ae8220_0;
v0x1ae7e60_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae7ee0_0 .alias "d", 0 0, v0x1ae81a0_0;
v0x1ae7f90_0 .alias "q", 0 0, v0x1b1da40_0;
v0x1ae8060_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ae8120_0 .net "tmp", 0 0, L_0x1b3a3b0; 1 drivers
L_0x1b3a3b0 .functor MUXZ 1, L_0x1b3a280, C4<0>, L_0x1b384f0, C4<>;
S_0x1ae7760 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1ae74c0;
 .timescale 0 0;
P_0x1ae7858 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1ae7880 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1ae78a8 .param/l "WIDTH" 6 2, +C4<01>;
v0x1ae7af0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae7b70_0 .alias "d", 0 0, v0x1ae8120_0;
v0x1ae7c10_0 .var "q", 0 0;
v0x1ae7c90_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae7a00 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1ae7760;
 .timescale 0 0;
S_0x1ae5af0 .scope module, "EX_MEM_mem_write_reg" "dff_en_clear" 3 176, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae5be8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1ae5c10 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0x1ae5c38 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1ae5c60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae5c88 .param/l "WIDTH" 8 2, +C4<01>;
v0x1ae6c60_0 .net "clear", 0 0, L_0x1b3ac60; 1 drivers
v0x1ae6d10_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae6d90_0 .alias "d", 0 0, v0x1b1db50_0;
v0x1ae6e10_0 .net "en", 0 0, L_0x1b3aad0; 1 drivers
v0x1ae6ec0_0 .alias "q", 0 0, v0x1b1df00_0;
v0x1ae6f40_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b3a630 .functor MUXZ 1, v0x1ae6680_0, L_0x1b39b10, L_0x1b3aad0, C4<>;
S_0x1ae5e40 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0x1ae5af0;
 .timescale 0 0;
v0x1ae6be0_0 .net "tmp", 0 0, L_0x1b3a630; 1 drivers
S_0x1ae5f30 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0x1ae5e40;
 .timescale 0 0;
P_0x1ae6028 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0x1ae6050 .param/l "NO_RESET" 9 3, +C4<0>;
P_0x1ae6078 .param/l "WIDTH" 9 2, +C4<01>;
v0x1ae6780_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1ae6800_0 .alias "clear", 0 0, v0x1ae6c60_0;
v0x1ae68a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae6920_0 .alias "d", 0 0, v0x1ae6be0_0;
v0x1ae69d0_0 .alias "q", 0 0, v0x1b1df00_0;
v0x1ae6aa0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ae6b60_0 .net "tmp", 0 0, L_0x1b3a970; 1 drivers
L_0x1b3a970 .functor MUXZ 1, L_0x1b3a630, C4<0>, L_0x1b3ac60, C4<>;
S_0x1ae61d0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0x1ae5f30;
 .timescale 0 0;
P_0x1ae62c8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1ae62f0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1ae6318 .param/l "WIDTH" 6 2, +C4<01>;
v0x1ae6560_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae65e0_0 .alias "d", 0 0, v0x1ae6b60_0;
v0x1ae6680_0 .var "q", 0 0;
v0x1ae6700_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae6470 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1ae61d0;
 .timescale 0 0;
S_0x1ae4660 .scope module, "EX_MEM_mem_write_data_reg" "dff_en_clear" 3 177, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae4758 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1ae4780 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ae47a8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ae47d0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae47f8 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1ae5720_0 .net "clear", 0 0, L_0x1b3aee0; 1 drivers
v0x1ae57a0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae5820_0 .alias "d", 15 0, v0x1b1dcd0_0;
v0x1ae58d0_0 .net "en", 0 0, L_0x1b3ae60; 1 drivers
v0x1ae59b0_0 .alias "q", 15 0, v0x1b1dbd0_0;
v0x1ae5a30_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae49e0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ae4660;
 .timescale 0 0;
S_0x1ae4ad0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ae49e0;
 .timescale 0 0;
P_0x1ae4bc8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1ae4bf0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1ae4c18 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1ae5340_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae53c0_0 .alias "d", 15 0, v0x1b1dcd0_0;
v0x1ae5460_0 .alias "en", 0 0, v0x1ae58d0_0;
v0x1ae5500_0 .alias "q", 15 0, v0x1b1dbd0_0;
v0x1ae55e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ae5660_0 .net "tmp", 15 0, L_0x1b3ace0; 1 drivers
L_0x1b3ace0 .functor MUXZ 16, v0x1ae5220_0, L_0x1b1f540, L_0x1b3ae60, C4<>;
S_0x1ae4d70 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ae4ad0;
 .timescale 0 0;
P_0x1ae4e68 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1ae4e90 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1ae4eb8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1ae5100_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae5180_0 .alias "d", 15 0, v0x1ae5660_0;
v0x1ae5220_0 .var "q", 15 0;
v0x1ae52c0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae5010 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1ae4d70;
 .timescale 0 0;
S_0x1ae2ac0 .scope module, "EX_MEM_mem_write_data_src_reg_sel_reg" "dff_en_clear" 3 178, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ae2bb8 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1ae2be0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ae2c08 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ae2c30 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ae2c58 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1ae42e0_0 .net "clear", 0 0, L_0x1b3afb0; 1 drivers
v0x1ae4360_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae43e0_0 .alias "d", 3 0, v0x1b1dde0_0;
v0x1ae4460_0 .net "en", 0 0, L_0x1b3b4d0; 1 drivers
v0x1ae4510_0 .alias "q", 3 0, v0x1b1dd50_0;
v0x1ae45e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae3360 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ae2ac0;
 .timescale 0 0;
S_0x1ae3450 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ae3360;
 .timescale 0 0;
P_0x1ae3548 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1ae3570 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1ae3598 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1ae3cc0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adaf00_0 .alias "d", 3 0, v0x1b1dde0_0;
v0x1ae3f50_0 .alias "en", 0 0, v0x1ae4460_0;
v0x1ae3fd0_0 .alias "q", 3 0, v0x1b1dd50_0;
v0x1ae4050_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1adb1e0_0 .net "tmp", 3 0, L_0x1b3b3e0; 1 drivers
L_0x1b3b3e0 .functor MUXZ 4, v0x1ae3ba0_0, L_0x1b39d70, L_0x1b3b4d0, C4<>;
S_0x1ae36f0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ae3450;
 .timescale 0 0;
P_0x1ae37e8 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1ae3810 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1ae3838 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1ae3a80_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae3b00_0 .alias "d", 3 0, v0x1adb1e0_0;
v0x1ae3ba0_0 .var "q", 3 0;
v0x1ae3c40_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ae3990 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1ae36f0;
 .timescale 0 0;
S_0x1adcae0 .scope module, "memory_stage" "MEM" 3 180, 16 1, S_0x1acb4e0;
 .timescale 0 0;
L_0x1b1e130 .functor OR 1, v0x1ae7c10_0, v0x1ae6680_0, C4<0>, C4<0>;
L_0x1b1dac0 .functor AND 1, v0x1ae6680_0, L_0x1b3e970, C4<1>, C4<1>;
L_0x1b3b1e0 .functor OR 1, L_0x1b1dac0, v0x19b1470_0, C4<0>, C4<0>;
L_0x1b3bc20 .functor BUFZ 1, v0x1ae6680_0, C4<0>, C4<0>, C4<0>;
L_0x1b3fda0 .functor OR 1, v0x1ae7c10_0, v0x1ae6680_0, C4<0>, C4<0>;
L_0x1b3fe00 .functor NOT 1, L_0x1b3e970, C4<0>, C4<0>, C4<0>;
L_0x1b3fef0 .functor AND 1, L_0x1b3fda0, L_0x1b3fe00, C4<1>, C4<1>;
L_0x1b42140 .functor BUFZ 1, v0x1aebdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1b42230 .functor BUFZ 4, v0x1aea630_0, C4<0000>, C4<0000>, C4<0000>;
v0x1adddc0_0 .net "DCache_hit", 0 0, L_0x1b3e970; 1 drivers
v0x1adde90_0 .alias "DCache_line_addr", 13 0, v0x1b1cf90_0;
v0x1addf10_0 .alias "DCache_line_refill", 0 0, v0x1b1d2c0_0;
v0x1addf90_0 .alias "DCache_line_refill_data", 63 0, v0x1b1d390_0;
v0x1ade070_0 .alias "DCache_miss", 0 0, v0x1b1d460_0;
v0x1ade120_0 .net "DCache_read", 0 0, L_0x1b1e130; 1 drivers
v0x1ade1a0_0 .alias "DCache_read_data", 63 0, v0x1b1d530_0;
v0x1ade270_0 .alias "DCache_read_dirty", 0 0, v0x1b1d5b0_0;
v0x1ade390_0 .alias "DCache_read_tag", 7 0, v0x1b1d630_0;
v0x1ade460_0 .net "DCache_write", 0 0, L_0x1b3b1e0; 1 drivers
v0x1ade4e0_0 .net "DCache_write_data", 63 0, L_0x1b3ee20; 1 drivers
v0x1ade560_0 .net "DCache_write_data_from_cache", 63 0, L_0x1b3d470; 1 drivers
v0x1ade5e0_0 .net "DCache_write_data_from_mem", 63 0, L_0x1b3dcd0; 1 drivers
v0x1ade660_0 .net "DCache_write_dirty", 0 0, L_0x1b3bc20; 1 drivers
v0x1ade760_0 .alias "EX_MEM_mem_read", 0 0, v0x1b1da40_0;
v0x1ade7e0_0 .alias "EX_MEM_mem_write", 0 0, v0x1b1df00_0;
v0x1ade6e0_0 .alias "EX_MEM_mem_write_data", 15 0, v0x1b1dc50_0;
v0x1ade8f0_0 .alias "EX_MEM_writeback", 0 0, v0x1b1e520_0;
v0x1ade860_0 .alias "EX_MEM_writeback_data", 15 0, v0x1b1e1f0_0;
v0x1adea10_0 .alias "EX_MEM_writeback_dest", 3 0, v0x1b1e3c0_0;
v0x1ade970_0 .alias "MEM_WB_writeback", 0 0, v0x1b21630_0;
v0x1adeb40_0 .alias "MEM_WB_writeback_data", 15 0, v0x1b216b0_0;
v0x1adec80_0 .alias "MEM_WB_writeback_dest", 3 0, v0x1b21450_0;
v0x1aded00_0 .net *"_s100", 1 0, C4<11>; 1 drivers
v0x1adebc0_0 .net *"_s102", 0 0, L_0x1b3b860; 1 drivers
v0x1adee50_0 .net *"_s105", 47 0, L_0x1b3e4a0; 1 drivers
v0x1aded80_0 .net *"_s106", 63 0, L_0x1b3e830; 1 drivers
v0x1adefb0_0 .net *"_s108", 63 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1adeed0_0 .net *"_s11", 1 0, L_0x1b3bc80; 1 drivers
v0x1adf120_0 .net *"_s110", 63 0, L_0x1b3ebf0; 1 drivers
v0x1adf030_0 .net *"_s112", 63 0, L_0x1b3ec90; 1 drivers
v0x1adf2a0_0 .net *"_s114", 63 0, L_0x1b3ed30; 1 drivers
v0x1adf1a0_0 .net *"_s118", 63 0, L_0x1b3ef40; 1 drivers
v0x1adf220_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0x1adf440_0 .net *"_s122", 0 0, L_0x1b3fda0; 1 drivers
v0x1adf4c0_0 .net *"_s124", 0 0, L_0x1b3fe00; 1 drivers
v0x1adf340_0 .net *"_s129", 1 0, L_0x1b3ffe0; 1 drivers
v0x1adf670_0 .net *"_s130", 1 0, C4<00>; 1 drivers
v0x1adf540_0 .net *"_s132", 0 0, L_0x1b3efe0; 1 drivers
v0x1adf5e0_0 .net *"_s135", 15 0, L_0x1b40210; 1 drivers
v0x1adf840_0 .net *"_s137", 1 0, L_0x1b40080; 1 drivers
v0x1adf8c0_0 .net *"_s138", 1 0, C4<01>; 1 drivers
v0x1adf710_0 .net *"_s14", 0 0, L_0x1b3a740; 1 drivers
v0x1adf7b0_0 .net *"_s140", 0 0, L_0x1b40160; 1 drivers
v0x1adfad0_0 .net *"_s143", 15 0, L_0x1b402b0; 1 drivers
v0x1adfb70_0 .net *"_s145", 1 0, L_0x1b40350; 1 drivers
v0x1adf960_0 .net *"_s146", 1 0, C4<10>; 1 drivers
v0x1adfa00_0 .net *"_s148", 0 0, L_0x1b40690; 1 drivers
v0x1adfd80_0 .net *"_s151", 15 0, L_0x1b40730; 1 drivers
v0x1adfe20_0 .net *"_s153", 1 0, L_0x1b407d0; 1 drivers
v0x1adfc10_0 .net *"_s154", 1 0, C4<11>; 1 drivers
v0x1adfcb0_0 .net *"_s156", 0 0, L_0x1b403f0; 1 drivers
v0x1ae0050_0 .net *"_s159", 15 0, L_0x1b40530; 1 drivers
v0x1ae00d0_0 .net *"_s160", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0x1adfec0_0 .net *"_s162", 15 0, L_0x1b3f770; 1 drivers
v0x1adff60_0 .net *"_s164", 15 0, L_0x1b40d10; 1 drivers
v0x1ae0320_0 .net *"_s166", 15 0, L_0x1b40e00; 1 drivers
v0x1ae03a0_0 .net *"_s17", 47 0, L_0x1b3a880; 1 drivers
v0x1ae0150_0 .net *"_s171", 1 0, L_0x1b41140; 1 drivers
v0x1ae01f0_0 .net *"_s172", 1 0, C4<00>; 1 drivers
v0x1ae0290_0 .net *"_s174", 0 0, L_0x1b40ea0; 1 drivers
v0x1ae0630_0 .net *"_s177", 15 0, L_0x1b40fe0; 1 drivers
v0x1ae0440_0 .net *"_s179", 1 0, L_0x1b411e0; 1 drivers
v0x1ae04e0_0 .net *"_s18", 63 0, L_0x1b3bff0; 1 drivers
v0x1ae0580_0 .net *"_s180", 1 0, C4<01>; 1 drivers
v0x1ae08e0_0 .net *"_s182", 0 0, L_0x1b41580; 1 drivers
v0x1ae06d0_0 .net *"_s185", 15 0, L_0x1b41620; 1 drivers
v0x1ae0770_0 .net *"_s187", 1 0, L_0x1b416c0; 1 drivers
v0x1ae0810_0 .net *"_s188", 1 0, C4<10>; 1 drivers
v0x1ae0b90_0 .net *"_s190", 0 0, L_0x1b40870; 1 drivers
v0x1ae0980_0 .net *"_s193", 15 0, L_0x1b409b0; 1 drivers
v0x1ae0a20_0 .net *"_s195", 1 0, L_0x1b41760; 1 drivers
v0x1ae0ac0_0 .net *"_s196", 1 0, C4<11>; 1 drivers
v0x1ae0e60_0 .net *"_s198", 0 0, L_0x1b40a50; 1 drivers
v0x1ae0c10_0 .net *"_s201", 15 0, L_0x1b412c0; 1 drivers
v0x1ae0cb0_0 .net *"_s202", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0x1ae0d50_0 .net *"_s204", 15 0, L_0x1b413a0; 1 drivers
v0x1ae1150_0 .net *"_s206", 15 0, L_0x1b41b60; 1 drivers
v0x1ae0ee0_0 .net *"_s208", 15 0, L_0x1b41cf0; 1 drivers
v0x1ae0f80_0 .net *"_s21", 1 0, L_0x1b3c090; 1 drivers
v0x1ae1020_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v0x1ae10c0_0 .net *"_s24", 0 0, L_0x1b3c130; 1 drivers
v0x1ae1470_0 .net *"_s27", 31 0, L_0x1b3c270; 1 drivers
v0x1ae14f0_0 .net *"_s29", 15 0, L_0x1b3c360; 1 drivers
v0x1ae11f0_0 .net *"_s30", 63 0, L_0x1b3c400; 1 drivers
v0x1ae1290_0 .net *"_s33", 1 0, L_0x1b3c5e0; 1 drivers
v0x1ae1330_0 .net *"_s34", 1 0, C4<10>; 1 drivers
v0x1ae13d0_0 .net *"_s36", 0 0, L_0x1b3bd20; 1 drivers
v0x1ae1840_0 .net *"_s39", 15 0, L_0x1b3be10; 1 drivers
v0x1ae18e0_0 .net *"_s4", 0 0, L_0x1b1dac0; 1 drivers
v0x1ae1590_0 .net *"_s41", 31 0, L_0x1b3beb0; 1 drivers
v0x1ae1630_0 .net *"_s42", 63 0, L_0x1b3c9e0; 1 drivers
v0x1ae16d0_0 .net *"_s45", 1 0, L_0x1b3cad0; 1 drivers
v0x1ae1770_0 .net *"_s46", 1 0, C4<11>; 1 drivers
v0x1ae1c60_0 .net *"_s48", 0 0, L_0x1b3cc00; 1 drivers
v0x1ae1ce0_0 .net *"_s51", 47 0, L_0x1b3cd40; 1 drivers
v0x1ae1980_0 .net *"_s52", 63 0, L_0x1b3ce80; 1 drivers
v0x1ae1a20_0 .net *"_s54", 63 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1ae1ac0_0 .net *"_s56", 63 0, L_0x1b3c680; 1 drivers
v0x1ae1b60_0 .net *"_s58", 63 0, L_0x1b3c820; 1 drivers
v0x1ae2090_0 .net *"_s60", 63 0, L_0x1b3d2c0; 1 drivers
v0x1ae2110_0 .net *"_s65", 1 0, L_0x1b3d600; 1 drivers
v0x1ae1d60_0 .net *"_s66", 1 0, C4<00>; 1 drivers
v0x1ae1de0_0 .net *"_s68", 0 0, L_0x1b3d770; 1 drivers
v0x1ae1e80_0 .net *"_s71", 47 0, L_0x1b3d860; 1 drivers
v0x1ae1f20_0 .net *"_s72", 63 0, L_0x1b3d6a0; 1 drivers
v0x1ae1fc0_0 .net *"_s75", 1 0, L_0x1b3da30; 1 drivers
v0x1ae24f0_0 .net *"_s76", 1 0, C4<01>; 1 drivers
v0x1ae2190_0 .net *"_s78", 0 0, L_0x1b3d940; 1 drivers
v0x1ae2230_0 .net *"_s81", 31 0, L_0x1b3d010; 1 drivers
v0x1ae22d0_0 .net *"_s83", 15 0, L_0x1b3dad0; 1 drivers
v0x1ae2370_0 .net *"_s84", 63 0, L_0x1b3df30; 1 drivers
v0x1ae2410_0 .net *"_s87", 1 0, L_0x1b3de30; 1 drivers
v0x1ae2900_0 .net *"_s88", 1 0, C4<10>; 1 drivers
v0x1ae2570_0 .net *"_s90", 0 0, L_0x1b3e1f0; 1 drivers
v0x1ae25f0_0 .net *"_s93", 15 0, L_0x1b3e0e0; 1 drivers
v0x1ae2690_0 .net *"_s95", 31 0, L_0x1b3e3b0; 1 drivers
v0x1ae2730_0 .net *"_s96", 63 0, L_0x1b3e290; 1 drivers
v0x1ae27d0_0 .net *"_s99", 1 0, L_0x1b3e580; 1 drivers
v0x1ae2870_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ae2d50_0 .net "read_data", 15 0, L_0x1b42370; 1 drivers
v0x1ae2df0_0 .net "read_data_from_cache", 15 0, L_0x1b40c10; 1 drivers
v0x1ae29a0_0 .net "read_data_from_mem", 15 0, L_0x1b41930; 1 drivers
v0x1ae2a40_0 .alias "rst_n", 0 0, v0x1b23130_0;
L_0x1b3b140 .part v0x1ae9220_0, 2, 14;
L_0x1b3bc80 .part v0x1ae9220_0, 0, 2;
L_0x1b3a740 .cmp/eq 2, L_0x1b3bc80, C4<00>;
L_0x1b3a880 .part L_0x1b3fbd0, 16, 48;
L_0x1b3bff0 .concat [ 16 48 0 0], L_0x1b252c0, L_0x1b3a880;
L_0x1b3c090 .part v0x1ae9220_0, 0, 2;
L_0x1b3c130 .cmp/eq 2, L_0x1b3c090, C4<01>;
L_0x1b3c270 .part L_0x1b3fbd0, 32, 32;
L_0x1b3c360 .part L_0x1b3fbd0, 0, 16;
L_0x1b3c400 .concat [ 16 16 32 0], L_0x1b3c360, L_0x1b252c0, L_0x1b3c270;
L_0x1b3c5e0 .part v0x1ae9220_0, 0, 2;
L_0x1b3bd20 .cmp/eq 2, L_0x1b3c5e0, C4<10>;
L_0x1b3be10 .part L_0x1b3fbd0, 48, 16;
L_0x1b3beb0 .part L_0x1b3fbd0, 0, 32;
L_0x1b3c9e0 .concat [ 32 16 16 0], L_0x1b3beb0, L_0x1b252c0, L_0x1b3be10;
L_0x1b3cad0 .part v0x1ae9220_0, 0, 2;
L_0x1b3cc00 .cmp/eq 2, L_0x1b3cad0, C4<11>;
L_0x1b3cd40 .part L_0x1b3fbd0, 0, 48;
L_0x1b3ce80 .concat [ 48 16 0 0], L_0x1b3cd40, L_0x1b252c0;
L_0x1b3c680 .functor MUXZ 64, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1b3ce80, L_0x1b3cc00, C4<>;
L_0x1b3c820 .functor MUXZ 64, L_0x1b3c680, L_0x1b3c9e0, L_0x1b3bd20, C4<>;
L_0x1b3d2c0 .functor MUXZ 64, L_0x1b3c820, L_0x1b3c400, L_0x1b3c130, C4<>;
L_0x1b3d470 .functor MUXZ 64, L_0x1b3d2c0, L_0x1b3bff0, L_0x1b3a740, C4<>;
L_0x1b3d600 .part v0x1ae9220_0, 0, 2;
L_0x1b3d770 .cmp/eq 2, L_0x1b3d600, C4<00>;
L_0x1b3d860 .part v0x19b1510_0, 16, 48;
L_0x1b3d6a0 .concat [ 16 48 0 0], L_0x1b252c0, L_0x1b3d860;
L_0x1b3da30 .part v0x1ae9220_0, 0, 2;
L_0x1b3d940 .cmp/eq 2, L_0x1b3da30, C4<01>;
L_0x1b3d010 .part v0x19b1510_0, 32, 32;
L_0x1b3dad0 .part v0x19b1510_0, 0, 16;
L_0x1b3df30 .concat [ 16 16 32 0], L_0x1b3dad0, L_0x1b252c0, L_0x1b3d010;
L_0x1b3de30 .part v0x1ae9220_0, 0, 2;
L_0x1b3e1f0 .cmp/eq 2, L_0x1b3de30, C4<10>;
L_0x1b3e0e0 .part v0x19b1510_0, 48, 16;
L_0x1b3e3b0 .part v0x19b1510_0, 0, 32;
L_0x1b3e290 .concat [ 32 16 16 0], L_0x1b3e3b0, L_0x1b252c0, L_0x1b3e0e0;
L_0x1b3e580 .part v0x1ae9220_0, 0, 2;
L_0x1b3b860 .cmp/eq 2, L_0x1b3e580, C4<11>;
L_0x1b3e4a0 .part v0x19b1510_0, 0, 48;
L_0x1b3e830 .concat [ 48 16 0 0], L_0x1b3e4a0, L_0x1b252c0;
L_0x1b3ebf0 .functor MUXZ 64, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1b3e830, L_0x1b3b860, C4<>;
L_0x1b3ec90 .functor MUXZ 64, L_0x1b3ebf0, L_0x1b3e290, L_0x1b3e1f0, C4<>;
L_0x1b3ed30 .functor MUXZ 64, L_0x1b3ec90, L_0x1b3df30, L_0x1b3d940, C4<>;
L_0x1b3dcd0 .functor MUXZ 64, L_0x1b3ed30, L_0x1b3d6a0, L_0x1b3d770, C4<>;
L_0x1b3ef40 .functor MUXZ 64, L_0x1b3d470, L_0x1b3dcd0, v0x19b1470_0, C4<>;
L_0x1b3ee20 .functor MUXZ 64, L_0x1b3ef40, v0x19b1510_0, v0x1ae7c10_0, C4<>;
L_0x1b3ffe0 .part v0x1ae9220_0, 0, 2;
L_0x1b3efe0 .cmp/eq 2, L_0x1b3ffe0, C4<00>;
L_0x1b40210 .part L_0x1b3fbd0, 0, 16;
L_0x1b40080 .part v0x1ae9220_0, 0, 2;
L_0x1b40160 .cmp/eq 2, L_0x1b40080, C4<01>;
L_0x1b402b0 .part L_0x1b3fbd0, 16, 16;
L_0x1b40350 .part v0x1ae9220_0, 0, 2;
L_0x1b40690 .cmp/eq 2, L_0x1b40350, C4<10>;
L_0x1b40730 .part L_0x1b3fbd0, 32, 16;
L_0x1b407d0 .part v0x1ae9220_0, 0, 2;
L_0x1b403f0 .cmp/eq 2, L_0x1b407d0, C4<11>;
L_0x1b40530 .part L_0x1b3fbd0, 48, 16;
L_0x1b3f770 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0x1b40530, L_0x1b403f0, C4<>;
L_0x1b40d10 .functor MUXZ 16, L_0x1b3f770, L_0x1b40730, L_0x1b40690, C4<>;
L_0x1b40e00 .functor MUXZ 16, L_0x1b40d10, L_0x1b402b0, L_0x1b40160, C4<>;
L_0x1b40c10 .functor MUXZ 16, L_0x1b40e00, L_0x1b40210, L_0x1b3efe0, C4<>;
L_0x1b41140 .part v0x1ae9220_0, 0, 2;
L_0x1b40ea0 .cmp/eq 2, L_0x1b41140, C4<00>;
L_0x1b40fe0 .part v0x19b1510_0, 0, 16;
L_0x1b411e0 .part v0x1ae9220_0, 0, 2;
L_0x1b41580 .cmp/eq 2, L_0x1b411e0, C4<01>;
L_0x1b41620 .part v0x19b1510_0, 16, 16;
L_0x1b416c0 .part v0x1ae9220_0, 0, 2;
L_0x1b40870 .cmp/eq 2, L_0x1b416c0, C4<10>;
L_0x1b409b0 .part v0x19b1510_0, 32, 16;
L_0x1b41760 .part v0x1ae9220_0, 0, 2;
L_0x1b40a50 .cmp/eq 2, L_0x1b41760, C4<11>;
L_0x1b412c0 .part v0x19b1510_0, 48, 16;
L_0x1b413a0 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0x1b412c0, L_0x1b40a50, C4<>;
L_0x1b41b60 .functor MUXZ 16, L_0x1b413a0, L_0x1b409b0, L_0x1b40870, C4<>;
L_0x1b41cf0 .functor MUXZ 16, L_0x1b41b60, L_0x1b41620, L_0x1b41580, C4<>;
L_0x1b41930 .functor MUXZ 16, L_0x1b41cf0, L_0x1b40fe0, L_0x1b40ea0, C4<>;
L_0x1b42370 .functor MUXZ 16, L_0x1b40c10, L_0x1b41930, v0x19b1470_0, C4<>;
L_0x1b426a0 .functor MUXZ 16, v0x1ae9220_0, L_0x1b42370, v0x1ae7c10_0, C4<>;
S_0x1adcbd0 .scope module, "DCache" "cache" 16 44, 7 1, S_0x1adcae0;
 .timescale 0 0;
L_0x1b3f1b0 .functor AND 1, L_0x1b3b1e0, v0x1addb10_0, C4<1>, C4<1>;
L_0x1b3f490 .functor OR 1, L_0x1b1e130, L_0x1b3b1e0, C4<0>, C4<0>;
L_0x1b3f580 .functor AND 1, L_0x1b3f350, L_0x1b3f490, C4<1>, C4<1>;
L_0x1b3fae0 .functor AND 1, L_0x1b3eb00, L_0x1b3f9b0, C4<1>, C4<1>;
v0x1adcd40_0 .net *"_s10", 0 0, L_0x1b3f580; 1 drivers
v0x1adce00_0 .net *"_s13", 0 0, L_0x1b3f630; 1 drivers
v0x1adcea0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x1adcf40_0 .net *"_s19", 0 0, L_0x1b3eb00; 1 drivers
v0x1adcff0_0 .net *"_s21", 0 0, L_0x1b3f9b0; 1 drivers
v0x1add090_0 .net *"_s3", 7 0, L_0x1b3f210; 1 drivers
v0x1add170_0 .net *"_s5", 7 0, L_0x1b3f2b0; 1 drivers
v0x1add210_0 .net *"_s6", 0 0, L_0x1b3f350; 1 drivers
v0x1add300_0 .net *"_s8", 0 0, L_0x1b3f490; 1 drivers
v0x1add3a0_0 .alias "addr", 13 0, v0x1b1cf90_0;
v0x1add420_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1add4a0_0 .alias "dirty", 0 0, v0x1b1d5b0_0;
v0x1add550_0 .alias "hit", 0 0, v0x1adddc0_0;
v0x1add5d0_0 .var "line", 73 0;
v0x1add6d0 .array "mem", 63 0, 73 0;
v0x1add750_0 .alias "rd_data", 63 0, v0x1b1d530_0;
v0x1add650_0 .alias "re", 0 0, v0x1ade120_0;
v0x1add890_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1add7d0_0 .alias "tag_out", 7 0, v0x1b1d630_0;
v0x1add9e0_0 .alias "wdirty", 0 0, v0x1ade660_0;
v0x1add910_0 .alias "we", 0 0, v0x1ade460_0;
v0x1addb10_0 .var "we_del", 0 0;
v0x1adda80_0 .net "we_filt", 0 0, L_0x1b3f1b0; 1 drivers
v0x1addc70_0 .alias "wr_data", 63 0, v0x1ade4e0_0;
v0x1addbb0_0 .var "x", 6 0;
E_0x1adc940 .event edge, v0x19ad320_0, v0x1add650_0, v0x19ca4f0_0;
E_0x1adccc0/0 .event edge, v0x1adda80_0, v0x19ca4f0_0;
E_0x1adccc0/1 .event negedge, v0x193d750_0;
E_0x1adccc0 .event/or E_0x1adccc0/0, E_0x1adccc0/1;
E_0x1adccf0 .event edge, v0x1add910_0;
L_0x1b3f210 .part v0x1add5d0_0, 64, 8;
L_0x1b3f2b0 .part L_0x1b3b140, 6, 8;
L_0x1b3f350 .cmp/eq 8, L_0x1b3f210, L_0x1b3f2b0;
L_0x1b3f630 .part v0x1add5d0_0, 73, 1;
L_0x1b3e970 .functor MUXZ 1, C4<0>, L_0x1b3f630, L_0x1b3f580, C4<>;
L_0x1b3eb00 .part v0x1add5d0_0, 73, 1;
L_0x1b3f9b0 .part v0x1add5d0_0, 72, 1;
L_0x1b3fbd0 .part v0x1add5d0_0, 0, 64;
L_0x1b3fc70 .part v0x1add5d0_0, 64, 8;
S_0x1adb6d0 .scope module, "MEM_WB_writeback_reg" "dff_en_clear" 3 182, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1adb7c8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0x1adb7f0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1adb818 .param/l "NO_RESET" 8 3, +C4<0>;
P_0x1adb840 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1adb868 .param/l "WIDTH" 8 2, +C4<01>;
v0x1adc740_0 .net "clear", 0 0, L_0x1b3b530; 1 drivers
v0x1adc7c0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adc840_0 .alias "d", 0 0, v0x1b21630_0;
v0x1adc8c0_0 .net "en", 0 0, L_0x1adeae0; 1 drivers
v0x1adc9a0_0 .alias "q", 0 0, v0x1b21a40_0;
v0x1adca20_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1adba40 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1adb6d0;
 .timescale 0 0;
S_0x1adbb30 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1adba40;
 .timescale 0 0;
P_0x1adbc28 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0x1adbc50 .param/l "NO_RESET" 5 3, +C4<0>;
P_0x1adbc78 .param/l "WIDTH" 5 2, +C4<01>;
v0x1adc3b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adc430_0 .alias "d", 0 0, v0x1b21630_0;
v0x1adc4b0_0 .alias "en", 0 0, v0x1adc8c0_0;
v0x1adc550_0 .alias "q", 0 0, v0x1b21a40_0;
v0x1adc600_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1adc680_0 .net "tmp", 0 0, L_0x1b427d0; 1 drivers
L_0x1b427d0 .functor MUXZ 1, v0x1adc280_0, L_0x1b42140, L_0x1adeae0, C4<>;
S_0x1adbdd0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1adbb30;
 .timescale 0 0;
P_0x1adbec8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0x1adbef0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x1adbf18 .param/l "WIDTH" 6 2, +C4<01>;
v0x1adc160_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adc1e0_0 .alias "d", 0 0, v0x1adc680_0;
v0x1adc280_0 .var "q", 0 0;
v0x1adc300_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1adc070 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x1adbdd0;
 .timescale 0 0;
S_0x1ada1a0 .scope module, "MEM_WB_writeback_dest_reg" "dff_en_clear" 3 183, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ada298 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0x1ada2c0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ada2e8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ada310 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ada338 .param/l "WIDTH" 8 2, +C4<0100>;
v0x1adb330_0 .net "clear", 0 0, L_0x1b3b780; 1 drivers
v0x1adb3b0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adb430_0 .alias "d", 3 0, v0x1b21450_0;
v0x1adb4b0_0 .net "en", 0 0, L_0x1b3b720; 1 drivers
v0x1adb590_0 .alias "q", 3 0, v0x1b214d0_0;
v0x1adb610_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ada510 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ada1a0;
 .timescale 0 0;
S_0x1ada600 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ada510;
 .timescale 0 0;
P_0x1ada6f8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0x1ada720 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1ada748 .param/l "WIDTH" 5 2, +C4<0100>;
v0x1adae80_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ad9780_0 .alias "d", 3 0, v0x1b21450_0;
v0x1adb010_0 .alias "en", 0 0, v0x1adb4b0_0;
v0x1adb0b0_0 .alias "q", 3 0, v0x1b214d0_0;
v0x1adb160_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ad99e0_0 .net "tmp", 3 0, L_0x1b3b5e0; 1 drivers
L_0x1b3b5e0 .functor MUXZ 4, v0x1adad50_0, L_0x1b42230, L_0x1b3b720, C4<>;
S_0x1ada8a0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ada600;
 .timescale 0 0;
P_0x1ada998 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0x1ada9c0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1ada9e8 .param/l "WIDTH" 6 2, +C4<0100>;
v0x1adac30_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1adacb0_0 .alias "d", 3 0, v0x1ad99e0_0;
v0x1adad50_0 .var "q", 3 0;
v0x1adadd0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1adab40 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1ada8a0;
 .timescale 0 0;
S_0x1ad8c60 .scope module, "MEM_WB_writeback_data_reg" "dff_en_clear" 3 184, 8 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x1ad8d58 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0x1ad8d80 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0x1ad8da8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0x1ad8dd0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0x1ad8df8 .param/l "WIDTH" 8 2, +C4<010000>;
v0x1ad9e00_0 .net "clear", 0 0, L_0x1b42960; 1 drivers
v0x1ad9e80_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ad9f00_0 .alias "d", 15 0, v0x1b216b0_0;
v0x1ad9f80_0 .net "en", 0 0, L_0x1b42de0; 1 drivers
v0x1ada060_0 .alias "q", 15 0, v0x1b21340_0;
v0x1ada0e0_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ad8fe0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0x1ad8c60;
 .timescale 0 0;
S_0x1ad90d0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0x1ad8fe0;
 .timescale 0 0;
P_0x1ad91c8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0x1ad91f0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0x1ad9218 .param/l "WIDTH" 5 2, +C4<010000>;
v0x1ad9a70_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ad9af0_0 .alias "d", 15 0, v0x1b216b0_0;
v0x1ad9b70_0 .alias "en", 0 0, v0x1ad9f80_0;
v0x1ad9c10_0 .alias "q", 15 0, v0x1b21340_0;
v0x1ad9cc0_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x1ad9d40_0 .net "tmp", 15 0, L_0x1b42d40; 1 drivers
L_0x1b42d40 .functor MUXZ 16, v0x1ad98b0_0, L_0x1b426a0, L_0x1b42de0, C4<>;
S_0x1ad9370 .scope module, "dff_register" "dff" 5 11, 6 1, S_0x1ad90d0;
 .timescale 0 0;
P_0x1ad9468 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0x1ad9490 .param/l "NO_RESET" 6 3, +C4<01>;
P_0x1ad94b8 .param/l "WIDTH" 6 2, +C4<010000>;
v0x1ad9700_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ad9810_0 .alias "d", 15 0, v0x1ad9d40_0;
v0x1ad98b0_0 .var "q", 15 0;
v0x1ad9930_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x1ad9610 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0x1ad9370;
 .timescale 0 0;
S_0x1ad8720 .scope module, "writeback_stage" "WB" 3 186, 17 1, S_0x1acb4e0;
 .timescale 0 0;
L_0x1b42a50 .functor BUFZ 1, v0x1adc280_0, C4<0>, C4<0>, C4<0>;
L_0x1b42ab0 .functor BUFZ 4, v0x1adad50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1b42b10 .functor BUFZ 16, v0x1ad98b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1ad8810_0 .alias "MEM_WB_writeback", 0 0, v0x1b21a40_0;
v0x1ad8890_0 .alias "MEM_WB_writeback_data", 15 0, v0x1b21340_0;
v0x1ad8910_0 .alias "MEM_WB_writeback_dest", 3 0, v0x1b214d0_0;
v0x1ad8990_0 .alias "WB_ID_reg_write", 0 0, v0x1b219c0_0;
v0x1ad8a10_0 .alias "WB_ID_reg_write_data", 15 0, v0x1b21e00_0;
v0x1ad8a90_0 .alias "WB_ID_reg_write_dest", 3 0, v0x1b21ac0_0;
v0x1ad8b10_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1ad8b90_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x19a1c90 .scope module, "vonNeumannMemoryWithController" "UnifiedMemoryWithController" 3 188, 18 1, S_0x1acb4e0;
 .timescale 0 0;
P_0x19a1d88 .param/l "DCACHE_REFILL" 18 26, C4<11>;
P_0x19a1db0 .param/l "DCACHE_WRITEBACK" 18 25, C4<10>;
P_0x19a1dd8 .param/l "ICACHE_REFILL" 18 24, C4<01>;
P_0x19a1e00 .param/l "IDLE" 18 23, C4<00>;
v0x19ad320_0 .alias "DCache_line_addr", 13 0, v0x1b1cf90_0;
v0x19b1470_0 .var "DCache_line_refill", 0 0;
v0x19b1510_0 .var "DCache_line_refill_data", 63 0;
v0x19b15b0_0 .alias "DCache_miss", 0 0, v0x1b1d460_0;
v0x19b1660_0 .alias "DCache_read_data", 63 0, v0x1b1d530_0;
v0x19b53c0_0 .alias "DCache_read_dirty", 0 0, v0x1b1d5b0_0;
v0x19b5460_0 .alias "DCache_read_tag", 7 0, v0x1b1d630_0;
v0x19b5500_0 .var "FSM_next_state", 1 0;
v0x19b5580_0 .net "FSM_state", 1 0, v0x193d6b0_0; 1 drivers
v0x19c1690_0 .alias "ICache_line_addr", 13 0, v0x1b1e630_0;
v0x19c1710_0 .var "ICache_line_refill", 0 0;
v0x19c1790_0 .var "ICache_line_refill_data", 63 0;
v0x19c1810_0 .alias "ICache_miss", 0 0, v0x1b1e6b0_0;
v0x1937f20_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x1938020_0 .var "mem_addr", 13 0;
v0x19380a0_0 .var "mem_read", 0 0;
v0x1937fa0_0 .net "mem_read_data", 63 0, v0x1971030_0; 1 drivers
v0x1ad84d0_0 .net "mem_ready", 0 0, v0x19710d0_0; 1 drivers
v0x1938120_0 .var "mem_write", 0 0;
v0x1ad85f0_0 .var "mem_write_data", 63 0;
v0x1ad8550_0 .alias "rst_n", 0 0, v0x1b23130_0;
E_0x1a5fe30/0 .event edge, v0x1971030_0, v0x19b1660_0, v0x193d6b0_0, v0x19b15b0_0;
E_0x1a5fe30/1 .event edge, v0x19b53c0_0, v0x19b5460_0, v0x19ad320_0, v0x19c1810_0;
E_0x1a5fe30/2 .event edge, v0x19c1690_0, v0x19710d0_0;
E_0x1a5fe30 .event/or E_0x1a5fe30/0, E_0x1a5fe30/1, E_0x1a5fe30/2;
S_0x1941220 .scope module, "vonNeumannMemory" "unified_mem" 18 28, 19 2, S_0x19a1c90;
 .timescale 0 0;
P_0x1941318 .param/l "IDLE" 19 21, C4<00>;
P_0x1941340 .param/l "READ" 19 23, C4<10>;
P_0x1941368 .param/l "WRITE" 19 22, C4<01>;
v0x1972f10_0 .net "addr", 13 0, v0x1938020_0; 1 drivers
v0x1972fd0_0 .var "addr_capture", 13 0;
v0x1973070_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x196b9e0_0 .var "clr_cnt", 0 0;
v0x196ba90_0 .var "int_re", 0 0;
v0x196bb10_0 .var "int_we", 0 0;
v0x196bbd0 .array "mem", 65535 0, 15 0;
v0x1970fb0_0 .var "nxt_state", 1 0;
v0x1971030_0 .var "rd_data", 63 0;
v0x19710d0_0 .var "rdy", 0 0;
v0x196d8c0_0 .net "re", 0 0, v0x19380a0_0; 1 drivers
v0x196d960_0 .alias "rst_n", 0 0, v0x1b23130_0;
v0x196d9e0_0 .var "state", 1 0;
v0x196da60_0 .var "wait_state_cnt", 1 0;
v0x19ad3c0_0 .net "wdata", 63 0, v0x1ad85f0_0; 1 drivers
v0x19ad460_0 .net "we", 0 0, v0x1938120_0; 1 drivers
E_0x1941480 .event edge, v0x196da60_0, v0x19ad460_0, v0x196d8c0_0, v0x196d9e0_0;
E_0x193d800 .event edge, v0x196ba90_0, v0x19ca4f0_0;
E_0x193d850 .event edge, v0x196bb10_0, v0x19ca4f0_0;
E_0x1972eb0 .event posedge, v0x19ca4f0_0;
S_0x19b9080 .scope module, "FSM_state_reg" "dff" 18 29, 6 1, S_0x19a1c90;
 .timescale 0 0;
P_0x19b9178 .param/l "DEFAULT_VALUE" 6 4, C4<00>;
P_0x19b91a0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0x19b91c8 .param/l "WIDTH" 6 2, +C4<010>;
v0x19ca4f0_0 .alias "clk", 0 0, v0x1b22e90_0;
v0x193d610_0 .net "d", 1 0, v0x19b5500_0; 1 drivers
v0x193d6b0_0 .var "q", 1 0;
v0x193d750_0 .alias "rst_n", 0 0, v0x1b23130_0;
S_0x19ca3e0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0x19b9080;
 .timescale 0 0;
E_0x19a1ef0/0 .event negedge, v0x193d750_0;
E_0x19a1ef0/1 .event posedge, v0x19ca4f0_0;
E_0x19a1ef0 .event/or E_0x19a1ef0/0, E_0x19a1ef0/1;
S_0x1982ee0 .scope generate, "genblk2" "genblk2" 3 85, 3 85, S_0x1acb4e0;
 .timescale 0 0;
L_0x1b1e4c0 .functor NOT 1, L_0x1b39330, C4<0>, C4<0>, C4<0>;
L_0x1b192a0 .functor AND 1, L_0x1b2cea0, L_0x1b1e4c0, C4<1>, C4<1>;
L_0x1b1e730 .functor NOT 1, v0x1b04fd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b1f450 .functor AND 1, L_0x1b192a0, L_0x1b1e730, C4<1>, C4<1>;
L_0x1b1fe50 .functor NOT 1, v0x1affbd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b19400 .functor AND 1, L_0x1b1f450, L_0x1b1fe50, C4<1>, C4<1>;
L_0x1b23470 .functor NOT 1, v0x1aebdc0_0, C4<0>, C4<0>, C4<0>;
L_0x1b239f0 .functor AND 1, L_0x1b19400, L_0x1b23470, C4<1>, C4<1>;
L_0x1b23a50 .functor NOT 1, v0x1ae6680_0, C4<0>, C4<0>, C4<0>;
L_0x1b23ab0 .functor AND 1, L_0x1b239f0, L_0x1b23a50, C4<1>, C4<1>;
L_0x1b23b70 .functor NOT 1, v0x1adc280_0, C4<0>, C4<0>, C4<0>;
L_0x1b23bd0 .functor AND 1, L_0x1b23ab0, L_0x1b23b70, C4<1>, C4<1>;
v0x1982fd0_0 .net *"_s0", 0 0, L_0x1b1e4c0; 1 drivers
v0x1983090_0 .net *"_s10", 0 0, L_0x1b19400; 1 drivers
v0x1974ec0_0 .net *"_s12", 0 0, L_0x1b23470; 1 drivers
v0x19997d0_0 .net *"_s14", 0 0, L_0x1b239f0; 1 drivers
v0x1999850_0 .net *"_s16", 0 0, L_0x1b23a50; 1 drivers
v0x19998f0_0 .net *"_s18", 0 0, L_0x1b23ab0; 1 drivers
v0x1999990_0 .net *"_s2", 0 0, L_0x1b192a0; 1 drivers
v0x19a0410_0 .net *"_s20", 0 0, L_0x1b23b70; 1 drivers
v0x19a04b0_0 .net *"_s4", 0 0, L_0x1b1e730; 1 drivers
v0x19a0550_0 .net *"_s6", 0 0, L_0x1b1f450; 1 drivers
v0x19a05f0_0 .net *"_s8", 0 0, L_0x1b1fe50; 1 drivers
S_0x1976820 .scope generate, "genblk4" "genblk4" 3 110, 3 110, S_0x1acb4e0;
 .timescale 0 0;
L_0x1b23b10 .functor AND 1, v0x1af7490_0, v0x1aebdc0_0, C4<1>, C4<1>;
L_0x1b23ef0 .functor AND 1, L_0x1b23b10, L_0x1b23dc0, C4<1>, C4<1>;
L_0x1b23f50 .functor AND 1, v0x1af7490_0, v0x1adc280_0, C4<1>, C4<1>;
L_0x1b24050 .functor AND 1, L_0x1b23f50, L_0x1b23fb0, C4<1>, C4<1>;
L_0x1b24370 .functor AND 1, v0x1af4a00_0, v0x1aebdc0_0, C4<1>, C4<1>;
L_0x1b24500 .functor AND 1, L_0x1b24370, L_0x1b24460, C4<1>, C4<1>;
L_0x1b245b0 .functor AND 1, v0x1af4a00_0, v0x1adc280_0, C4<1>, C4<1>;
L_0x1b246b0 .functor AND 1, L_0x1b245b0, L_0x1b24610, C4<1>, C4<1>;
L_0x1b24b10 .functor AND 1, v0x1affbd0_0, v0x1adc280_0, C4<1>, C4<1>;
L_0x1b21730 .functor AND 1, L_0x1b24b10, L_0x1b24c80, C4<1>, C4<1>;
L_0x1b24fb0 .functor AND 1, v0x1ae6680_0, v0x1adc280_0, C4<1>, C4<1>;
L_0x1b21550 .functor AND 1, L_0x1b24fb0, L_0x1b25010, C4<1>, C4<1>;
v0x1a46720_0 .net *"_s0", 0 0, L_0x1b23b10; 1 drivers
v0x1a85810_0 .net *"_s10", 0 0, L_0x1b24050; 1 drivers
v0x1a5fd30_0 .net *"_s12", 15 0, L_0x1b240b0; 1 drivers
v0x1a5fdb0_0 .net *"_s16", 0 0, L_0x1b24370; 1 drivers
v0x1a5fe60_0 .net *"_s18", 0 0, L_0x1b24460; 1 drivers
v0x1aac720_0 .net *"_s2", 0 0, L_0x1b23dc0; 1 drivers
v0x1aac800_0 .net *"_s20", 0 0, L_0x1b24500; 1 drivers
v0x1a8b3a0_0 .net *"_s22", 0 0, L_0x1b245b0; 1 drivers
v0x1a8b440_0 .net *"_s24", 0 0, L_0x1b24610; 1 drivers
v0x1a8b4e0_0 .net *"_s26", 0 0, L_0x1b246b0; 1 drivers
v0x1a86cc0_0 .net *"_s28", 15 0, L_0x1b24800; 1 drivers
v0x1a86d60_0 .net *"_s32", 0 0, L_0x1b24b10; 1 drivers
v0x1a4f9d0_0 .net *"_s34", 0 0, L_0x1b24c80; 1 drivers
v0x1a4fa70_0 .net *"_s36", 0 0, L_0x1b21730; 1 drivers
v0x1969c00_0 .net *"_s4", 0 0, L_0x1b23ef0; 1 drivers
v0x1969ca0_0 .net *"_s40", 0 0, L_0x1b24fb0; 1 drivers
v0x1969b60_0 .net *"_s42", 0 0, L_0x1b25010; 1 drivers
v0x1974e40_0 .net *"_s44", 0 0, L_0x1b21550; 1 drivers
v0x1969d20_0 .net *"_s6", 0 0, L_0x1b23f50; 1 drivers
v0x1974f60_0 .net *"_s8", 0 0, L_0x1b23fb0; 1 drivers
L_0x1b23dc0 .cmp/eq 4, v0x1af6010_0, v0x1aea630_0;
L_0x1b23fb0 .cmp/eq 4, v0x1af6010_0, v0x1adad50_0;
L_0x1b240b0 .functor MUXZ 16, v0x1b07a90_0, v0x1ad98b0_0, L_0x1b24050, C4<>;
L_0x1b24230 .functor MUXZ 16, L_0x1b240b0, v0x1ae9220_0, L_0x1b23ef0, C4<>;
L_0x1b24460 .cmp/eq 4, v0x1af3630_0, v0x1aea630_0;
L_0x1b24610 .cmp/eq 4, v0x1af3630_0, v0x1adad50_0;
L_0x1b24800 .functor MUXZ 16, v0x1b065e0_0, v0x1ad98b0_0, L_0x1b246b0, C4<>;
L_0x1b24980 .functor MUXZ 16, L_0x1b24800, v0x1ae9220_0, L_0x1b24500, C4<>;
L_0x1b24c80 .cmp/eq 4, v0x1af3630_0, v0x1adad50_0;
L_0x1b24e20 .functor MUXZ 16, v0x1afe740_0, v0x1ad98b0_0, L_0x1b21730, C4<>;
L_0x1b25010 .cmp/eq 4, v0x1ae3ba0_0, v0x1adad50_0;
L_0x1b252c0 .functor MUXZ 16, v0x1ae5220_0, v0x1ad98b0_0, L_0x1b21550, C4<>;
    .scope S_0x1b1a250;
T_0 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b1a500_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b1a460_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1b1a3c0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b1a460_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1b18a30;
T_1 ;
    %wait E_0x1b18b70;
    %load/v 8, v0x1b198a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b19aa0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1b18a30;
T_2 ;
    %wait E_0x1b18b20;
    %load/v 8, v0x1b19800_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0x1b19b50_0, 0, 7;
T_2.2 ;
    %load/v 8, v0x1b19b50_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_2.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x1b19b50_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1b19630, 8, 74;
t_0 ;
    %load/v 82, v0x1b19b50_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x1b19b50_0, 82, 7;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1b19300_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1b199c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0x1b19be0_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 82, v0x1b19220_0, 8;
    %jmp T_2.7;
T_2.6 ;
    %mov 82, 2, 8;
T_2.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x1b19940_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x1b19220_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1b19630, 8, 74;
t_1 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b18a30;
T_3 ;
    %wait E_0x1b18720;
    %load/v 8, v0x1b19300_0, 1;
    %load/v 9, v0x1b19590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 82, v0x1b19220_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x1b19630, 74;
    %set/v v0x1b19510_0, 8, 74;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b17e50;
T_4 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b17fc0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b18060_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b16860;
T_5 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b16b20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %movi 8, 40960, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b16a70_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1b169d0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b16a70_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b0fc20;
T_6 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1b101c0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x1b0fc20;
T_7 ;
    %wait E_0x1b0fe20;
    %load/v 8, v0x1b0feb0_0, 1;
    %load/v 9, v0x1b10740_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1b0ffe0_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1b0ff30_0, 16;
    %ix/getv 3, v0x1b0ffe0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1b101c0, 0, 8;
t_2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1b0fc20;
T_8 ;
    %wait E_0x1b0fdd0;
    %load/v 8, v0x1b0feb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1b10590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 3, v0x1b10300_0;
    %load/av 8, v0x1b101c0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b10280_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1b0fc20;
T_9 ;
    %wait E_0x1b0fd80;
    %load/v 8, v0x1b0feb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1b10630_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 3, v0x1b10490_0;
    %load/av 8, v0x1b101c0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b103f0_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1b0fc20;
T_10 ;
    %wait E_0x1b0fd10;
    %movi 8, 1, 32;
    %set/v v0x1b10140_0, 8, 32;
T_10.0 ;
    %load/v 8, v0x1b10140_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 13 79 "$display", "R%1h = %h", v0x1b10140_0, &A<v0x1b101c0, v0x1b10140_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1b10140_0, 32;
    %set/v v0x1b10140_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1b0ecc0;
T_11 ;
    %wait E_0x1b0fb30;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_11.1;
T_11.0 ;
    %mov 8, 2, 4;
T_11.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 3, 4;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_11.11, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_11.12, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_11.13, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_11.14, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_11.15, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_11.16, 6;
    %set/v v0x1b10b80_0, 2, 3;
    %jmp T_11.18;
T_11.2 ;
    %movi 8, 1, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.3 ;
    %movi 8, 2, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.4 ;
    %movi 8, 3, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.5 ;
    %movi 8, 4, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.6 ;
    %movi 8, 5, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.7 ;
    %movi 8, 6, 3;
    %set/v v0x1b10b80_0, 8, 3;
    %jmp T_11.18;
T_11.8 ;
    %set/v v0x1b10b80_0, 1, 3;
    %jmp T_11.18;
T_11.9 ;
    %set/v v0x1b10b80_0, 1, 3;
    %jmp T_11.18;
T_11.10 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.11 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.12 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.13 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.14 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.15 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.16 ;
    %set/v v0x1b10b80_0, 0, 3;
    %jmp T_11.18;
T_11.18 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1b0ecc0;
T_12 ;
    %wait E_0x1b0fb30;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.1;
T_12.0 ;
    %mov 8, 2, 4;
T_12.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 10, 4;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_12.10, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_12.11, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_12.12, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_12.13, 6;
    %set/v v0x1b15820_0, 2, 4;
    %jmp T_12.15;
T_12.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.16, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.17;
T_12.16 ;
    %mov 8, 2, 4;
T_12.17 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.3 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.18, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.19;
T_12.18 ;
    %mov 8, 2, 4;
T_12.19 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.4 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.20, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.21;
T_12.20 ;
    %mov 8, 2, 4;
T_12.21 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.5 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.22, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.23;
T_12.22 ;
    %mov 8, 2, 4;
T_12.23 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.6 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.24, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.25;
T_12.24 ;
    %mov 8, 2, 4;
T_12.25 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.7 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.26, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.27;
T_12.26 ;
    %mov 8, 2, 4;
T_12.27 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.8 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.28, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.29;
T_12.28 ;
    %mov 8, 2, 4;
T_12.29 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.9 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.30, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.31;
T_12.30 ;
    %mov 8, 2, 4;
T_12.31 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.10 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.32, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.33;
T_12.32 ;
    %mov 8, 2, 4;
T_12.33 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.11 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.34, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.35;
T_12.34 ;
    %mov 8, 2, 4;
T_12.35 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.12 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.36, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.37;
T_12.36 ;
    %mov 8, 2, 4;
T_12.37 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.13 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.38, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_12.39;
T_12.38 ;
    %mov 8, 2, 4;
T_12.39 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15820_0, 8, 4;
    %jmp T_12.15;
T_12.15 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1b0ecc0;
T_13 ;
    %wait E_0x1b0fb30;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 4;
T_13.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 9, 4;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_13.7, 6;
    %set/v v0x1b15920_0, 2, 4;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.10, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_13.11;
T_13.10 ;
    %mov 8, 2, 4;
T_13.11 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.3 ;
    %load/v 8, v0x1b11bd0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.4 ;
    %load/v 8, v0x1b11bd0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.5 ;
    %load/v 8, v0x1b11bd0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.6 ;
    %load/v 8, v0x1b11bd0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.7 ;
    %load/v 8, v0x1b11bd0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b15920_0, 8, 4;
    %jmp T_13.9;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1b0ecc0;
T_14 ;
    %wait E_0x1b0fbd0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_14.1;
T_14.0 ;
    %mov 8, 2, 4;
T_14.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_14.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_14.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_14.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_14.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_14.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_14.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_14.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_14.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_14.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_14.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_14.12, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_14.13, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_14.14, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_14.15, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_14.16, 6;
    %set/v v0x1b11170_0, 2, 16;
    %jmp T_14.18;
T_14.2 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.3 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.4 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.5 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.6 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.7 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.8 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.9 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.10 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.11 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.12 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.13 ;
    %load/v 8, v0x1b157a0_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.14 ;
    %load/v 8, v0x1b11bd0_0, 8; Select 8 out of 16 bits
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.19, 4;
    %load/x1p 32, v0x1b11bd0_0, 1;
    %jmp T_14.20;
T_14.19 ;
    %mov 32, 2, 1;
T_14.20 ;
    %mov 24, 32, 1; Move signal select into place
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 16, 24, 8;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.15 ;
    %load/v 8, v0x1b11930_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.16 ;
    %load/v 8, v0x1b11930_0, 16;
    %set/v v0x1b11170_0, 8, 16;
    %jmp T_14.18;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1b0ecc0;
T_15 ;
    %wait E_0x1b0fb80;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_15.1;
T_15.0 ;
    %mov 8, 2, 4;
T_15.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_15.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_15.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_15.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_15.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_15.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_15.12, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_15.13, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_15.14, 6;
    %set/v v0x1b11350_0, 2, 16;
    %jmp T_15.16;
T_15.2 ;
    %load/v 8, v0x1b158a0_0, 16;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.3 ;
    %load/v 8, v0x1b158a0_0, 16;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.4 ;
    %load/v 8, v0x1b158a0_0, 16;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.5 ;
    %load/v 8, v0x1b158a0_0, 16;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.6 ;
    %load/v 8, v0x1b158a0_0, 16;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.7 ;
    %load/v 8, v0x1b11bd0_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.8 ;
    %load/v 8, v0x1b11bd0_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.9 ;
    %load/v 8, v0x1b11bd0_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.10 ;
    %load/v 8, v0x1b11bd0_0, 4; Select 4 out of 16 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.17, 4;
    %load/x1p 36, v0x1b11bd0_0, 1;
    %jmp T_15.18;
T_15.17 ;
    %mov 36, 2, 1;
T_15.18 ;
    %mov 24, 36, 1; Move signal select into place
    %mov 35, 24, 1; Repetition 12
    %mov 34, 24, 1; Repetition 11
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 12, 24, 12;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.11 ;
    %load/v 8, v0x1b11bd0_0, 4; Select 4 out of 16 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.19, 4;
    %load/x1p 36, v0x1b11bd0_0, 1;
    %jmp T_15.20;
T_15.19 ;
    %mov 36, 2, 1;
T_15.20 ;
    %mov 24, 36, 1; Move signal select into place
    %mov 35, 24, 1; Repetition 12
    %mov 34, 24, 1; Repetition 11
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 12, 24, 12;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.12 ;
    %load/v 8, v0x1b11bd0_0, 8; Select 8 out of 16 bits
    %mov 16, 2, 8;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.13 ;
    %load/v 8, v0x1b11bd0_0, 9; Select 9 out of 16 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.21, 4;
    %load/x1p 31, v0x1b11bd0_0, 1;
    %jmp T_15.22;
T_15.21 ;
    %mov 31, 2, 1;
T_15.22 ;
    %mov 24, 31, 1; Move signal select into place
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 17, 24, 7;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.14 ;
    %load/v 8, v0x1b11bd0_0, 12; Select 12 out of 16 bits
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.23, 4;
    %load/x1p 28, v0x1b11bd0_0, 1;
    %jmp T_15.24;
T_15.23 ;
    %mov 28, 2, 1;
T_15.24 ;
    %mov 24, 28, 1; Move signal select into place
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 20, 24, 4;
    %set/v v0x1b11350_0, 8, 16;
    %jmp T_15.16;
T_15.16 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1b0ecc0;
T_16 ;
    %wait E_0x1b0fb30;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.0, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.1;
T_16.0 ;
    %mov 8, 2, 4;
T_16.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_16.10, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_16.11, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_16.12, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_16.13, 6;
    %set/v v0x1b118b0_0, 2, 4;
    %jmp T_16.15;
T_16.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.16, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.17;
T_16.16 ;
    %mov 8, 2, 4;
T_16.17 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.18, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.19;
T_16.18 ;
    %mov 8, 2, 4;
T_16.19 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.4 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.20, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.21;
T_16.20 ;
    %mov 8, 2, 4;
T_16.21 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.5 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.22, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.23;
T_16.22 ;
    %mov 8, 2, 4;
T_16.23 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.6 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.24, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.25;
T_16.24 ;
    %mov 8, 2, 4;
T_16.25 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.26, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.27;
T_16.26 ;
    %mov 8, 2, 4;
T_16.27 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.8 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.28, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.29;
T_16.28 ;
    %mov 8, 2, 4;
T_16.29 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.9 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.30, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.31;
T_16.30 ;
    %mov 8, 2, 4;
T_16.31 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.10 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.32, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.33;
T_16.32 ;
    %mov 8, 2, 4;
T_16.33 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.11 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.34, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.35;
T_16.34 ;
    %mov 8, 2, 4;
T_16.35 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.12 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.36, 4;
    %load/x1p 8, v0x1b11bd0_0, 4;
    %jmp T_16.37;
T_16.36 ;
    %mov 8, 2, 4;
T_16.37 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x1b118b0_0, 8, 4;
    %jmp T_16.15;
T_16.13 ;
    %set/v v0x1b118b0_0, 1, 4;
    %jmp T_16.15;
T_16.15 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1b0e200;
T_17 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b0e370_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1b0e410_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1b0cdb0;
T_18 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b0cf20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b0cfc0_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1b0b7f0;
T_19 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b0ba80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b0ba00_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1b0b960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b0ba00_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1b0a230;
T_20 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b0a4c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b0a440_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1b0a3a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b0a440_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1b08cb0;
T_21 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b08f40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08ec0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1b08e20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b08ec0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1b07880;
T_22 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b079f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b07a90_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1b063d0;
T_23 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b06540_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1b065e0_0, 0, 8;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1b04dc0;
T_24 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b05050_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b04fd0_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x1b04f30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b04fd0_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1b03960;
T_25 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b03ad0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b03b70_0, 0, 8;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1b02510;
T_26 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1b02680_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1b02720_0, 0, 8;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1b00f50;
T_27 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1b011e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b01160_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x1b010c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b01160_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1aff9c0;
T_28 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1affc50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1affbd0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x1affb30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1affbd0_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1afe530;
T_29 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1afe6a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1afe740_0, 0, 8;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1afc810;
T_30 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1aead60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aeace0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x1aeac40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aeace0_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1afb3b0;
T_31 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1afb520_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1afb5c0_0, 0, 8;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1af9df0;
T_32 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1afa080_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afa000_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x1af9f60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afa000_0, 0, 8;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1af8860;
T_33 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1af8af0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1af8a70_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x1af89d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1af8a70_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1af7280;
T_34 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1af73f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1af7490_0, 0, 8;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1af5e00;
T_35 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1af5f70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1af6010_0, 0, 8;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1af47f0;
T_36 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1af4960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1af4a00_0, 0, 8;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1af3420;
T_37 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1af3590_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1af3630_0, 0, 8;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1aef040;
T_38 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1aef2f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aef250_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x1aef1b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aef250_0, 0, 8;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1aee400;
T_39 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1aee6b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aee610_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v0x1aee570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aee610_0, 0, 8;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1aed7c0;
T_40 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1aeda70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aed9d0_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v0x1aed930_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aed9d0_0, 0, 8;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1aec7a0;
T_41 ;
    %wait E_0x1aed200;
    %load/v 8, v0x1aefe60_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_41.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_41.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_41.6, 6;
    %load/v 8, v0x1af0560_0, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.0 ;
    %load/v 8, v0x1af26b0_0, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.1 ;
    %load/v 8, v0x1af0560_0, 16;
    %load/v 24, v0x1af05e0_0, 16;
    %and 8, 24, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.2 ;
    %load/v 8, v0x1af0560_0, 16;
    %load/v 24, v0x1af05e0_0, 16;
    %or 8, 24, 16;
    %inv 8, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.3 ;
    %load/v 8, v0x1af0560_0, 16;
    %load/v 24, v0x1af05e0_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftl/i0  8, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.4 ;
    %load/v 8, v0x1af0560_0, 16;
    %load/v 24, v0x1af05e0_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftr/i0  8, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.5 ;
    %load/v 8, v0x1af0560_0, 16;
    %load/v 24, v0x1af05e0_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftr/s/i0  8, 16;
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.6 ;
    %load/v 8, v0x1af0560_0, 8; Select 8 out of 16 bits
    %load/v 16, v0x1af05e0_0, 8; Select 8 out of 16 bits
    %set/v v0x1af2340_0, 8, 16;
    %jmp T_41.8;
T_41.8 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1aec7a0;
T_42 ;
    %wait E_0x1aec630;
    %load/v 8, v0x1aeffc0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_42.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_42.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_42.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_42.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_42.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_42.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_42.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_42.7, 6;
    %set/v v0x1af23e0_0, 2, 1;
    %jmp T_42.9;
T_42.0 ;
    %load/v 8, v0x1af0bd0_0, 1;
    %inv 8, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.1 ;
    %load/v 8, v0x1af0bd0_0, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.2 ;
    %load/v 8, v0x1af0bd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1af0a40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.3 ;
    %load/v 8, v0x1af0a40_0, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.4 ;
    %load/v 8, v0x1af0a40_0, 1;
    %inv 8, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.5 ;
    %load/v 8, v0x1af0bd0_0, 1;
    %load/v 9, v0x1af0a40_0, 1;
    %or 8, 9, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.6 ;
    %load/v 8, v0x1af0c70_0, 1;
    %set/v v0x1af23e0_0, 8, 1;
    %jmp T_42.9;
T_42.7 ;
    %set/v v0x1af23e0_0, 1, 1;
    %jmp T_42.9;
T_42.9 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1aebbb0;
T_43 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1aebe70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aebdc0_0, 0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/v 8, v0x1aebd20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aebdc0_0, 0, 8;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1aea420;
T_44 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1aea590_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1aea630_0, 0, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1ae9010;
T_45 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1ae9180_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1ae9220_0, 0, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1ae7a00;
T_46 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1ae7c90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ae7c10_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v0x1ae7b70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ae7c10_0, 0, 8;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1ae6470;
T_47 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1ae6700_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ae6680_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v0x1ae65e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ae6680_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1ae5010;
T_48 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1ae5180_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1ae5220_0, 0, 8;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1ae3990;
T_49 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1ae3b00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ae3ba0_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1adcbd0;
T_50 ;
    %wait E_0x1adccf0;
    %load/v 8, v0x1add910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1addb10_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1adcbd0;
T_51 ;
    %wait E_0x1adccc0;
    %load/v 8, v0x1add890_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_51.0, 8;
    %set/v v0x1addbb0_0, 0, 7;
T_51.2 ;
    %load/v 8, v0x1addbb0_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_51.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0x1addbb0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1add6d0, 8, 74;
t_3 ;
    %load/v 82, v0x1addbb0_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0x1addbb0_0, 82, 7;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v0x1add420_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1adda80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.4, 8;
    %load/v 8, v0x1addc70_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_51.6, 4;
    %load/x1p 82, v0x1add3a0_0, 8;
    %jmp T_51.7;
T_51.6 ;
    %mov 82, 2, 8;
T_51.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0x1add9e0_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0x1add3a0_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1add6d0, 8, 74;
t_4 ;
T_51.4 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1adcbd0;
T_52 ;
    %wait E_0x1adc940;
    %load/v 8, v0x1add420_0, 1;
    %load/v 9, v0x1add650_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_52.0, 8;
    %load/v 82, v0x1add3a0_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0x1add6d0, 74;
    %set/v v0x1add5d0_0, 8, 74;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1adc070;
T_53 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x1adc300_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_53.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adc280_0, 0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/v 8, v0x1adc1e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1adc280_0, 0, 8;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1adab40;
T_54 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1adacb0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1adad50_0, 0, 8;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1ad9610;
T_55 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x1ad9810_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1ad98b0_0, 0, 8;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1941220;
T_56 ;
    %vpi_call 19 34 "$readmemh", "instr.hex", v0x196bbd0;
    %end;
    .thread T_56;
    .scope S_0x1941220;
T_57 ;
    %wait E_0x1972eb0;
    %load/v 8, v0x196d8c0_0, 1;
    %load/v 9, v0x19ad460_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_57.0, 8;
    %load/v 8, v0x1972f10_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x1972fd0_0, 0, 8;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1941220;
T_58 ;
    %wait E_0x193d850;
    %load/v 8, v0x1973070_0, 1;
    %load/v 9, v0x196bb10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, v0x19ad3c0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x1972fd0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_5, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x196bbd0, 0, 8;
t_5 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.2, 4;
    %load/x1p 8, v0x19ad3c0_0, 16;
    %jmp T_58.3;
T_58.2 ;
    %mov 8, 2, 16;
T_58.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x1972fd0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_6, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x196bbd0, 0, 8;
t_6 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.4, 4;
    %load/x1p 8, v0x19ad3c0_0, 16;
    %jmp T_58.5;
T_58.4 ;
    %mov 8, 2, 16;
T_58.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x1972fd0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x196bbd0, 0, 8;
t_7 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.6, 4;
    %load/x1p 8, v0x19ad3c0_0, 16;
    %jmp T_58.7;
T_58.6 ;
    %mov 8, 2, 16;
T_58.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x1972fd0_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x196bbd0, 0, 8;
t_8 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1941220;
T_59 ;
    %wait E_0x193d800;
    %load/v 8, v0x1973070_0, 1;
    %load/v 9, v0x196ba90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_59.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x1972fd0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x196bbd0, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x1972fd0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x196bbd0, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x1972fd0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x196bbd0, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x1972fd0_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x196bbd0, 16;
    %set/v v0x1971030_0, 8, 64;
T_59.0 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1941220;
T_60 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x196d960_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_60.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x196d9e0_0, 0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/v 8, v0x1970fb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x196d9e0_0, 0, 8;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1941220;
T_61 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x196d960_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x196da60_0, 0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/v 8, v0x196b9e0_0, 1;
    %jmp/0xz  T_61.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x196da60_0, 0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/v 8, v0x196da60_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x196da60_0, 0, 8;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1941220;
T_62 ;
    %wait E_0x1941480;
    %set/v v0x196b9e0_0, 1, 1;
    %set/v v0x196bb10_0, 0, 1;
    %set/v v0x196ba90_0, 0, 1;
    %set/v v0x1970fb0_0, 0, 2;
    %load/v 8, v0x196d9e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_62.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_62.1, 6;
    %load/v 8, v0x196da60_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_62.4, 8;
    %set/v v0x196ba90_0, 1, 1;
    %set/v v0x19710d0_0, 1, 1;
    %jmp T_62.5;
T_62.4 ;
    %set/v v0x196b9e0_0, 0, 1;
    %set/v v0x19710d0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1970fb0_0, 8, 2;
T_62.5 ;
    %jmp T_62.3;
T_62.0 ;
    %load/v 8, v0x19ad460_0, 1;
    %jmp/0xz  T_62.6, 8;
    %set/v v0x196b9e0_0, 0, 1;
    %set/v v0x19710d0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1970fb0_0, 8, 2;
    %jmp T_62.7;
T_62.6 ;
    %load/v 8, v0x196d8c0_0, 1;
    %jmp/0xz  T_62.8, 8;
    %set/v v0x196b9e0_0, 0, 1;
    %set/v v0x19710d0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1970fb0_0, 8, 2;
    %jmp T_62.9;
T_62.8 ;
    %set/v v0x19710d0_0, 1, 1;
T_62.9 ;
T_62.7 ;
    %jmp T_62.3;
T_62.1 ;
    %load/v 8, v0x196da60_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_62.10, 8;
    %set/v v0x196bb10_0, 1, 1;
    %set/v v0x19710d0_0, 1, 1;
    %jmp T_62.11;
T_62.10 ;
    %set/v v0x196b9e0_0, 0, 1;
    %set/v v0x19710d0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1970fb0_0, 8, 2;
T_62.11 ;
    %jmp T_62.3;
T_62.3 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x19ca3e0;
T_63 ;
    %wait E_0x19a1ef0;
    %load/v 8, v0x193d750_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_63.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x193d6b0_0, 0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/v 8, v0x193d610_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x193d6b0_0, 0, 8;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x19a1c90;
T_64 ;
    %wait E_0x1a5fe30;
    %set/v v0x19c1710_0, 0, 1;
    %set/v v0x19b1470_0, 0, 1;
    %load/v 8, v0x1937fa0_0, 64;
    %set/v v0x19c1790_0, 8, 64;
    %load/v 8, v0x1937fa0_0, 64;
    %set/v v0x19b1510_0, 8, 64;
    %load/v 8, v0x19b1660_0, 64;
    %set/v v0x1ad85f0_0, 8, 64;
    %set/v v0x19b5500_0, 0, 2;
    %load/v 8, v0x19b5580_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_64.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_64.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_64.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_64.3, 6;
    %set/v v0x19380a0_0, 0, 1;
    %set/v v0x1938120_0, 0, 1;
    %set/v v0x19b5500_0, 0, 2;
    %jmp T_64.5;
T_64.0 ;
    %load/v 8, v0x19b15b0_0, 1;
    %jmp/0xz  T_64.6, 8;
    %load/v 8, v0x19b53c0_0, 1;
    %jmp/0  T_64.8, 8;
    %load/v 9, v0x19ad320_0, 6; Select 6 out of 14 bits
    %load/v 15, v0x19b5460_0, 8;
    %jmp/1  T_64.10, 8;
T_64.8 ; End of true expr.
    %load/v 23, v0x19ad320_0, 14;
    %jmp/0  T_64.9, 8;
 ; End of false expr.
    %blend  9, 23, 14; Condition unknown.
    %jmp  T_64.10;
T_64.9 ;
    %mov 9, 23, 14; Return false value
T_64.10 ;
    %set/v v0x1938020_0, 9, 14;
    %load/v 8, v0x19b53c0_0, 1;
    %inv 8, 1;
    %set/v v0x19380a0_0, 8, 1;
    %load/v 8, v0x19b53c0_0, 1;
    %set/v v0x1938120_0, 8, 1;
    %load/v 8, v0x19b53c0_0, 1;
    %jmp/0  T_64.11, 8;
    %movi 9, 2, 2;
    %jmp/1  T_64.13, 8;
T_64.11 ; End of true expr.
    %jmp/0  T_64.12, 8;
 ; End of false expr.
    %blend  9, 1, 2; Condition unknown.
    %jmp  T_64.13;
T_64.12 ;
    %mov 9, 1, 2; Return false value
T_64.13 ;
    %set/v v0x19b5500_0, 9, 2;
    %jmp T_64.7;
T_64.6 ;
    %load/v 8, v0x19c1810_0, 1;
    %jmp/0xz  T_64.14, 8;
    %load/v 8, v0x19c1690_0, 14;
    %set/v v0x1938020_0, 8, 14;
    %set/v v0x19380a0_0, 1, 1;
    %set/v v0x1938120_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x19b5500_0, 8, 2;
    %jmp T_64.15;
T_64.14 ;
    %set/v v0x19380a0_0, 0, 1;
    %set/v v0x1938120_0, 0, 1;
T_64.15 ;
T_64.7 ;
    %jmp T_64.5;
T_64.1 ;
    %load/v 8, v0x19c1690_0, 14;
    %set/v v0x1938020_0, 8, 14;
    %set/v v0x19380a0_0, 1, 1;
    %set/v v0x1938120_0, 0, 1;
    %load/v 8, v0x1ad84d0_0, 1;
    %jmp/0xz  T_64.16, 8;
    %set/v v0x19c1710_0, 1, 1;
    %jmp T_64.17;
T_64.16 ;
    %movi 8, 1, 2;
    %set/v v0x19b5500_0, 8, 2;
T_64.17 ;
    %jmp T_64.5;
T_64.2 ;
    %load/v 8, v0x19ad320_0, 6; Select 6 out of 14 bits
    %load/v 14, v0x19b5460_0, 8;
    %set/v v0x1938020_0, 8, 14;
    %set/v v0x19380a0_0, 0, 1;
    %set/v v0x1938120_0, 1, 1;
    %load/v 8, v0x1ad84d0_0, 1;
    %jmp/0xz  T_64.18, 8;
    %set/v v0x19b5500_0, 1, 2;
    %jmp T_64.19;
T_64.18 ;
    %movi 8, 2, 2;
    %set/v v0x19b5500_0, 8, 2;
T_64.19 ;
    %jmp T_64.5;
T_64.3 ;
    %load/v 8, v0x19ad320_0, 14;
    %set/v v0x1938020_0, 8, 14;
    %set/v v0x19380a0_0, 1, 1;
    %set/v v0x1938120_0, 0, 1;
    %load/v 8, v0x1ad84d0_0, 1;
    %jmp/0xz  T_64.20, 8;
    %set/v v0x19b1470_0, 1, 1;
    %jmp T_64.21;
T_64.20 ;
    %set/v v0x19b5500_0, 1, 2;
T_64.21 ;
    %jmp T_64.5;
T_64.5 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1aaf040;
T_65 ;
    %movi 8, 1, 2;
    %set/v v0x1b23250_0, 8, 1;
    %end;
    .thread T_65;
    .scope S_0x1aaf040;
T_66 ;
    %delay 5, 0;
    %load/v 8, v0x1b23250_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b23250_0, 0, 8;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1aaf040;
T_67 ;
    %set/v v0x1b23350_0, 0, 1;
    %delay 3, 0;
    %set/v v0x1b23350_0, 1, 1;
    %wait E_0x1ad6a10;
    %delay 1, 0;
T_67.0 ;
    %load/v 8, v0x1b232d0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_67.1, 4;
    %wait E_0x1ad6a10;
    %delay 1, 0;
    %jmp T_67.0;
T_67.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0x1b233d0_0, v0x1b231b0_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_67;
    .scope S_0x1aaf040;
T_68 ;
    %set/v v0x1b233d0_0, 0, 32;
    %end;
    .thread T_68;
    .scope S_0x1aaf040;
T_69 ;
    %wait E_0x1972eb0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x1b233d0_0, 32;
    %set/v v0x1b233d0_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_69.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0x1a74d70;
    %force/v v0x1b232d0_0, 0, 1;
    %force/v v0x1b232d0_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/clk_and_rst_n.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/cpu.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/IF.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/dff_en.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/dff.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/cache.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/dff_en_clear.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/dff_clear.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/ID.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/alu_op_encoding.vh";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/instruction_encoding.vh";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/rf_pipelined.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/EX.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/branch_cond_encoding.vh";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/MEM.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/WB.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/UnifiedMemoryWithController.v";
    "with_critical_forwarding_and_caches_inf_hlt_fix.tar.gz_extracted/unified_mem.v";
