<stg><name>fft_16pt</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %o1_in_real_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %o1_in_real_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_5_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %o1_in_real_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_6_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %o1_in_real_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_7_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %o1_in_imag_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %o1_in_imag_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_5_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %o1_in_imag_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_6_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %o1_in_imag_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_7_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %o2_in_imag_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %o2_in_imag_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_5_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %o2_in_imag_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_6_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %o2_in_imag_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_7_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %o2_in_real_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %o2_in_real_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_5_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %o2_in_real_V_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_6_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %o2_in_real_V_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_7_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %e_in_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %e_in_real_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %e_in_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %e_in_imag_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %e_in_real_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %e_in_real_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %e_in_imag_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %e_in_imag_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %e_out_real_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %e_out_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_real_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %e_out_imag_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %e_out_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_out_imag_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
entry:28 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_165_1, i32 %e_in_imag_V_17, i32 %e_in_imag_V_16, i32 %e_in_real_V_17, i32 %e_in_real_V_16, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
entry:28 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_165_1, i32 %e_in_imag_V_17, i32 %e_in_imag_V_16, i32 %e_in_real_V_17, i32 %e_in_real_V_16, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_real_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_2_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_imag_3_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:95 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:96 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:97 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:98 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:99 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:100 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:101 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:102 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %in_real_0_addr_3 = getelementptr i32 %in_real_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_0_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %in_real_1_addr_3 = getelementptr i32 %in_real_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_1_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %in_real_2_addr_3 = getelementptr i32 %in_real_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_2_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %in_real_3_addr_3 = getelementptr i32 %in_real_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_real_3_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %in_imag_0_addr_3 = getelementptr i32 %in_imag_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_0_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %in_imag_1_addr_3 = getelementptr i32 %in_imag_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_1_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %in_imag_2_addr_3 = getelementptr i32 %in_imag_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_2_addr_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %in_imag_3_addr_3 = getelementptr i32 %in_imag_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_imag_3_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:111 %in_real_0_load_6 = load i2 %in_real_0_addr_3

]]></Node>
<StgValue><ssdm name="in_real_0_load_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:112 %in_real_1_load_6 = load i2 %in_real_1_addr_3

]]></Node>
<StgValue><ssdm name="in_real_1_load_6"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:113 %b_real_V_35 = load i2 %in_real_2_addr_3

]]></Node>
<StgValue><ssdm name="b_real_V_35"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:114 %in_real_3_load_6 = load i2 %in_real_3_addr_3

]]></Node>
<StgValue><ssdm name="in_real_3_load_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:115 %in_imag_0_load_6 = load i2 %in_imag_0_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_0_load_6"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:116 %in_imag_1_load_6 = load i2 %in_imag_1_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_1_load_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:117 %in_imag_2_load_6 = load i2 %in_imag_2_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_2_load_6"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:118 %in_imag_3_load_6 = load i2 %in_imag_3_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_3_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:29 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_15, i32 %e_in_imag_V, i32 %e_in_real_V_15, i32 %e_in_real_V, i32 %e_in_real_V_16, i32 %e_in_real_V_17, i32 %e_in_imag_V_16, i32 %e_in_imag_V_17

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:95 %in_real_0_load = load i2 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:96 %in_real_1_load = load i2 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:97 %in_real_2_load = load i2 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:98 %in_real_3_load = load i2 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:99 %in_imag_0_load = load i2 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:100 %in_imag_1_load = load i2 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:101 %in_imag_2_load = load i2 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:102 %in_imag_3_load = load i2 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:111 %in_real_0_load_6 = load i2 %in_real_0_addr_3

]]></Node>
<StgValue><ssdm name="in_real_0_load_6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:112 %in_real_1_load_6 = load i2 %in_real_1_addr_3

]]></Node>
<StgValue><ssdm name="in_real_1_load_6"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:113 %b_real_V_35 = load i2 %in_real_2_addr_3

]]></Node>
<StgValue><ssdm name="b_real_V_35"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:114 %in_real_3_load_6 = load i2 %in_real_3_addr_3

]]></Node>
<StgValue><ssdm name="in_real_3_load_6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:115 %in_imag_0_load_6 = load i2 %in_imag_0_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_0_load_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:116 %in_imag_1_load_6 = load i2 %in_imag_1_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_1_load_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:117 %in_imag_2_load_6 = load i2 %in_imag_2_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_2_load_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:118 %in_imag_3_load_6 = load i2 %in_imag_3_addr_3

]]></Node>
<StgValue><ssdm name="in_imag_3_load_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:119 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_171_2, i32 %in_real_3_load_6, i32 %b_real_V_35, i32 %in_real_1_load_6, i32 %in_real_0_load_6, i32 %in_imag_0_load_6, i32 %in_imag_1_load_6, i32 %in_imag_2_load_6, i32 %in_imag_3_load_6, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %o2_in_real_V_7_loc, i32 %o2_in_real_V_6_loc, i32 %o2_in_real_V_5_loc, i32 %o2_in_real_V_loc, i32 %o2_in_imag_V_7_loc, i32 %o2_in_imag_V_6_loc, i32 %o2_in_imag_V_5_loc, i32 %o2_in_imag_V_loc, i32 %o1_in_imag_V_7_loc, i32 %o1_in_imag_V_6_loc, i32 %o1_in_imag_V_5_loc, i32 %o1_in_imag_V_loc, i32 %o1_in_real_V_7_loc, i32 %o1_in_real_V_6_loc, i32 %o1_in_real_V_5_loc, i32 %o1_in_real_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:29 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_15, i32 %e_in_imag_V, i32 %e_in_real_V_15, i32 %e_in_real_V, i32 %e_in_real_V_16, i32 %e_in_real_V_17, i32 %e_in_imag_V_16, i32 %e_in_imag_V_17

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:119 %call_ln0 = call void @fft_16pt_Pipeline_VITIS_LOOP_171_2, i32 %in_real_3_load_6, i32 %b_real_V_35, i32 %in_real_1_load_6, i32 %in_real_0_load_6, i32 %in_imag_0_load_6, i32 %in_imag_1_load_6, i32 %in_imag_2_load_6, i32 %in_imag_3_load_6, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %o2_in_real_V_7_loc, i32 %o2_in_real_V_6_loc, i32 %o2_in_real_V_5_loc, i32 %o2_in_real_V_loc, i32 %o2_in_imag_V_7_loc, i32 %o2_in_imag_V_6_loc, i32 %o2_in_imag_V_5_loc, i32 %o2_in_imag_V_loc, i32 %o1_in_imag_V_7_loc, i32 %o1_in_imag_V_6_loc, i32 %o1_in_imag_V_5_loc, i32 %o1_in_imag_V_loc, i32 %o1_in_real_V_7_loc, i32 %o1_in_real_V_6_loc, i32 %o1_in_real_V_5_loc, i32 %o1_in_real_V_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:32 %a_real_V = load i1 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:33 %a_imag_V = load i1 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %e_in_real_V_addr_2 = getelementptr i32 %e_in_real_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %e_in_imag_V_addr_2 = getelementptr i32 %e_in_imag_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:36 %b_real_V = load i1 %e_in_real_V_addr_2

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:37 %b_imag_V = load i1 %e_in_imag_V_addr_2

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %e_in_real_V_15_addr = getelementptr i32 %e_in_real_V_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_real_V_15_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %e_in_imag_V_15_addr = getelementptr i32 %e_in_imag_V_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_in_imag_V_15_addr"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:44 %a_real_V_41 = load i1 %e_in_real_V_15_addr

]]></Node>
<StgValue><ssdm name="a_real_V_41"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:45 %a_imag_V_36 = load i1 %e_in_imag_V_15_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_36"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %e_in_real_V_15_addr_1 = getelementptr i32 %e_in_real_V_15, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_15_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %e_in_imag_V_15_addr_1 = getelementptr i32 %e_in_imag_V_15, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_15_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:48 %b_real_V_30 = load i1 %e_in_real_V_15_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_30"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:49 %b_imag_V_40 = load i1 %e_in_imag_V_15_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:32 %a_real_V = load i1 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="a_real_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:33 %a_imag_V = load i1 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="a_imag_V"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:36 %b_real_V = load i1 %e_in_real_V_addr_2

]]></Node>
<StgValue><ssdm name="b_real_V"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:37 %b_imag_V = load i1 %e_in_imag_V_addr_2

]]></Node>
<StgValue><ssdm name="b_imag_V"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:44 %a_real_V_41 = load i1 %e_in_real_V_15_addr

]]></Node>
<StgValue><ssdm name="a_real_V_41"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:45 %a_imag_V_36 = load i1 %e_in_imag_V_15_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_36"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:48 %b_real_V_30 = load i1 %e_in_real_V_15_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_30"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:49 %b_imag_V_40 = load i1 %e_in_imag_V_15_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_40"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %e_in_real_V_16_addr = getelementptr i32 %e_in_real_V_16, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_16_addr"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %e_in_imag_V_16_addr = getelementptr i32 %e_in_imag_V_16, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_16_addr"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:64 %a_real_V_47 = load i2 %e_in_real_V_16_addr

]]></Node>
<StgValue><ssdm name="a_real_V_47"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:65 %a_imag_V_42 = load i2 %e_in_imag_V_16_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_42"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %e_in_real_V_17_addr = getelementptr i32 %e_in_real_V_17, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_real_V_17_addr"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %e_in_imag_V_17_addr = getelementptr i32 %e_in_imag_V_17, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_17_addr"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:68 %b_real_V_32 = load i2 %e_in_real_V_17_addr

]]></Node>
<StgValue><ssdm name="b_real_V_32"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:69 %b_imag_V_43 = load i2 %e_in_imag_V_17_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_43"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %e_in_real_V_16_addr_1 = getelementptr i32 %e_in_real_V_16, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_in_real_V_16_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %e_in_imag_V_16_addr_1 = getelementptr i32 %e_in_imag_V_16, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_in_imag_V_16_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:76 %a_real_V_48 = load i2 %e_in_real_V_16_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_48"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:77 %a_imag_V_43 = load i2 %e_in_imag_V_16_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_43"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %e_in_real_V_17_addr_1 = getelementptr i32 %e_in_real_V_17, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_in_real_V_17_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %e_in_imag_V_17_addr_1 = getelementptr i32 %e_in_imag_V_17, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_in_imag_V_17_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:80 %b_real_V_33 = load i2 %e_in_real_V_17_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_33"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:81 %b_imag_V_44 = load i2 %e_in_imag_V_17_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %r_real_V_116 = add i32 %b_real_V, i32 %a_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_116"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %r_imag_V_131 = add i32 %b_imag_V, i32 %a_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_131"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %r_real_V_117 = sub i32 %a_real_V, i32 %b_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_117"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %r_imag_V_132 = sub i32 %a_imag_V, i32 %b_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_132"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %r_real_V_118 = add i32 %b_real_V_30, i32 %a_real_V_41

]]></Node>
<StgValue><ssdm name="r_real_V_118"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %r_imag_V_133 = add i32 %b_imag_V_40, i32 %a_imag_V_36

]]></Node>
<StgValue><ssdm name="r_imag_V_133"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %r_real_V_119 = sub i32 %a_real_V_41, i32 %b_real_V_30

]]></Node>
<StgValue><ssdm name="r_real_V_119"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %r_imag_V_134 = sub i32 %a_imag_V_36, i32 %b_imag_V_40

]]></Node>
<StgValue><ssdm name="r_imag_V_134"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %r_real_V = add i32 %r_real_V_118, i32 %r_real_V_116

]]></Node>
<StgValue><ssdm name="r_real_V"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %r_imag_V = add i32 %r_imag_V_133, i32 %r_imag_V_131

]]></Node>
<StgValue><ssdm name="r_imag_V"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %r_real_V_93 = add i32 %r_imag_V_134, i32 %r_real_V_117

]]></Node>
<StgValue><ssdm name="r_real_V_93"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %r_imag_V_106 = sub i32 %r_imag_V_132, i32 %r_real_V_119

]]></Node>
<StgValue><ssdm name="r_imag_V_106"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %r_real_V_94 = sub i32 %r_real_V_116, i32 %r_real_V_118

]]></Node>
<StgValue><ssdm name="r_real_V_94"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %r_imag_V_107 = sub i32 %r_imag_V_131, i32 %r_imag_V_133

]]></Node>
<StgValue><ssdm name="r_imag_V_107"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %r_real_V_95 = sub i32 %r_real_V_117, i32 %r_imag_V_134

]]></Node>
<StgValue><ssdm name="r_real_V_95"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %r_imag_V_108 = add i32 %r_real_V_119, i32 %r_imag_V_132

]]></Node>
<StgValue><ssdm name="r_imag_V_108"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:64 %a_real_V_47 = load i2 %e_in_real_V_16_addr

]]></Node>
<StgValue><ssdm name="a_real_V_47"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:65 %a_imag_V_42 = load i2 %e_in_imag_V_16_addr

]]></Node>
<StgValue><ssdm name="a_imag_V_42"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:68 %b_real_V_32 = load i2 %e_in_real_V_17_addr

]]></Node>
<StgValue><ssdm name="b_real_V_32"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:69 %b_imag_V_43 = load i2 %e_in_imag_V_17_addr

]]></Node>
<StgValue><ssdm name="b_imag_V_43"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %r_real_V_120 = add i32 %b_real_V_32, i32 %a_real_V_47

]]></Node>
<StgValue><ssdm name="r_real_V_120"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %r_imag_V_135 = add i32 %b_imag_V_43, i32 %a_imag_V_42

]]></Node>
<StgValue><ssdm name="r_imag_V_135"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %r_real_V_121 = sub i32 %a_real_V_47, i32 %b_real_V_32

]]></Node>
<StgValue><ssdm name="r_real_V_121"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73 %r_imag_V_136 = sub i32 %a_imag_V_42, i32 %b_imag_V_43

]]></Node>
<StgValue><ssdm name="r_imag_V_136"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:76 %a_real_V_48 = load i2 %e_in_real_V_16_addr_1

]]></Node>
<StgValue><ssdm name="a_real_V_48"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:77 %a_imag_V_43 = load i2 %e_in_imag_V_16_addr_1

]]></Node>
<StgValue><ssdm name="a_imag_V_43"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:80 %b_real_V_33 = load i2 %e_in_real_V_17_addr_1

]]></Node>
<StgValue><ssdm name="b_real_V_33"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:81 %b_imag_V_44 = load i2 %e_in_imag_V_17_addr_1

]]></Node>
<StgValue><ssdm name="b_imag_V_44"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %r_real_V_122 = add i32 %b_real_V_33, i32 %a_real_V_48

]]></Node>
<StgValue><ssdm name="r_real_V_122"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %r_imag_V_137 = add i32 %b_imag_V_44, i32 %a_imag_V_43

]]></Node>
<StgValue><ssdm name="r_imag_V_137"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %r_real_V_123 = sub i32 %a_real_V_48, i32 %b_real_V_33

]]></Node>
<StgValue><ssdm name="r_real_V_123"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %r_imag_V_138 = sub i32 %a_imag_V_43, i32 %b_imag_V_44

]]></Node>
<StgValue><ssdm name="r_imag_V_138"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18">
<![CDATA[
entry:86 %call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_131_2, i32 %e_out_imag_V_1, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_real_V, i32 %r_real_V_120, i32 %r_real_V_121, i32 %r_imag_V_135, i32 %r_imag_V_136, i32 %r_real_V_122, i32 %r_real_V_123, i32 %r_imag_V_137, i32 %r_imag_V_138, i32 %r_real_V, i32 %r_real_V_93, i32 %r_imag_V, i32 %r_imag_V_106, i32 %r_real_V_94, i32 %r_real_V_95, i32 %r_imag_V_107, i32 %r_imag_V_108, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="18" op_22_bw="18">
<![CDATA[
entry:86 %call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_131_2, i32 %e_out_imag_V_1, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_real_V, i32 %r_real_V_120, i32 %r_real_V_121, i32 %r_imag_V_135, i32 %r_imag_V_136, i32 %r_real_V_122, i32 %r_real_V_123, i32 %r_imag_V_137, i32 %r_imag_V_138, i32 %r_real_V, i32 %r_real_V_93, i32 %r_imag_V, i32 %r_imag_V_106, i32 %r_real_V_94, i32 %r_real_V_95, i32 %r_imag_V_107, i32 %r_imag_V_108, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:120 %o2_in_real_V_7_loc_load = load i32 %o2_in_real_V_7_loc

]]></Node>
<StgValue><ssdm name="o2_in_real_V_7_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:121 %o2_in_real_V_6_loc_load = load i32 %o2_in_real_V_6_loc

]]></Node>
<StgValue><ssdm name="o2_in_real_V_6_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:122 %o2_in_real_V_5_loc_load = load i32 %o2_in_real_V_5_loc

]]></Node>
<StgValue><ssdm name="o2_in_real_V_5_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:123 %o2_in_real_V_loc_load = load i32 %o2_in_real_V_loc

]]></Node>
<StgValue><ssdm name="o2_in_real_V_loc_load"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:124 %o2_in_imag_V_7_loc_load = load i32 %o2_in_imag_V_7_loc

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_7_loc_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:125 %o2_in_imag_V_6_loc_load = load i32 %o2_in_imag_V_6_loc

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_6_loc_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:126 %o2_in_imag_V_5_loc_load = load i32 %o2_in_imag_V_5_loc

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_5_loc_load"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:127 %o2_in_imag_V_loc_load = load i32 %o2_in_imag_V_loc

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_loc_load"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:128 %o1_in_imag_V_7_loc_load = load i32 %o1_in_imag_V_7_loc

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_7_loc_load"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:129 %o1_in_imag_V_6_loc_load = load i32 %o1_in_imag_V_6_loc

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_6_loc_load"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:130 %o1_in_imag_V_5_loc_load = load i32 %o1_in_imag_V_5_loc

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_5_loc_load"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:131 %o1_in_imag_V_loc_load = load i32 %o1_in_imag_V_loc

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_loc_load"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:132 %o1_in_real_V_7_loc_load = load i32 %o1_in_real_V_7_loc

]]></Node>
<StgValue><ssdm name="o1_in_real_V_7_loc_load"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:133 %o1_in_real_V_6_loc_load = load i32 %o1_in_real_V_6_loc

]]></Node>
<StgValue><ssdm name="o1_in_real_V_6_loc_load"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:134 %o1_in_real_V_5_loc_load = load i32 %o1_in_real_V_5_loc

]]></Node>
<StgValue><ssdm name="o1_in_real_V_5_loc_load"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:135 %o1_in_real_V_loc_load = load i32 %o1_in_real_V_loc

]]></Node>
<StgValue><ssdm name="o1_in_real_V_loc_load"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136 %r_real_V_124 = add i32 %o1_in_real_V_6_loc_load, i32 %o1_in_real_V_loc_load

]]></Node>
<StgValue><ssdm name="r_real_V_124"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %r_imag_V_139 = add i32 %o1_in_imag_V_6_loc_load, i32 %o1_in_imag_V_loc_load

]]></Node>
<StgValue><ssdm name="r_imag_V_139"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %r_real_V_125 = sub i32 %o1_in_real_V_loc_load, i32 %o1_in_real_V_6_loc_load

]]></Node>
<StgValue><ssdm name="r_real_V_125"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:139 %r_imag_V_140 = sub i32 %o1_in_imag_V_loc_load, i32 %o1_in_imag_V_6_loc_load

]]></Node>
<StgValue><ssdm name="r_imag_V_140"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:140 %cpd_real_V = add i32 %o1_in_real_V_7_loc_load, i32 %o1_in_real_V_5_loc_load

]]></Node>
<StgValue><ssdm name="cpd_real_V"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:141 %cpd_imag_V = add i32 %o1_in_imag_V_7_loc_load, i32 %o1_in_imag_V_5_loc_load

]]></Node>
<StgValue><ssdm name="cpd_imag_V"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:142 %cmd_real_V = sub i32 %o1_in_real_V_5_loc_load, i32 %o1_in_real_V_7_loc_load

]]></Node>
<StgValue><ssdm name="cmd_real_V"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:143 %cmd_imag_V = sub i32 %o1_in_imag_V_5_loc_load, i32 %o1_in_imag_V_7_loc_load

]]></Node>
<StgValue><ssdm name="cmd_imag_V"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:144 %r_real_V_126 = add i32 %cpd_real_V, i32 %r_real_V_124

]]></Node>
<StgValue><ssdm name="r_real_V_126"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:145 %r_imag_V_141 = add i32 %cpd_imag_V, i32 %r_imag_V_139

]]></Node>
<StgValue><ssdm name="r_imag_V_141"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146 %r_real_V_127 = add i32 %cmd_imag_V, i32 %r_real_V_125

]]></Node>
<StgValue><ssdm name="r_real_V_127"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:147 %r_imag_V_142 = sub i32 %r_imag_V_140, i32 %cmd_real_V

]]></Node>
<StgValue><ssdm name="r_imag_V_142"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %r_real_V_128 = sub i32 %r_real_V_124, i32 %cpd_real_V

]]></Node>
<StgValue><ssdm name="r_real_V_128"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:149 %r_imag_V_143 = sub i32 %r_imag_V_139, i32 %cpd_imag_V

]]></Node>
<StgValue><ssdm name="r_imag_V_143"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:150 %r_real_V_129 = sub i32 %r_real_V_125, i32 %cmd_imag_V

]]></Node>
<StgValue><ssdm name="r_real_V_129"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:151 %r_imag_V_144 = add i32 %r_imag_V_140, i32 %cmd_real_V

]]></Node>
<StgValue><ssdm name="r_imag_V_144"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:152 %r_real_V_130 = add i32 %o2_in_real_V_7_loc_load, i32 %o2_in_real_V_5_loc_load

]]></Node>
<StgValue><ssdm name="r_real_V_130"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %r_imag_V_145 = add i32 %o2_in_imag_V_7_loc_load, i32 %o2_in_imag_V_5_loc_load

]]></Node>
<StgValue><ssdm name="r_imag_V_145"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %r_real_V_131 = sub i32 %o2_in_real_V_7_loc_load, i32 %o2_in_real_V_5_loc_load

]]></Node>
<StgValue><ssdm name="r_real_V_131"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:155 %r_imag_V_146 = sub i32 %o2_in_imag_V_7_loc_load, i32 %o2_in_imag_V_5_loc_load

]]></Node>
<StgValue><ssdm name="r_imag_V_146"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:156 %cpd_real_V_1 = add i32 %o2_in_real_V_6_loc_load, i32 %o2_in_real_V_loc_load

]]></Node>
<StgValue><ssdm name="cpd_real_V_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:157 %cpd_imag_V_1 = add i32 %o2_in_imag_V_6_loc_load, i32 %o2_in_imag_V_loc_load

]]></Node>
<StgValue><ssdm name="cpd_imag_V_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:158 %cmd_real_V_1 = sub i32 %o2_in_real_V_6_loc_load, i32 %o2_in_real_V_loc_load

]]></Node>
<StgValue><ssdm name="cmd_real_V_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %cmd_imag_V_1 = sub i32 %o2_in_imag_V_6_loc_load, i32 %o2_in_imag_V_loc_load

]]></Node>
<StgValue><ssdm name="cmd_imag_V_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:160 %r_real_V_132 = add i32 %r_real_V_130, i32 %cpd_real_V_1

]]></Node>
<StgValue><ssdm name="r_real_V_132"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:161 %r_imag_V_147 = add i32 %r_imag_V_145, i32 %cpd_imag_V_1

]]></Node>
<StgValue><ssdm name="r_imag_V_147"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %r_real_V_133 = add i32 %r_real_V_131, i32 %cmd_imag_V_1

]]></Node>
<StgValue><ssdm name="r_real_V_133"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:163 %r_imag_V_148 = sub i32 %r_imag_V_146, i32 %cmd_real_V_1

]]></Node>
<StgValue><ssdm name="r_imag_V_148"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164 %r_real_V_134 = sub i32 %r_real_V_130, i32 %cpd_real_V_1

]]></Node>
<StgValue><ssdm name="r_real_V_134"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:165 %r_imag_V_149 = sub i32 %r_imag_V_145, i32 %cpd_imag_V_1

]]></Node>
<StgValue><ssdm name="r_imag_V_149"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166 %r_real_V_135 = sub i32 %r_real_V_131, i32 %cmd_imag_V_1

]]></Node>
<StgValue><ssdm name="r_real_V_135"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:167 %r_imag_V_150 = add i32 %cmd_real_V_1, i32 %r_imag_V_146

]]></Node>
<StgValue><ssdm name="r_imag_V_150"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="18" op_30_bw="18" op_31_bw="0">
<![CDATA[
entry:168 %call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_181_3, i32 %out_imag_3, i32 %out_imag_2, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_3, i32 %out_real_2, i32 %out_real_1, i32 %out_real_0, i32 %r_real_V_126, i32 %r_real_V_127, i32 %r_real_V_128, i32 %r_real_V_129, i32 %r_imag_V_141, i32 %r_imag_V_142, i32 %r_imag_V_143, i32 %r_imag_V_144, i32 %r_real_V_132, i32 %r_real_V_133, i32 %r_real_V_134, i32 %r_real_V_135, i32 %r_imag_V_147, i32 %r_imag_V_148, i32 %r_imag_V_149, i32 %r_imag_V_150, i32 %e_out_real_V, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_imag_V_1, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="217" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="18" op_30_bw="18" op_31_bw="0">
<![CDATA[
entry:168 %call_ln813 = call void @fft_16pt_Pipeline_VITIS_LOOP_181_3, i32 %out_imag_3, i32 %out_imag_2, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_3, i32 %out_real_2, i32 %out_real_1, i32 %out_real_0, i32 %r_real_V_126, i32 %r_real_V_127, i32 %r_real_V_128, i32 %r_real_V_129, i32 %r_imag_V_141, i32 %r_imag_V_142, i32 %r_imag_V_143, i32 %r_imag_V_144, i32 %r_real_V_132, i32 %r_real_V_133, i32 %r_real_V_134, i32 %r_real_V_135, i32 %r_imag_V_147, i32 %r_imag_V_148, i32 %r_imag_V_149, i32 %r_imag_V_150, i32 %e_out_real_V, i32 %e_out_imag_V, i32 %e_out_real_V_1, i32 %e_out_imag_V_1, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V

]]></Node>
<StgValue><ssdm name="call_ln813"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
entry:169 %ret_ln197 = ret

]]></Node>
<StgValue><ssdm name="ret_ln197"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
