

================================================================
== Vivado HLS Report for 'input_load'
================================================================
* Date:           Thu Jul 29 20:17:29 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.166|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_mmcpy_inputpixel_m2b_fu_348  |mmcpy_inputpixel_m2b  |    1|   45|    1|   45|   none  |
        |grp_copy_input2buf_row_fu_391    |copy_input2buf_row    |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    ?|    ?|  4 ~ 48  |          -|          -| 1 ~ 64 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    388|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    1038|   2528|
|Memory           |        0|      -|     512|    112|
|Multiplexer      |        -|      -|       -|    764|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|    1806|   3792|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_copy_input2buf_row_fu_391    |copy_input2buf_row    |        0|      0|  393|  1192|
    |grp_mmcpy_inputpixel_m2b_fu_348  |mmcpy_inputpixel_m2b  |        0|      0|  645|  1336|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |        0|      0| 1038|  2528|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |YOLO2_FPGA_mac_mujbC_U76  |YOLO2_FPGA_mac_mujbC  | i0 * i1 - i2 |
    |YOLO2_FPGA_mac_mujbC_U77  |YOLO2_FPGA_mac_mujbC  | i0 * i1 - i2 |
    |YOLO2_FPGA_mac_mulbW_U79  |YOLO2_FPGA_mac_mulbW  | i0 * i1 + i2 |
    |YOLO2_FPGA_mul_mukbM_U78  |YOLO2_FPGA_mul_mukbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |input_memcpy_buffer0_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer1_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer2_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer3_U    |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer0_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer1_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer2_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    |input_memcpy_buffer3_1_U  |input_load_input_bkb  |        0|  64|  14|    28|   32|     1|          896|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        0| 512| 112|   224|  256|     8|         7168|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |TMP_t2_V_fu_838_p2               |     +    |      0|  0|  15|           6|           1|
    |r_V_11_fu_566_p2                 |     +    |      0|  0|   8|          12|          12|
    |r_V_12_fu_571_p2                 |     +    |      0|  0|   8|           2|          12|
    |r_V_13_fu_606_p2                 |     +    |      0|  0|   8|          12|          12|
    |r_V_14_fu_611_p2                 |     +    |      0|  0|   8|           2|          12|
    |r_V_18_fu_736_p2                 |     +    |      0|  0|  37|          30|          30|
    |r_V_19_fu_804_p2                 |     +    |      0|  0|  15|           1|           7|
    |r_V_1_fu_823_p2                  |     +    |      0|  0|  15|           7|           7|
    |t2_V_fu_943_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_46_fu_584_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp_50_fu_631_p2                 |     +    |      0|  0|  15|           6|           6|
    |col_len_V_fu_716_p2              |     -    |      0|  0|  15|           6|           6|
    |row_len_V_fu_652_p2              |     -    |      0|  0|  15|           6|           6|
    |IsRowPixel_fu_864_p2             |    and   |      0|  0|   2|           1|           1|
    |grp_fu_431_p2                    |   icmp   |      0|  0|  11|           6|           1|
    |sel_tmp2_fu_747_p2               |   icmp   |      0|  0|  13|           9|           5|
    |sel_tmp_fu_741_p2                |   icmp   |      0|  0|  13|           9|           4|
    |tmp_48_fu_590_p2                 |   icmp   |      0|  0|  13|          12|           1|
    |tmp_49_fu_621_p2                 |   icmp   |      0|  0|  13|          12|          12|
    |tmp_52_fu_833_p2                 |   icmp   |      0|  0|  11|           7|           7|
    |tmp_53_fu_848_p2                 |   icmp   |      0|  0|  11|           7|           7|
    |tmp_54_fu_870_p2                 |   icmp   |      0|  0|  11|           6|           6|
    |tmp_fu_554_p2                    |   icmp   |      0|  0|  13|          12|           1|
    |tmp_s_fu_696_p2                  |   icmp   |      0|  0|  13|          12|          12|
    |ult_fu_853_p2                    |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |tmp_21_fu_753_p2                 |    or    |      0|  0|   2|           1|           1|
    |TCol_left_V_1_fu_686_p3          |  select  |      0|  0|  10|           1|          10|
    |TRow_top_V_1_fu_595_p3           |  select  |      0|  0|  10|           1|          10|
    |p_2_fu_759_p3                    |  select  |      0|  0|   9|           1|           6|
    |p_3_fu_767_p3                    |  select  |      0|  0|   6|           1|           5|
    |p_4_fu_783_p3                    |  select  |      0|  0|   3|           1|           3|
    |sel_tmp9_fu_775_p3               |  select  |      0|  0|   4|           1|           2|
    |tmp_18_fu_705_p3                 |  select  |      0|  0|   6|           1|           6|
    |tmp_20_fu_640_p3                 |  select  |      0|  0|   6|           1|           6|
    |ColSub_V_fu_795_p2               |    xor   |      0|  0|   2|           1|           1|
    |RowSub_V_fu_670_p2               |    xor   |      0|  0|   2|           1|           1|
    |rev_fu_858_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 388|         214|         240|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  41|          8|    1|          8|
    |ap_phi_mux_pingpong_1_phi_fu_339_p4                    |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_0_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_1_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_2_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_RowBeginByte_3_V_re      |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_enable                   |  15|          3|    1|          3|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_q0  |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_input_memcpy_buffer_q0   |  15|          3|   32|         96|
    |grp_copy_input2buf_row_fu_391_next_t2_0_V_read         |  15|          3|    6|         18|
    |grp_copy_input2buf_row_fu_391_p_read15                 |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_0_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_1_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_2_V_read  |  15|          3|    1|          3|
    |grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_3_V_read  |  15|          3|    1|          3|
    |input_buffer_0_ce0                                     |   9|          2|    1|          2|
    |input_buffer_0_we0                                     |   9|          2|    1|          2|
    |input_buffer_1_ce0                                     |   9|          2|    1|          2|
    |input_buffer_1_we0                                     |   9|          2|    1|          2|
    |input_buffer_2_ce0                                     |   9|          2|    1|          2|
    |input_buffer_2_we0                                     |   9|          2|    1|          2|
    |input_buffer_3_ce0                                     |   9|          2|    1|          2|
    |input_buffer_3_we0                                     |   9|          2|    1|          2|
    |input_memcpy_buffer0_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer0_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer0_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer0_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer0_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer0_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer1_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer1_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer1_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer1_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer1_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer1_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer2_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer2_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer2_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer2_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer2_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer2_we0                               |   9|          2|    1|          2|
    |input_memcpy_buffer3_1_address0                        |  15|          3|    5|         15|
    |input_memcpy_buffer3_1_ce0                             |  15|          3|    1|          3|
    |input_memcpy_buffer3_1_we0                             |   9|          2|    1|          2|
    |input_memcpy_buffer3_address0                          |  15|          3|    5|         15|
    |input_memcpy_buffer3_ce0                               |  15|          3|    1|          3|
    |input_memcpy_buffer3_we0                               |   9|          2|    1|          2|
    |m_axi_input1_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input1_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input2_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input2_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input3_ARVALID                                   |   9|          2|    1|          2|
    |m_axi_input3_RREADY                                    |   9|          2|    1|          2|
    |m_axi_input_r_ARVALID                                  |   9|          2|    1|          2|
    |m_axi_input_r_RREADY                                   |   9|          2|    1|          2|
    |p_5_reg_300                                            |   9|          2|    6|         12|
    |p_6_reg_311                                            |   9|          2|    6|         12|
    |pingpong_reg_323                                       |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 764|        158|  231|        661|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ColSub_V_reg_1214                             |   1|   0|    1|          0|
    |IHxIW_18b_V_reg_1101                          |  18|   0|   18|          0|
    |IsRowPixel_reg_1247                           |   1|   0|    1|          0|
    |RowBeginByte2_0_V_1_fu_182                    |   1|   0|    1|          0|
    |RowBeginByte2_1_V_1_fu_186                    |   1|   0|    1|          0|
    |RowBeginByte2_2_V_1_fu_190                    |   1|   0|    1|          0|
    |RowBeginByte2_3_V_1_fu_194                    |   1|   0|    1|          0|
    |RowBeginByte_0_V_1_fu_166                     |   1|   0|    1|          0|
    |RowBeginByte_1_V_1_fu_170                     |   1|   0|    1|          0|
    |RowBeginByte_2_V_1_fu_174                     |   1|   0|    1|          0|
    |RowBeginByte_3_V_1_fu_178                     |   1|   0|    1|          0|
    |RowSub_V_reg_1142                             |   1|   0|    1|          0|
    |TCol_left_V_reg_1111                          |  10|   0|   10|          0|
    |TMP_t2_V_reg_1242                             |   6|   0|    6|          0|
    |TN_MIN_3b_V_reg_1184                          |   3|   0|    3|          0|
    |TRow_top_V_1_reg_1126                         |  10|   0|   10|          0|
    |TRow_top_V_reg_1081                           |  10|   0|   10|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |col_len_V_reg_1189                            |   6|   0|    6|          0|
    |grp_copy_input2buf_row_fu_391_ap_start_reg    |   1|   0|    1|          0|
    |grp_mmcpy_inputpixel_m2b_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |next_IsRowPixel2_0_1_fu_162                   |   1|   0|    1|          0|
    |next_IsRowPixel_0_1_fu_154                    |   1|   0|    1|          0|
    |next_t22_0_V_1_fu_158                         |   6|   0|    6|          0|
    |next_t2_0_V_1_fu_150                          |   6|   0|    6|          0|
    |p_2_reg_1199                                  |   9|   0|    9|          0|
    |p_3_reg_1204                                  |   6|   0|    6|          0|
    |p_4_reg_1209                                  |   3|   0|    3|          0|
    |p_5_reg_300                                   |   6|   0|    6|          0|
    |p_6_reg_311                                   |   6|   0|    6|          0|
    |pingpong_reg_323                              |   1|   0|    1|          0|
    |r_V_12_reg_1116                               |  12|   0|   12|          0|
    |r_V_15_reg_1137                               |  29|   0|   29|          0|
    |r_V_18_reg_1194                               |  30|   0|   30|          0|
    |r_V_19_reg_1219                               |   7|   0|    7|          0|
    |r_V_1_reg_1234                                |   7|   0|    7|          0|
    |r_V_21_reg_1075                               |  12|   0|   12|          0|
    |rhs_V_2_reg_1070                              |   1|   0|   12|         11|
    |rhs_V_reg_1065                                |   2|   0|   11|          9|
    |row_len_V_reg_1131                            |   6|   0|    6|          0|
    |tmp_46_reg_1121                               |   6|   0|    6|          0|
    |tmp_51_reg_1229                               |   3|   0|    6|          3|
    |tmp_54_reg_1252                               |   1|   0|    1|          0|
    |tmp_56_reg_1262                               |   1|   0|    1|          0|
    |tmp_58_reg_1257                               |   1|   0|    1|          0|
    |tmp_81_cast_reg_1224                          |   1|   0|    6|          5|
    |tmp_81_reg_1086                               |   6|   0|    6|          0|
    |tmp_86_reg_1091                               |   1|   0|    1|          0|
    |tmp_88_reg_1149                               |   1|   0|    1|          0|
    |tmp_reg_1106                                  |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 256|   0|  284|         28|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   input_load   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   input_load   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   input_load   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   input_load   | return value |
|m_axi_input_r_AWVALID    | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWREADY    |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWADDR     | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWID       | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWLEN      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWSIZE     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWBURST    | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWLOCK     | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWCACHE    | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWPROT     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWQOS      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWREGION   | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_AWUSER     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WVALID     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WREADY     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WDATA      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WSTRB      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WLAST      | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WID        | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_WUSER      | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARVALID    | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARREADY    |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARADDR     | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARID       | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARLEN      | out |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARSIZE     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARBURST    | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARLOCK     | out |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARCACHE    | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARPROT     | out |    3|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARQOS      | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARREGION   | out |    4|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_ARUSER     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RVALID     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RREADY     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RDATA      |  in |   32|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RLAST      |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RID        |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RUSER      |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_RRESP      |  in |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BVALID     |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BREADY     | out |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BRESP      |  in |    2|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BID        |  in |    1|    m_axi   |     input_r    |    pointer   |
|m_axi_input_r_BUSER      |  in |    1|    m_axi   |     input_r    |    pointer   |
|input_offset             |  in |   30|   ap_none  |  input_offset  |    scalar    |
|m_axi_input1_AWVALID     | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWREADY     |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWADDR      | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWID        | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWLEN       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWSIZE      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWBURST     | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWLOCK      | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWCACHE     | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWPROT      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWQOS       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWREGION    | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_AWUSER      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WVALID      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WREADY      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WDATA       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WSTRB       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WLAST       | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WID         | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_WUSER       | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARVALID     | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARREADY     |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARADDR      | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARID        | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARLEN       | out |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARSIZE      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARBURST     | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARLOCK      | out |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARCACHE     | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARPROT      | out |    3|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARQOS       | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARREGION    | out |    4|    m_axi   |     input1     |    pointer   |
|m_axi_input1_ARUSER      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RVALID      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RREADY      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RDATA       |  in |   32|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RLAST       |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RID         |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RUSER       |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_RRESP       |  in |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BVALID      |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BREADY      | out |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BRESP       |  in |    2|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BID         |  in |    1|    m_axi   |     input1     |    pointer   |
|m_axi_input1_BUSER       |  in |    1|    m_axi   |     input1     |    pointer   |
|input1_offset            |  in |   30|   ap_none  |  input1_offset |    scalar    |
|m_axi_input2_AWVALID     | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWREADY     |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWADDR      | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWID        | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWLEN       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWSIZE      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWBURST     | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWLOCK      | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWCACHE     | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWPROT      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWQOS       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWREGION    | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_AWUSER      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WVALID      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WREADY      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WDATA       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WSTRB       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WLAST       | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WID         | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_WUSER       | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARVALID     | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARREADY     |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARADDR      | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARID        | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARLEN       | out |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARSIZE      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARBURST     | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARLOCK      | out |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARCACHE     | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARPROT      | out |    3|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARQOS       | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARREGION    | out |    4|    m_axi   |     input2     |    pointer   |
|m_axi_input2_ARUSER      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RVALID      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RREADY      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RDATA       |  in |   32|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RLAST       |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RID         |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RUSER       |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_RRESP       |  in |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BVALID      |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BREADY      | out |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BRESP       |  in |    2|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BID         |  in |    1|    m_axi   |     input2     |    pointer   |
|m_axi_input2_BUSER       |  in |    1|    m_axi   |     input2     |    pointer   |
|input2_offset            |  in |   30|   ap_none  |  input2_offset |    scalar    |
|m_axi_input3_AWVALID     | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWREADY     |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWADDR      | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWID        | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWLEN       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWSIZE      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWBURST     | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWLOCK      | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWCACHE     | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWPROT      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWQOS       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWREGION    | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_AWUSER      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WVALID      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WREADY      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WDATA       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WSTRB       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WLAST       | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WID         | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_WUSER       | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARVALID     | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARREADY     |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARADDR      | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARID        | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARLEN       | out |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARSIZE      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARBURST     | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARLOCK      | out |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARCACHE     | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARPROT      | out |    3|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARQOS       | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARREGION    | out |    4|    m_axi   |     input3     |    pointer   |
|m_axi_input3_ARUSER      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RVALID      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RREADY      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RDATA       |  in |   32|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RLAST       |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RID         |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RUSER       |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_RRESP       |  in |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BVALID      |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BREADY      | out |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BRESP       |  in |    2|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BID         |  in |    1|    m_axi   |     input3     |    pointer   |
|m_axi_input3_BUSER       |  in |    1|    m_axi   |     input3     |    pointer   |
|input3_offset            |  in |   30|   ap_none  |  input3_offset |    scalar    |
|input_buffer_0_address0  | out |   12|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_ce0       | out |    1|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_we0       | out |    1|  ap_memory | input_buffer_0 |     array    |
|input_buffer_0_d0        | out |   16|  ap_memory | input_buffer_0 |     array    |
|input_buffer_1_address0  | out |   12|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_ce0       | out |    1|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_we0       | out |    1|  ap_memory | input_buffer_1 |     array    |
|input_buffer_1_d0        | out |   16|  ap_memory | input_buffer_1 |     array    |
|input_buffer_2_address0  | out |   12|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_ce0       | out |    1|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_we0       | out |    1|  ap_memory | input_buffer_2 |     array    |
|input_buffer_2_d0        | out |   16|  ap_memory | input_buffer_2 |     array    |
|input_buffer_3_address0  | out |   12|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_ce0       | out |    1|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_we0       | out |    1|  ap_memory | input_buffer_3 |     array    |
|input_buffer_3_d0        | out |   16|  ap_memory | input_buffer_3 |     array    |
|r                        |  in |   32|   ap_none  |        r       |    scalar    |
|c                        |  in |   32|   ap_none  |        c       |    scalar    |
|n                        |  in |   32|   ap_none  |        n       |    scalar    |
|Kernel_stride            |  in |   32|   ap_none  |  Kernel_stride |    scalar    |
|Padding                  |  in |   32|   ap_none  |     Padding    |    scalar    |
|TRow                     |  in |    8|   ap_none  |      TRow      |    scalar    |
|TCol                     |  in |    8|   ap_none  |      TCol      |    scalar    |
|Input_w                  |  in |   32|   ap_none  |     Input_w    |    scalar    |
|Input_h                  |  in |   32|   ap_none  |     Input_h    |    scalar    |
|TN_MIN                   |  in |   32|   ap_none  |     TN_MIN     |    scalar    |
|IHxIW                    |  in |   19|   ap_none  |      IHxIW     |    scalar    |
|LayerType                |  in |    2|   ap_none  |    LayerType   |    scalar    |
|trow_loops_V             |  in |    6|   ap_none  |  trow_loops_V  |    scalar    |
+-------------------------+-----+-----+------------+----------------+--------------+

