$date
	Wed Apr 20 11:12:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_testbench $end
$var wire 1 ! Clock $end
$var wire 1 " Reset $end
$var wire 1 # beginCount $end
$var wire 10 $ counterSeconds [9:0] $end
$var wire 10 % signal [9:0] $end
$scope module t $end
$var reg 1 & Clock $end
$var reg 1 ' Increase $end
$var reg 1 ( Reset $end
$var reg 1 ) beginCount $end
$var reg 10 * counterSeconds [9:0] $end
$upscope $end
$scope module dut $end
$var wire 1 # beginCount $end
$var wire 1 ! clk $end
$var wire 10 + counterSeconds [9:0] $end
$var wire 1 " reset $end
$var wire 10 , signal [9:0] $end
$var reg 10 - count [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b111 +
b111 *
x)
x(
x'
1&
bx %
b111 $
x#
x"
1!
$end
#1
0&
0!
#2
0(
0"
1&
1!
#3
0&
0!
#4
b111 -
b111 %
b111 ,
1&
1!
#5
0&
0!
#6
1(
1"
1&
1!
#7
0&
0!
#8
1&
1!
#9
0&
0!
#10
1&
1!
#11
0&
0!
#12
1&
1!
#13
0&
0!
#14
1)
1#
1&
1!
#15
0&
0!
