
serila com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  08006774  08006774  00007774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c84  08006c84  000080b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006c84  08006c84  00007c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c8c  08006c8c  000080b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c8c  08006c8c  00007c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c90  08006c90  00007c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08006c94  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b34  200000b0  08006d44  000080b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005be4  08006d44  00008be4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d534  00000000  00000000  000080e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000234e  00000000  00000000  00015614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  00017968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000875  00000000  00000000  00018480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026da9  00000000  00000000  00018cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d230  00000000  00000000  0003fa9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9c37  00000000  00000000  0004ccce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136905  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003830  00000000  00000000  00136948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0013a178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800675c 	.word	0x0800675c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	0800675c 	.word	0x0800675c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <fs_find_dir>:

static Directory root_dir;
static Directory* current_dir;

// A helper function to find a directory by path
static Directory* fs_find_dir(const char* path) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b0c6      	sub	sp, #280	@ 0x118
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005da:	6018      	str	r0, [r3, #0]
    if (path == NULL) {
 80005dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005e0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d101      	bne.n	80005ee <fs_find_dir+0x22>
        return NULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	e098      	b.n	8000720 <fs_find_dir+0x154>
    }

    if (strcmp(path, ".") == 0 || strcmp(path, "") == 0) {
 80005ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005f6:	494d      	ldr	r1, [pc, #308]	@ (800072c <fs_find_dir+0x160>)
 80005f8:	6818      	ldr	r0, [r3, #0]
 80005fa:	f7ff fde9 	bl	80001d0 <strcmp>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d007      	beq.n	8000614 <fs_find_dir+0x48>
 8000604:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000608:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d102      	bne.n	800061a <fs_find_dir+0x4e>
        return current_dir;
 8000614:	4b46      	ldr	r3, [pc, #280]	@ (8000730 <fs_find_dir+0x164>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	e082      	b.n	8000720 <fs_find_dir+0x154>
    }

    if (strcmp(path, "/") == 0) {
 800061a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800061e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000622:	4944      	ldr	r1, [pc, #272]	@ (8000734 <fs_find_dir+0x168>)
 8000624:	6818      	ldr	r0, [r3, #0]
 8000626:	f7ff fdd3 	bl	80001d0 <strcmp>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <fs_find_dir+0x68>
        return &root_dir;
 8000630:	4b41      	ldr	r3, [pc, #260]	@ (8000738 <fs_find_dir+0x16c>)
 8000632:	e075      	b.n	8000720 <fs_find_dir+0x154>
    }

    char path_copy[MAX_PATH_SIZE];
    strncpy(path_copy, path, MAX_PATH_SIZE);
 8000634:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000638:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800063c:	f107 0008 	add.w	r0, r7, #8
 8000640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000644:	6819      	ldr	r1, [r3, #0]
 8000646:	f005 f866 	bl	8005716 <strncpy>
    path_copy[MAX_PATH_SIZE - 1] = '\0';
 800064a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800064e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000652:	2200      	movs	r2, #0
 8000654:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    Directory* start_dir = (path[0] == '/') ? &root_dir : current_dir;
 8000658:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800065c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b2f      	cmp	r3, #47	@ 0x2f
 8000666:	d002      	beq.n	800066e <fs_find_dir+0xa2>
 8000668:	4b31      	ldr	r3, [pc, #196]	@ (8000730 <fs_find_dir+0x164>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	e000      	b.n	8000670 <fs_find_dir+0xa4>
 800066e:	4b32      	ldr	r3, [pc, #200]	@ (8000738 <fs_find_dir+0x16c>)
 8000670:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    Directory* target_dir = start_dir;
 8000674:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000678:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    char* token = strtok(path_copy, "/");
 800067c:	f107 0308 	add.w	r3, r7, #8
 8000680:	492c      	ldr	r1, [pc, #176]	@ (8000734 <fs_find_dir+0x168>)
 8000682:	4618      	mov	r0, r3
 8000684:	f005 f870 	bl	8005768 <strtok>
 8000688:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 800068c:	e042      	b.n	8000714 <fs_find_dir+0x148>
        if (strcmp(token, "..") == 0) {
 800068e:	492b      	ldr	r1, [pc, #172]	@ (800073c <fs_find_dir+0x170>)
 8000690:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000694:	f7ff fd9c 	bl	80001d0 <strcmp>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d110      	bne.n	80006c0 <fs_find_dir+0xf4>
            if (target_dir->parent != NULL) {
 800069e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006a2:	691b      	ldr	r3, [r3, #16]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d004      	beq.n	80006b2 <fs_find_dir+0xe6>
                target_dir = target_dir->parent;
 80006a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006ac:	691b      	ldr	r3, [r3, #16]
 80006ae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
            }
            token = strtok(NULL, "/");
 80006b2:	4920      	ldr	r1, [pc, #128]	@ (8000734 <fs_find_dir+0x168>)
 80006b4:	2000      	movs	r0, #0
 80006b6:	f005 f857 	bl	8005768 <strtok>
 80006ba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
            continue;
 80006be:	e029      	b.n	8000714 <fs_find_dir+0x148>
        }

        Directory* subdir = target_dir->subdirs;
 80006c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006c4:	695b      	ldr	r3, [r3, #20]
 80006c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 80006ca:	e013      	b.n	80006f4 <fs_find_dir+0x128>
            if (strcmp(subdir->name, token) == 0) {
 80006cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006d0:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fd7b 	bl	80001d0 <strcmp>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d104      	bne.n	80006ea <fs_find_dir+0x11e>
                target_dir = subdir;
 80006e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006e4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                break;
 80006e8:	e008      	b.n	80006fc <fs_find_dir+0x130>
            }
            subdir = subdir->next;
 80006ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006ee:	69db      	ldr	r3, [r3, #28]
 80006f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 80006f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d1e7      	bne.n	80006cc <fs_find_dir+0x100>
        }

        if (subdir == NULL) {
 80006fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000700:	2b00      	cmp	r3, #0
 8000702:	d101      	bne.n	8000708 <fs_find_dir+0x13c>
            return NULL; // Path not found
 8000704:	2300      	movs	r3, #0
 8000706:	e00b      	b.n	8000720 <fs_find_dir+0x154>
        }

        token = strtok(NULL, "/");
 8000708:	490a      	ldr	r1, [pc, #40]	@ (8000734 <fs_find_dir+0x168>)
 800070a:	2000      	movs	r0, #0
 800070c:	f005 f82c 	bl	8005768 <strtok>
 8000710:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8000714:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1b8      	bne.n	800068e <fs_find_dir+0xc2>
    }

    return target_dir;
 800071c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 8000720:	4618      	mov	r0, r3
 8000722:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	08006774 	.word	0x08006774
 8000730:	200000ec 	.word	0x200000ec
 8000734:	08006778 	.word	0x08006778
 8000738:	200000cc 	.word	0x200000cc
 800073c:	0800677c 	.word	0x0800677c

08000740 <filesystem_init>:
    "clear",
	"exit",
    NULL // Sentinel value to mark the end of the array
};

void filesystem_init(void) {
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
    // Initialize the root directory
    strncpy(root_dir.name, "/", MAX_FILENAME_SIZE);
 8000744:	2210      	movs	r2, #16
 8000746:	490a      	ldr	r1, [pc, #40]	@ (8000770 <filesystem_init+0x30>)
 8000748:	480a      	ldr	r0, [pc, #40]	@ (8000774 <filesystem_init+0x34>)
 800074a:	f004 ffe4 	bl	8005716 <strncpy>
    root_dir.parent = &root_dir; // Root's parent is itself
 800074e:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <filesystem_init+0x34>)
 8000750:	4a08      	ldr	r2, [pc, #32]	@ (8000774 <filesystem_init+0x34>)
 8000752:	611a      	str	r2, [r3, #16]
    root_dir.subdirs = NULL;
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <filesystem_init+0x34>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
    root_dir.files = NULL;
 800075a:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <filesystem_init+0x34>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
    root_dir.next = NULL;
 8000760:	4b04      	ldr	r3, [pc, #16]	@ (8000774 <filesystem_init+0x34>)
 8000762:	2200      	movs	r2, #0
 8000764:	61da      	str	r2, [r3, #28]

    // Set the current directory to root
    current_dir = &root_dir;
 8000766:	4b04      	ldr	r3, [pc, #16]	@ (8000778 <filesystem_init+0x38>)
 8000768:	4a02      	ldr	r2, [pc, #8]	@ (8000774 <filesystem_init+0x34>)
 800076a:	601a      	str	r2, [r3, #0]
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	08006778 	.word	0x08006778
 8000774:	200000cc 	.word	0x200000cc
 8000778:	200000ec 	.word	0x200000ec

0800077c <fs_get_cwd_path>:

void set_current_dir(Directory* dir) {
    current_dir = dir;
}

void fs_get_cwd_path(char* buf, int size) {
 800077c:	b580      	push	{r7, lr}
 800077e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8000782:	af02      	add	r7, sp, #8
 8000784:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000788:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800078c:	6018      	str	r0, [r3, #0]
 800078e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000792:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000796:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000798:	4b2a      	ldr	r3, [pc, #168]	@ (8000844 <fs_get_cwd_path+0xc8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a2a      	ldr	r2, [pc, #168]	@ (8000848 <fs_get_cwd_path+0xcc>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d10d      	bne.n	80007be <fs_get_cwd_path+0x42>
        snprintf(buf, size, "/");
 80007a2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007a6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80007aa:	6819      	ldr	r1, [r3, #0]
 80007ac:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007b0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80007b4:	4a25      	ldr	r2, [pc, #148]	@ (800084c <fs_get_cwd_path+0xd0>)
 80007b6:	6818      	ldr	r0, [r3, #0]
 80007b8:	f004 ff1a 	bl	80055f0 <sniprintf>
 80007bc:	e03e      	b.n	800083c <fs_get_cwd_path+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 80007be:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007c6:	4618      	mov	r0, r3
 80007c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007cc:	461a      	mov	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f004 ff87 	bl	80056e2 <memset>
    Directory* dir = current_dir;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000844 <fs_get_cwd_path+0xc8>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 80007dc:	e01a      	b.n	8000814 <fs_get_cwd_path+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 80007de:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80007e2:	f107 000c 	add.w	r0, r7, #12
 80007e6:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	4613      	mov	r3, r2
 80007ee:	4a18      	ldr	r2, [pc, #96]	@ (8000850 <fs_get_cwd_path+0xd4>)
 80007f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f4:	f004 fefc 	bl	80055f0 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 80007f8:	f107 010c 	add.w	r1, r7, #12
 80007fc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000800:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000804:	4618      	mov	r0, r3
 8000806:	f004 ff86 	bl	8005716 <strncpy>
        dir = dir->parent;
 800080a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800080e:	691b      	ldr	r3, [r3, #16]
 8000810:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8000814:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000818:	4a0b      	ldr	r2, [pc, #44]	@ (8000848 <fs_get_cwd_path+0xcc>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d1df      	bne.n	80007de <fs_get_cwd_path+0x62>
    }

    snprintf(buf, size, "%s", path);
 800081e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000822:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000826:	6819      	ldr	r1, [r3, #0]
 8000828:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800082c:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000830:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8000834:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <fs_get_cwd_path+0xd8>)
 8000836:	6800      	ldr	r0, [r0, #0]
 8000838:	f004 feda 	bl	80055f0 <sniprintf>
}
 800083c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	200000ec 	.word	0x200000ec
 8000848:	200000cc 	.word	0x200000cc
 800084c:	08006778 	.word	0x08006778
 8000850:	080067e8 	.word	0x080067e8
 8000854:	080067f0 	.word	0x080067f0

08000858 <fs_pwd>:

void fs_pwd(char* buf, int size) {
 8000858:	b580      	push	{r7, lr}
 800085a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 800085e:	af02      	add	r7, sp, #8
 8000860:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000864:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000868:	6018      	str	r0, [r3, #0]
 800086a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800086e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000872:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000874:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <fs_pwd+0xc8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a2a      	ldr	r2, [pc, #168]	@ (8000924 <fs_pwd+0xcc>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d10d      	bne.n	800089a <fs_pwd+0x42>
        snprintf(buf, size, "/\r\n");
 800087e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000882:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000886:	6819      	ldr	r1, [r3, #0]
 8000888:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800088c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000890:	4a25      	ldr	r2, [pc, #148]	@ (8000928 <fs_pwd+0xd0>)
 8000892:	6818      	ldr	r0, [r3, #0]
 8000894:	f004 feac 	bl	80055f0 <sniprintf>
 8000898:	e03e      	b.n	8000918 <fs_pwd+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 800089a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800089e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80008a2:	4618      	mov	r0, r3
 80008a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a8:	461a      	mov	r2, r3
 80008aa:	2100      	movs	r1, #0
 80008ac:	f004 ff19 	bl	80056e2 <memset>
    Directory* dir = current_dir;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <fs_pwd+0xc8>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 80008b8:	e01a      	b.n	80008f0 <fs_pwd+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 80008ba:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80008be:	f107 000c 	add.w	r0, r7, #12
 80008c2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	4a18      	ldr	r2, [pc, #96]	@ (800092c <fs_pwd+0xd4>)
 80008cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d0:	f004 fe8e 	bl	80055f0 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 80008d4:	f107 010c 	add.w	r1, r7, #12
 80008d8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80008dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e0:	4618      	mov	r0, r3
 80008e2:	f004 ff18 	bl	8005716 <strncpy>
        dir = dir->parent;
 80008e6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80008ea:	691b      	ldr	r3, [r3, #16]
 80008ec:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 80008f0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80008f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <fs_pwd+0xcc>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d1df      	bne.n	80008ba <fs_pwd+0x62>
    }

    snprintf(buf, size, "%s\r\n", path);
 80008fa:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80008fe:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000902:	6819      	ldr	r1, [r3, #0]
 8000904:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000908:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 800090c:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8000910:	4a07      	ldr	r2, [pc, #28]	@ (8000930 <fs_pwd+0xd8>)
 8000912:	6800      	ldr	r0, [r0, #0]
 8000914:	f004 fe6c 	bl	80055f0 <sniprintf>
}
 8000918:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200000ec 	.word	0x200000ec
 8000924:	200000cc 	.word	0x200000cc
 8000928:	080067f4 	.word	0x080067f4
 800092c:	080067e8 	.word	0x080067e8
 8000930:	080067f8 	.word	0x080067f8

08000934 <fs_ls>:

void fs_ls(char* buf, int size) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
    Directory* dir;
    File* file;
    int offset = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]

    // List subdirectories
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000942:	4b20      	ldr	r3, [pc, #128]	@ (80009c4 <fs_ls+0x90>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	e011      	b.n	8000970 <fs_ls+0x3c>
        offset += snprintf(buf + offset, size - offset, "d %s\r\n", dir->name);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	18d0      	adds	r0, r2, r3
 8000952:	683a      	ldr	r2, [r7, #0]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	4619      	mov	r1, r3
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	4a1a      	ldr	r2, [pc, #104]	@ (80009c8 <fs_ls+0x94>)
 800095e:	f004 fe47 	bl	80055f0 <sniprintf>
 8000962:	4602      	mov	r2, r0
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4413      	add	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	69db      	ldr	r3, [r3, #28]
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1ea      	bne.n	800094c <fs_ls+0x18>
    }

    // List files
    for (file = current_dir->files; file != NULL; file = file->next) {
 8000976:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <fs_ls+0x90>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	e011      	b.n	80009a4 <fs_ls+0x70>
        offset += snprintf(buf + offset, size - offset, "f %s\r\n", file->name);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	18d0      	adds	r0, r2, r3
 8000986:	683a      	ldr	r2, [r7, #0]
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	4619      	mov	r1, r3
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	4a0e      	ldr	r2, [pc, #56]	@ (80009cc <fs_ls+0x98>)
 8000992:	f004 fe2d 	bl	80055f0 <sniprintf>
 8000996:	4602      	mov	r2, r0
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	4413      	add	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
    for (file = current_dir->files; file != NULL; file = file->next) {
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1ea      	bne.n	8000980 <fs_ls+0x4c>
    }

    if (offset == 0) {
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d105      	bne.n	80009bc <fs_ls+0x88>
        snprintf(buf, size, "\r\n");
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	4a07      	ldr	r2, [pc, #28]	@ (80009d0 <fs_ls+0x9c>)
 80009b4:	4619      	mov	r1, r3
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f004 fe1a 	bl	80055f0 <sniprintf>
    }
}
 80009bc:	bf00      	nop
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200000ec 	.word	0x200000ec
 80009c8:	08006800 	.word	0x08006800
 80009cc:	08006808 	.word	0x08006808
 80009d0:	08006810 	.word	0x08006810

080009d4 <fs_mkdir>:

int fs_mkdir(char* name) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d009      	beq.n	80009f6 <fs_mkdir+0x22>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d005      	beq.n	80009f6 <fs_mkdir+0x22>
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff fbfa 	bl	80001e4 <strlen>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b0f      	cmp	r3, #15
 80009f4:	d902      	bls.n	80009fc <fs_mkdir+0x28>
        return -1; // Invalid name
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009fa:	e03a      	b.n	8000a72 <fs_mkdir+0x9e>
    }

    // Check if a directory with the same name already exists
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80009fc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <fs_mkdir+0xa8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	e00d      	b.n	8000a22 <fs_mkdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	6879      	ldr	r1, [r7, #4]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff fbe0 	bl	80001d0 <strcmp>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d102      	bne.n	8000a1c <fs_mkdir+0x48>
            return -2; // Directory already exists
 8000a16:	f06f 0301 	mvn.w	r3, #1
 8000a1a:	e02a      	b.n	8000a72 <fs_mkdir+0x9e>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	69db      	ldr	r3, [r3, #28]
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d1ee      	bne.n	8000a06 <fs_mkdir+0x32>
        }
    }

    Directory* new_dir = (Directory*)malloc(sizeof(Directory));
 8000a28:	2020      	movs	r0, #32
 8000a2a:	f004 fc61 	bl	80052f0 <malloc>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	60bb      	str	r3, [r7, #8]
    if (new_dir == NULL) {
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d102      	bne.n	8000a3e <fs_mkdir+0x6a>
        return -3; // Malloc failed
 8000a38:	f06f 0302 	mvn.w	r3, #2
 8000a3c:	e019      	b.n	8000a72 <fs_mkdir+0x9e>
    }

    strncpy(new_dir->name, name, MAX_FILENAME_SIZE);
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	2210      	movs	r2, #16
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f004 fe66 	bl	8005716 <strncpy>
    new_dir->parent = current_dir;
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	611a      	str	r2, [r3, #16]
    new_dir->subdirs = NULL;
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	2200      	movs	r2, #0
 8000a56:	615a      	str	r2, [r3, #20]
    new_dir->files = NULL;
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]

    // Add to the list of subdirectories
    new_dir->next = current_dir->subdirs;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	695a      	ldr	r2, [r3, #20]
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	61da      	str	r2, [r3, #28]
    current_dir->subdirs = new_dir;
 8000a68:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	68ba      	ldr	r2, [r7, #8]
 8000a6e:	615a      	str	r2, [r3, #20]

    return 0; // Success
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200000ec 	.word	0x200000ec

08000a80 <fs_cd>:

int fs_cd(char* name) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d003      	beq.n	8000a96 <fs_cd+0x16>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d102      	bne.n	8000a9c <fs_cd+0x1c>
        return -1; // Invalid name
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9a:	e00d      	b.n	8000ab8 <fs_cd+0x38>
    }

    Directory* new_dir = fs_find_dir(name);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff fd95 	bl	80005cc <fs_find_dir>
 8000aa2:	60f8      	str	r0, [r7, #12]

    if (new_dir != NULL) {
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d004      	beq.n	8000ab4 <fs_cd+0x34>
        current_dir = new_dir;
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <fs_cd+0x40>)
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6013      	str	r3, [r2, #0]
        return 0; // Success
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	e001      	b.n	8000ab8 <fs_cd+0x38>
    }

    return -2; // Directory not found
 8000ab4:	f06f 0301 	mvn.w	r3, #1
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	200000ec 	.word	0x200000ec

08000ac4 <fs_rmdir>:

int fs_rmdir(char* name) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d003      	beq.n	8000ada <fs_rmdir+0x16>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d102      	bne.n	8000ae0 <fs_rmdir+0x1c>
        return -1; // Invalid name
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ade:	e03d      	b.n	8000b5c <fs_rmdir+0x98>
    }

    Directory* dir_to_remove = NULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
    Directory* prev_dir = NULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	613b      	str	r3, [r7, #16]

    // Find the directory to remove
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b64 <fs_rmdir+0xa0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	e00f      	b.n	8000b12 <fs_rmdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fb6a 	bl	80001d0 <strcmp>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d102      	bne.n	8000b08 <fs_rmdir+0x44>
            dir_to_remove = dir;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	617b      	str	r3, [r7, #20]
            break;
 8000b06:	e007      	b.n	8000b18 <fs_rmdir+0x54>
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	69db      	ldr	r3, [r3, #28]
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1ec      	bne.n	8000af2 <fs_rmdir+0x2e>
        }
    }

    if (dir_to_remove == NULL) {
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d102      	bne.n	8000b24 <fs_rmdir+0x60>
        return -2; // Directory not found
 8000b1e:	f06f 0301 	mvn.w	r3, #1
 8000b22:	e01b      	b.n	8000b5c <fs_rmdir+0x98>
    }

    if (dir_to_remove->subdirs != NULL || dir_to_remove->files != NULL) {
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	695b      	ldr	r3, [r3, #20]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d103      	bne.n	8000b34 <fs_rmdir+0x70>
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <fs_rmdir+0x76>
        return -3; // Directory not empty
 8000b34:	f06f 0302 	mvn.w	r3, #2
 8000b38:	e010      	b.n	8000b5c <fs_rmdir+0x98>
    }

    // Remove the directory from the list
    if (prev_dir == NULL) {
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d105      	bne.n	8000b4c <fs_rmdir+0x88>
        current_dir->subdirs = dir_to_remove->next;
 8000b40:	4b08      	ldr	r3, [pc, #32]	@ (8000b64 <fs_rmdir+0xa0>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	697a      	ldr	r2, [r7, #20]
 8000b46:	69d2      	ldr	r2, [r2, #28]
 8000b48:	615a      	str	r2, [r3, #20]
 8000b4a:	e003      	b.n	8000b54 <fs_rmdir+0x90>
    } else {
        prev_dir->next = dir_to_remove->next;
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	69da      	ldr	r2, [r3, #28]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	61da      	str	r2, [r3, #28]
    }

    free(dir_to_remove);
 8000b54:	6978      	ldr	r0, [r7, #20]
 8000b56:	f004 fbd3 	bl	8005300 <free>

    return 0; // Success
 8000b5a:	2300      	movs	r3, #0
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	200000ec 	.word	0x200000ec

08000b68 <fs_touch>:

int fs_touch(char* name) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d009      	beq.n	8000b8a <fs_touch+0x22>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <fs_touch+0x22>
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f7ff fb30 	bl	80001e4 <strlen>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b0f      	cmp	r3, #15
 8000b88:	d902      	bls.n	8000b90 <fs_touch+0x28>
        return -1; // Invalid name
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b8e:	e036      	b.n	8000bfe <fs_touch+0x96>
    }

    // Check if a file with the same name already exists
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <fs_touch+0xa0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e00d      	b.n	8000bb6 <fs_touch+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6879      	ldr	r1, [r7, #4]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fb16 	bl	80001d0 <strcmp>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d102      	bne.n	8000bb0 <fs_touch+0x48>
            return -2; // File already exists
 8000baa:	f06f 0301 	mvn.w	r3, #1
 8000bae:	e026      	b.n	8000bfe <fs_touch+0x96>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1ee      	bne.n	8000b9a <fs_touch+0x32>
        }
    }

    File* new_file = (File*)malloc(sizeof(File));
 8000bbc:	201c      	movs	r0, #28
 8000bbe:	f004 fb97 	bl	80052f0 <malloc>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	60bb      	str	r3, [r7, #8]
    if (new_file == NULL) {
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <fs_touch+0x6a>
        return -3; // Malloc failed
 8000bcc:	f06f 0302 	mvn.w	r3, #2
 8000bd0:	e015      	b.n	8000bfe <fs_touch+0x96>
    }

    strncpy(new_file->name, name, MAX_FILENAME_SIZE);
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2210      	movs	r2, #16
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f004 fd9c 	bl	8005716 <strncpy>
    new_file->data = NULL;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
    new_file->size = 0;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]

    // Add to the list of files
    new_file->next = current_dir->files;
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <fs_touch+0xa0>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	699a      	ldr	r2, [r3, #24]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	619a      	str	r2, [r3, #24]
    current_dir->files = new_file;
 8000bf4:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <fs_touch+0xa0>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	619a      	str	r2, [r3, #24]

    return 0; // Success
 8000bfc:	2300      	movs	r3, #0
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200000ec 	.word	0x200000ec

08000c0c <fs_cat>:

int fs_cat(char* name) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <fs_cat+0x16>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d102      	bne.n	8000c28 <fs_cat+0x1c>
        return -1; // Invalid name
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c26:	e016      	b.n	8000c56 <fs_cat+0x4a>
    }

    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <fs_cat+0x54>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	699b      	ldr	r3, [r3, #24]
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	e00c      	b.n	8000c4c <fs_cat+0x40>
        if (strcmp(file->name, name) == 0) {
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	6879      	ldr	r1, [r7, #4]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff faca 	bl	80001d0 <strcmp>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d101      	bne.n	8000c46 <fs_cat+0x3a>
            if (file->size == 0) {
                // For now, we just print a message for empty files
                // Later, we would print file->data
            }
            return 0; // Success
 8000c42:	2300      	movs	r3, #0
 8000c44:	e007      	b.n	8000c56 <fs_cat+0x4a>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1ef      	bne.n	8000c32 <fs_cat+0x26>
        }
    }

    return -2; // File not found
 8000c52:	f06f 0301 	mvn.w	r3, #1
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200000ec 	.word	0x200000ec

08000c64 <fs_rm>:

int fs_rm(char* name) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <fs_rm+0x16>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <fs_rm+0x1c>
        return -1; // Invalid name
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c7e:	e03b      	b.n	8000cf8 <fs_rm+0x94>
    }

    File* file_to_remove = NULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]
    File* prev_file = NULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	613b      	str	r3, [r7, #16]

    // Find the file to remove
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <fs_rm+0x9c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	e00f      	b.n	8000cb2 <fs_rm+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fa9a 	bl	80001d0 <strcmp>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <fs_rm+0x44>
            file_to_remove = file;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	617b      	str	r3, [r7, #20]
            break;
 8000ca6:	e007      	b.n	8000cb8 <fs_rm+0x54>
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1ec      	bne.n	8000c92 <fs_rm+0x2e>
        }
    }

    if (file_to_remove == NULL) {
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d102      	bne.n	8000cc4 <fs_rm+0x60>
        return -2; // File not found
 8000cbe:	f06f 0301 	mvn.w	r3, #1
 8000cc2:	e019      	b.n	8000cf8 <fs_rm+0x94>
    }

    // Remove the file from the list
    if (prev_file == NULL) {
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d105      	bne.n	8000cd6 <fs_rm+0x72>
        current_dir->files = file_to_remove->next;
 8000cca:	4b0d      	ldr	r3, [pc, #52]	@ (8000d00 <fs_rm+0x9c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	6992      	ldr	r2, [r2, #24]
 8000cd2:	619a      	str	r2, [r3, #24]
 8000cd4:	e003      	b.n	8000cde <fs_rm+0x7a>
    } else {
        prev_file->next = file_to_remove->next;
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	699a      	ldr	r2, [r3, #24]
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	619a      	str	r2, [r3, #24]
    }

    if (file_to_remove->data != NULL) {
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	691b      	ldr	r3, [r3, #16]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d004      	beq.n	8000cf0 <fs_rm+0x8c>
        free(file_to_remove->data);
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	691b      	ldr	r3, [r3, #16]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f004 fb08 	bl	8005300 <free>
    }
    free(file_to_remove);
 8000cf0:	6978      	ldr	r0, [r7, #20]
 8000cf2:	f004 fb05 	bl	8005300 <free>

    return 0; // Success
 8000cf6:	2300      	movs	r3, #0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200000ec 	.word	0x200000ec

08000d04 <parse_command>:

void parse_command(char* buffer, char** command, char** args) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
    *command = strtok(buffer, " \r\n");
 8000d10:	4908      	ldr	r1, [pc, #32]	@ (8000d34 <parse_command+0x30>)
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f004 fd28 	bl	8005768 <strtok>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	601a      	str	r2, [r3, #0]
    *args = strtok(NULL, "\r\n");
 8000d1e:	4906      	ldr	r1, [pc, #24]	@ (8000d38 <parse_command+0x34>)
 8000d20:	2000      	movs	r0, #0
 8000d22:	f004 fd21 	bl	8005768 <strtok>
 8000d26:	4602      	mov	r2, r0
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	601a      	str	r2, [r3, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	08006814 	.word	0x08006814
 8000d38:	08006810 	.word	0x08006810

08000d3c <fs_autocomplete>:

int fs_autocomplete(char* buffer, int len, char* out_buffer) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b0d2      	sub	sp, #328	@ 0x148
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d46:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d4a:	6018      	str	r0, [r3, #0]
 8000d4c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d50:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d54:	6019      	str	r1, [r3, #0]
 8000d56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d5a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000d5e:	601a      	str	r2, [r3, #0]
    if (len == 0) return 0;
 8000d60:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d64:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <fs_autocomplete+0x36>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e141      	b.n	8000ff6 <fs_autocomplete+0x2ba>

    char partial_name[MAX_FILENAME_SIZE];
    strncpy(partial_name, buffer, len);
 8000d72:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d76:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d80:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d84:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8000d88:	6819      	ldr	r1, [r3, #0]
 8000d8a:	f004 fcc4 	bl	8005716 <strncpy>
    partial_name[len] = 0;
 8000d8e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000d92:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]

    char* best_match = NULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    int match_count = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

    // Command completion (only for the first word)
    if (buffer == inBuffer) {
 8000dae:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000db2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a91      	ldr	r2, [pc, #580]	@ (8001000 <fs_autocomplete+0x2c4>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d156      	bne.n	8000e6c <fs_autocomplete+0x130>
        for (int i = 0; commands[i] != NULL; i++) {
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000dc4:	e026      	b.n	8000e14 <fs_autocomplete+0xd8>
            if (strncmp(commands[i], partial_name, len) == 0) {
 8000dc6:	4a8f      	ldr	r2, [pc, #572]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000dc8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000dcc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000dd0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000dd4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8000dde:	4619      	mov	r1, r3
 8000de0:	f004 fc87 	bl	80056f2 <strncmp>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10f      	bne.n	8000e0a <fs_autocomplete+0xce>
                if (best_match == NULL) best_match = (char*)commands[i];
 8000dea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <fs_autocomplete+0xc4>
 8000df2:	4a84      	ldr	r2, [pc, #528]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000df4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                match_count++;
 8000e00:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000e04:	3301      	adds	r3, #1
 8000e06:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        for (int i = 0; commands[i] != NULL; i++) {
 8000e0a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e0e:	3301      	adds	r3, #1
 8000e10:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000e14:	4a7b      	ldr	r2, [pc, #492]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000e16:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1d1      	bne.n	8000dc6 <fs_autocomplete+0x8a>
            }
        }
        if (match_count == 1) {
 8000e22:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d120      	bne.n	8000e6c <fs_autocomplete+0x130>
            strncpy(out_buffer, best_match + len, MAX_FILENAME_SIZE - 1);
 8000e2a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000e38:	18d1      	adds	r1, r2, r3
 8000e3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e3e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e42:	220f      	movs	r2, #15
 8000e44:	6818      	ldr	r0, [r3, #0]
 8000e46:	f004 fc66 	bl	8005716 <strncpy>
            out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8000e4a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e4e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	330f      	adds	r3, #15
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
            return strlen(out_buffer);
 8000e5a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e5e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	f7ff f9be 	bl	80001e4 <strlen>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	e0c4      	b.n	8000ff6 <fs_autocomplete+0x2ba>
        }
    }

    // Path completion
    match_count = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    best_match = NULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    char path_buf[MAX_PATH_SIZE];
    strncpy(path_buf, partial_name, MAX_PATH_SIZE);
 8000e78:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e84:	4618      	mov	r0, r3
 8000e86:	f004 fc46 	bl	8005716 <strncpy>
    path_buf[MAX_PATH_SIZE - 1] = '\0';
 8000e8a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    char* last_slash = strrchr(path_buf, '/');
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	212f      	movs	r1, #47	@ 0x2f
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f004 fc4c 	bl	800573c <strrchr>
 8000ea4:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
    Directory* search_dir;
    char* partial_item;

    if (last_slash != NULL) {
 8000ea8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d01a      	beq.n	8000ee6 <fs_autocomplete+0x1aa>
        partial_item = last_slash + 1;
 8000eb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        if (last_slash == path_buf) {
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d103      	bne.n	8000ece <fs_autocomplete+0x192>
            search_dir = &root_dir;
 8000ec6:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <fs_autocomplete+0x2cc>)
 8000ec8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000ecc:	e013      	b.n	8000ef6 <fs_autocomplete+0x1ba>
        } else {
            *last_slash = '\0';
 8000ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
            search_dir = fs_find_dir(path_buf);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fb76 	bl	80005cc <fs_find_dir>
 8000ee0:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8000ee4:	e007      	b.n	8000ef6 <fs_autocomplete+0x1ba>
        }
    } else {
        search_dir = current_dir;
 8000ee6:	4b49      	ldr	r3, [pc, #292]	@ (800100c <fs_autocomplete+0x2d0>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        partial_item = path_buf;
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    }

    if (search_dir == NULL) return 0;
 8000ef6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d101      	bne.n	8000f02 <fs_autocomplete+0x1c6>
 8000efe:	2300      	movs	r3, #0
 8000f00:	e079      	b.n	8000ff6 <fs_autocomplete+0x2ba>

    int partial_item_len = strlen(partial_item);
 8000f02:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000f06:	f7ff f96d 	bl	80001e4 <strlen>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    // Search subdirectories
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8000f10:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000f1a:	e01d      	b.n	8000f58 <fs_autocomplete+0x21c>
        if (strncmp(dir->name, partial_item, partial_item_len) == 0) {
 8000f1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f20:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000f24:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f004 fbe2 	bl	80056f2 <strncmp>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10c      	bne.n	8000f4e <fs_autocomplete+0x212>
            if (best_match == NULL) best_match = dir->name;
 8000f34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d103      	bne.n	8000f44 <fs_autocomplete+0x208>
 8000f3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f40:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8000f44:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f48:	3301      	adds	r3, #1
 8000f4a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8000f4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000f58:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1dd      	bne.n	8000f1c <fs_autocomplete+0x1e0>
        }
    }

    // Search files
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8000f60:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000f6a:	e01d      	b.n	8000fa8 <fs_autocomplete+0x26c>
        if (strncmp(file->name, partial_item, partial_item_len) == 0) {
 8000f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f70:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000f74:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f004 fbba 	bl	80056f2 <strncmp>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d10c      	bne.n	8000f9e <fs_autocomplete+0x262>
            if (best_match == NULL) best_match = file->name;
 8000f84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d103      	bne.n	8000f94 <fs_autocomplete+0x258>
 8000f8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f90:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8000f94:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f98:	3301      	adds	r3, #1
 8000f9a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8000f9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000fa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1dd      	bne.n	8000f6c <fs_autocomplete+0x230>
        }
    }

    if (match_count == 1) {
 8000fb0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d11d      	bne.n	8000ff4 <fs_autocomplete+0x2b8>
        strncpy(out_buffer, best_match + partial_item_len, MAX_FILENAME_SIZE - 1);
 8000fb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000fbc:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000fc0:	18d1      	adds	r1, r2, r3
 8000fc2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fc6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fca:	220f      	movs	r2, #15
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	f004 fba2 	bl	8005716 <strncpy>
        out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8000fd2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fd6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	330f      	adds	r3, #15
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
        return strlen(out_buffer);
 8000fe2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fe6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fea:	6818      	ldr	r0, [r3, #0]
 8000fec:	f7ff f8fa 	bl	80001e4 <strlen>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	e000      	b.n	8000ff6 <fs_autocomplete+0x2ba>
    }

    return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000280 	.word	0x20000280
 8001004:	20000000 	.word	0x20000000
 8001008:	200000cc 	.word	0x200000cc
 800100c:	200000ec 	.word	0x200000ec

08001010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	f6ad 2dc8 	subw	sp, sp, #2760	@ 0xac8
 8001016:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
    char* command = NULL;
 8001018:	2300      	movs	r3, #0
 800101a:	f8c7 3ab0 	str.w	r3, [r7, #2736]	@ 0xab0
    char* args = NULL;
 800101e:	2300      	movs	r3, #0
 8001020:	f8c7 3aac 	str.w	r3, [r7, #2732]	@ 0xaac
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f000 ffff 	bl	8002026 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 fba0 	bl	800176c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 fc20 	bl	8001870 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001030:	f000 fbee 	bl	8001810 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    filesystem_init();
 8001034:	f7ff fb84 	bl	8000740 <filesystem_init>
	const char initMsg[] = "MicroSTM-OS initialized\r\n";
 8001038:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 800103c:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8001040:	4aae      	ldr	r2, [pc, #696]	@ (80012fc <main+0x2ec>)
 8001042:	461c      	mov	r4, r3
 8001044:	4615      	mov	r5, r2
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800104e:	c403      	stmia	r4!, {r0, r1}
 8001050:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, (uint16_t)strlen(initMsg), 1000);
 8001052:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8001056:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105a:	2219      	movs	r2, #25
 800105c:	48a8      	ldr	r0, [pc, #672]	@ (8001300 <main+0x2f0>)
 800105e:	f003 f87a 	bl	8004156 <HAL_UART_Transmit>
    
    print_prompt(); // Initial prompt
 8001062:	f000 fb5d 	bl	8001720 <print_prompt>

  	  USART2->CR1 |= USART_CR1_RXNEIE;
 8001066:	4ba7      	ldr	r3, [pc, #668]	@ (8001304 <main+0x2f4>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4aa6      	ldr	r2, [pc, #664]	@ (8001304 <main+0x2f4>)
 800106c:	f043 0320 	orr.w	r3, r3, #32
 8001070:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  if (dataRxd == true){
 8001072:	4ba5      	ldr	r3, [pc, #660]	@ (8001308 <main+0x2f8>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 82bd 	beq.w	80015f6 <main+0x5e6>
  		  dataRxd = false;
 800107c:	4ba2      	ldr	r3, [pc, #648]	@ (8001308 <main+0x2f8>)
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
  
            parse_command(inBuffer, &command, &args);
 8001082:	f607 22ac 	addw	r2, r7, #2732	@ 0xaac
 8001086:	f507 632b 	add.w	r3, r7, #2736	@ 0xab0
 800108a:	4619      	mov	r1, r3
 800108c:	489f      	ldr	r0, [pc, #636]	@ (800130c <main+0x2fc>)
 800108e:	f7ff fe39 	bl	8000d04 <parse_command>
  
            if (command != NULL && strlen(command) > 0) {
 8001092:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 82a5 	beq.w	80015e6 <main+0x5d6>
 800109c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 829f 	beq.w	80015e6 <main+0x5d6>
                // Debug print
                snprintf(outBuffer, sizeof(outBuffer), "Command: '%s', Args: '%s'\r\n", command, args ? args : "");
 80010a8:	f8d7 2ab0 	ldr.w	r2, [r7, #2736]	@ 0xab0
 80010ac:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <main+0xaa>
 80010b4:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80010b8:	e000      	b.n	80010bc <main+0xac>
 80010ba:	4b95      	ldr	r3, [pc, #596]	@ (8001310 <main+0x300>)
 80010bc:	f507 702b 	add.w	r0, r7, #684	@ 0x2ac
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	4613      	mov	r3, r2
 80010c4:	4a93      	ldr	r2, [pc, #588]	@ (8001314 <main+0x304>)
 80010c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010ca:	f004 fa91 	bl	80055f0 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 80010ce:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f886 	bl	80001e4 <strlen>
 80010d8:	4603      	mov	r3, r0
 80010da:	b29a      	uxth	r2, r3
 80010dc:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 80010e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e4:	4886      	ldr	r0, [pc, #536]	@ (8001300 <main+0x2f0>)
 80010e6:	f003 f836 	bl	8004156 <HAL_UART_Transmit>
  
                if (strcmp(command, "BLUE") == 0) {
 80010ea:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80010ee:	498a      	ldr	r1, [pc, #552]	@ (8001318 <main+0x308>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f86d 	bl	80001d0 <strcmp>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d129      	bne.n	8001150 <main+0x140>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 80010fc:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00f      	beq.n	8001124 <main+0x114>
 8001104:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001108:	4984      	ldr	r1, [pc, #528]	@ (800131c <main+0x30c>)
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff f860 	bl	80001d0 <strcmp>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d106      	bne.n	8001124 <main+0x114>
                        GPIOC->ODR |= (1 << 6);
 8001116:	4b82      	ldr	r3, [pc, #520]	@ (8001320 <main+0x310>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	4a81      	ldr	r2, [pc, #516]	@ (8001320 <main+0x310>)
 800111c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001120:	6153      	str	r3, [r2, #20]
 8001122:	e260      	b.n	80015e6 <main+0x5d6>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001124:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001128:	2b00      	cmp	r3, #0
 800112a:	f000 825c 	beq.w	80015e6 <main+0x5d6>
 800112e:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001132:	497c      	ldr	r1, [pc, #496]	@ (8001324 <main+0x314>)
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f84b 	bl	80001d0 <strcmp>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	f040 8252 	bne.w	80015e6 <main+0x5d6>
                        GPIOC->ODR &= ~(1 << 6);
 8001142:	4b77      	ldr	r3, [pc, #476]	@ (8001320 <main+0x310>)
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	4a76      	ldr	r2, [pc, #472]	@ (8001320 <main+0x310>)
 8001148:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800114c:	6153      	str	r3, [r2, #20]
 800114e:	e24a      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "RED") == 0) {
 8001150:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001154:	4974      	ldr	r1, [pc, #464]	@ (8001328 <main+0x318>)
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff f83a 	bl	80001d0 <strcmp>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d129      	bne.n	80011b6 <main+0x1a6>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8001162:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00f      	beq.n	800118a <main+0x17a>
 800116a:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800116e:	496b      	ldr	r1, [pc, #428]	@ (800131c <main+0x30c>)
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff f82d 	bl	80001d0 <strcmp>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d106      	bne.n	800118a <main+0x17a>
                        GPIOC->ODR |= (1 << 7);
 800117c:	4b68      	ldr	r3, [pc, #416]	@ (8001320 <main+0x310>)
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	4a67      	ldr	r2, [pc, #412]	@ (8001320 <main+0x310>)
 8001182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001186:	6153      	str	r3, [r2, #20]
 8001188:	e22d      	b.n	80015e6 <main+0x5d6>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 800118a:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800118e:	2b00      	cmp	r3, #0
 8001190:	f000 8229 	beq.w	80015e6 <main+0x5d6>
 8001194:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001198:	4962      	ldr	r1, [pc, #392]	@ (8001324 <main+0x314>)
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff f818 	bl	80001d0 <strcmp>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f040 821f 	bne.w	80015e6 <main+0x5d6>
                        GPIOC->ODR &= ~(1 << 7);
 80011a8:	4b5d      	ldr	r3, [pc, #372]	@ (8001320 <main+0x310>)
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	4a5c      	ldr	r2, [pc, #368]	@ (8001320 <main+0x310>)
 80011ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011b2:	6153      	str	r3, [r2, #20]
 80011b4:	e217      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "GREEN") == 0) {
 80011b6:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80011ba:	495c      	ldr	r1, [pc, #368]	@ (800132c <main+0x31c>)
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f807 	bl	80001d0 <strcmp>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d129      	bne.n	800121c <main+0x20c>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 80011c8:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d00f      	beq.n	80011f0 <main+0x1e0>
 80011d0:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80011d4:	4951      	ldr	r1, [pc, #324]	@ (800131c <main+0x30c>)
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7fe fffa 	bl	80001d0 <strcmp>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d106      	bne.n	80011f0 <main+0x1e0>
                        GPIOC->ODR |= (1 << 8);
 80011e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001320 <main+0x310>)
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	4a4e      	ldr	r2, [pc, #312]	@ (8001320 <main+0x310>)
 80011e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ec:	6153      	str	r3, [r2, #20]
 80011ee:	e1fa      	b.n	80015e6 <main+0x5d6>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 80011f0:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f000 81f6 	beq.w	80015e6 <main+0x5d6>
 80011fa:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80011fe:	4949      	ldr	r1, [pc, #292]	@ (8001324 <main+0x314>)
 8001200:	4618      	mov	r0, r3
 8001202:	f7fe ffe5 	bl	80001d0 <strcmp>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	f040 81ec 	bne.w	80015e6 <main+0x5d6>
                        GPIOC->ODR &= ~(1 << 8);
 800120e:	4b44      	ldr	r3, [pc, #272]	@ (8001320 <main+0x310>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	4a43      	ldr	r2, [pc, #268]	@ (8001320 <main+0x310>)
 8001214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001218:	6153      	str	r3, [r2, #20]
 800121a:	e1e4      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "WHITE") == 0) {
 800121c:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001220:	4943      	ldr	r1, [pc, #268]	@ (8001330 <main+0x320>)
 8001222:	4618      	mov	r0, r3
 8001224:	f7fe ffd4 	bl	80001d0 <strcmp>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d129      	bne.n	8001282 <main+0x272>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 800122e:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00f      	beq.n	8001256 <main+0x246>
 8001236:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800123a:	4938      	ldr	r1, [pc, #224]	@ (800131c <main+0x30c>)
 800123c:	4618      	mov	r0, r3
 800123e:	f7fe ffc7 	bl	80001d0 <strcmp>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d106      	bne.n	8001256 <main+0x246>
                        GPIOC->ODR |= (1 << 9);
 8001248:	4b35      	ldr	r3, [pc, #212]	@ (8001320 <main+0x310>)
 800124a:	695b      	ldr	r3, [r3, #20]
 800124c:	4a34      	ldr	r2, [pc, #208]	@ (8001320 <main+0x310>)
 800124e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001252:	6153      	str	r3, [r2, #20]
 8001254:	e1c7      	b.n	80015e6 <main+0x5d6>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001256:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800125a:	2b00      	cmp	r3, #0
 800125c:	f000 81c3 	beq.w	80015e6 <main+0x5d6>
 8001260:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001264:	492f      	ldr	r1, [pc, #188]	@ (8001324 <main+0x314>)
 8001266:	4618      	mov	r0, r3
 8001268:	f7fe ffb2 	bl	80001d0 <strcmp>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	f040 81b9 	bne.w	80015e6 <main+0x5d6>
                        GPIOC->ODR &= ~(1 << 9);
 8001274:	4b2a      	ldr	r3, [pc, #168]	@ (8001320 <main+0x310>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a29      	ldr	r2, [pc, #164]	@ (8001320 <main+0x310>)
 800127a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800127e:	6153      	str	r3, [r2, #20]
 8001280:	e1b1      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "help") == 0) {
 8001282:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001286:	492b      	ldr	r1, [pc, #172]	@ (8001334 <main+0x324>)
 8001288:	4618      	mov	r0, r3
 800128a:	f7fe ffa1 	bl	80001d0 <strcmp>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d114      	bne.n	80012be <main+0x2ae>
                    const char helpMsg[] =
 8001294:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001298:	f5a3 632c 	sub.w	r3, r3, #2752	@ 0xac0
 800129c:	4a26      	ldr	r2, [pc, #152]	@ (8001338 <main+0x328>)
 800129e:	4618      	mov	r0, r3
 80012a0:	4611      	mov	r1, r2
 80012a2:	f240 2313 	movw	r3, #531	@ 0x213
 80012a6:	461a      	mov	r2, r3
 80012a8:	f004 fb3d 	bl	8005926 <memcpy>
                        "  BLUE ON / BLUE OFF  - Control onboard BLUE LED\r\n"
                        "  RED ON / RED OFF    - Control onboard RED LED\r\n"
                        "  GREEN ON / GREEN OFF- Control onboard GREEN LED\r\n"
                        "  WHITE ON / WHITE OFF- Control onboard WHITE LED\r\n"
						"  exit                - Close the connection\r\n";
                    HAL_UART_Transmit(&huart2, (uint8_t*)helpMsg, (uint16_t)strlen(helpMsg), 1000);
 80012ac:	4639      	mov	r1, r7
 80012ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b2:	f240 2212 	movw	r2, #530	@ 0x212
 80012b6:	4812      	ldr	r0, [pc, #72]	@ (8001300 <main+0x2f0>)
 80012b8:	f002 ff4d 	bl	8004156 <HAL_UART_Transmit>
 80012bc:	e193      	b.n	80015e6 <main+0x5d6>
                } else if (strcmp(command, "pwd") == 0) {
 80012be:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80012c2:	491e      	ldr	r1, [pc, #120]	@ (800133c <main+0x32c>)
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7fe ff83 	bl	80001d0 <strcmp>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d137      	bne.n	8001340 <main+0x330>
                    fs_pwd(outBuffer, sizeof(outBuffer));
 80012d0:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 80012d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fabd 	bl	8000858 <fs_pwd>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 80012de:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7fe ff7e 	bl	80001e4 <strlen>
 80012e8:	4603      	mov	r3, r0
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 80012f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <main+0x2f0>)
 80012f6:	f002 ff2e 	bl	8004156 <HAL_UART_Transmit>
 80012fa:	e174      	b.n	80015e6 <main+0x5d6>
 80012fc:	080068b8 	.word	0x080068b8
 8001300:	200000f0 	.word	0x200000f0
 8001304:	40004400 	.word	0x40004400
 8001308:	20000a80 	.word	0x20000a80
 800130c:	20000280 	.word	0x20000280
 8001310:	08006818 	.word	0x08006818
 8001314:	0800681c 	.word	0x0800681c
 8001318:	08006838 	.word	0x08006838
 800131c:	08006840 	.word	0x08006840
 8001320:	48000800 	.word	0x48000800
 8001324:	08006844 	.word	0x08006844
 8001328:	08006848 	.word	0x08006848
 800132c:	0800684c 	.word	0x0800684c
 8001330:	08006854 	.word	0x08006854
 8001334:	0800685c 	.word	0x0800685c
 8001338:	080068d4 	.word	0x080068d4
 800133c:	08006864 	.word	0x08006864
                } else if (strcmp(command, "ls") == 0) {
 8001340:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001344:	49b2      	ldr	r1, [pc, #712]	@ (8001610 <main+0x600>)
 8001346:	4618      	mov	r0, r3
 8001348:	f7fe ff42 	bl	80001d0 <strcmp>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d115      	bne.n	800137e <main+0x36e>
                    fs_ls(outBuffer, sizeof(outBuffer));
 8001352:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001356:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff faea 	bl	8000934 <fs_ls>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 8001360:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001364:	4618      	mov	r0, r3
 8001366:	f7fe ff3d 	bl	80001e4 <strlen>
 800136a:	4603      	mov	r3, r0
 800136c:	b29a      	uxth	r2, r3
 800136e:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 8001372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001376:	48a7      	ldr	r0, [pc, #668]	@ (8001614 <main+0x604>)
 8001378:	f002 feed 	bl	8004156 <HAL_UART_Transmit>
 800137c:	e133      	b.n	80015e6 <main+0x5d6>
                } else if (strcmp(command, "mkdir") == 0) {
 800137e:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001382:	49a5      	ldr	r1, [pc, #660]	@ (8001618 <main+0x608>)
 8001384:	4618      	mov	r0, r3
 8001386:	f7fe ff23 	bl	80001d0 <strcmp>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d11e      	bne.n	80013ce <main+0x3be>
                    if (fs_mkdir(args) != 0) {
 8001390:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fb1d 	bl	80009d4 <fs_mkdir>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	f000 8122 	beq.w	80015e6 <main+0x5d6>
                        const char errMsg[] = "mkdir failed\r\n";
 80013a2:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 80013a6:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80013aa:	4a9c      	ldr	r2, [pc, #624]	@ (800161c <main+0x60c>)
 80013ac:	461c      	mov	r4, r3
 80013ae:	4613      	mov	r3, r2
 80013b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b2:	c407      	stmia	r4!, {r0, r1, r2}
 80013b4:	8023      	strh	r3, [r4, #0]
 80013b6:	3402      	adds	r4, #2
 80013b8:	0c1b      	lsrs	r3, r3, #16
 80013ba:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80013bc:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 80013c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c4:	220e      	movs	r2, #14
 80013c6:	4893      	ldr	r0, [pc, #588]	@ (8001614 <main+0x604>)
 80013c8:	f002 fec5 	bl	8004156 <HAL_UART_Transmit>
 80013cc:	e10b      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "cd") == 0) {
 80013ce:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80013d2:	4993      	ldr	r1, [pc, #588]	@ (8001620 <main+0x610>)
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe fefb 	bl	80001d0 <strcmp>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d119      	bne.n	8001414 <main+0x404>
                    if (fs_cd(args) != 0) {
 80013e0:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fb4b 	bl	8000a80 <fs_cd>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f000 80fa 	beq.w	80015e6 <main+0x5d6>
                        const char errMsg[] = "cd failed\r\n";
 80013f2:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 80013f6:	f6a3 034c 	subw	r3, r3, #2124	@ 0x84c
 80013fa:	4a8a      	ldr	r2, [pc, #552]	@ (8001624 <main+0x614>)
 80013fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001402:	f507 711d 	add.w	r1, r7, #628	@ 0x274
 8001406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140a:	220b      	movs	r2, #11
 800140c:	4881      	ldr	r0, [pc, #516]	@ (8001614 <main+0x604>)
 800140e:	f002 fea2 	bl	8004156 <HAL_UART_Transmit>
 8001412:	e0e8      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "rmdir") == 0) {
 8001414:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001418:	4983      	ldr	r1, [pc, #524]	@ (8001628 <main+0x618>)
 800141a:	4618      	mov	r0, r3
 800141c:	f7fe fed8 	bl	80001d0 <strcmp>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d11e      	bne.n	8001464 <main+0x454>
                    if (fs_rmdir(args) != 0) {
 8001426:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fb4a 	bl	8000ac4 <fs_rmdir>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 80d7 	beq.w	80015e6 <main+0x5d6>
                        const char errMsg[] = "rmdir failed\r\n";
 8001438:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 800143c:	f6a3 035c 	subw	r3, r3, #2140	@ 0x85c
 8001440:	4a7a      	ldr	r2, [pc, #488]	@ (800162c <main+0x61c>)
 8001442:	461c      	mov	r4, r3
 8001444:	4613      	mov	r3, r2
 8001446:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001448:	c407      	stmia	r4!, {r0, r1, r2}
 800144a:	8023      	strh	r3, [r4, #0]
 800144c:	3402      	adds	r4, #2
 800144e:	0c1b      	lsrs	r3, r3, #16
 8001450:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001452:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 8001456:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800145a:	220e      	movs	r2, #14
 800145c:	486d      	ldr	r0, [pc, #436]	@ (8001614 <main+0x604>)
 800145e:	f002 fe7a 	bl	8004156 <HAL_UART_Transmit>
 8001462:	e0c0      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "clear") == 0) {
 8001464:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001468:	4971      	ldr	r1, [pc, #452]	@ (8001630 <main+0x620>)
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe feb0 	bl	80001d0 <strcmp>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d111      	bne.n	800149a <main+0x48a>
                    const char clearScreen[] = "\033[2J\033[H";
 8001476:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 800147a:	f6a3 0364 	subw	r3, r3, #2148	@ 0x864
 800147e:	4a6d      	ldr	r2, [pc, #436]	@ (8001634 <main+0x624>)
 8001480:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001484:	e883 0003 	stmia.w	r3, {r0, r1}
                    HAL_UART_Transmit(&huart2, (uint8_t*)clearScreen, strlen(clearScreen), 1000);
 8001488:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800148c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001490:	2207      	movs	r2, #7
 8001492:	4860      	ldr	r0, [pc, #384]	@ (8001614 <main+0x604>)
 8001494:	f002 fe5f 	bl	8004156 <HAL_UART_Transmit>
 8001498:	e0a5      	b.n	80015e6 <main+0x5d6>
                } else if (strcmp(command, "touch") == 0) {
 800149a:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 800149e:	4966      	ldr	r1, [pc, #408]	@ (8001638 <main+0x628>)
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7fe fe95 	bl	80001d0 <strcmp>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d11e      	bne.n	80014ea <main+0x4da>
                    if (fs_touch(args) != 0) {
 80014ac:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fb59 	bl	8000b68 <fs_touch>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 8094 	beq.w	80015e6 <main+0x5d6>
                        const char errMsg[] = "touch failed\r\n";
 80014be:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 80014c2:	f6a3 0374 	subw	r3, r3, #2164	@ 0x874
 80014c6:	4a5d      	ldr	r2, [pc, #372]	@ (800163c <main+0x62c>)
 80014c8:	461c      	mov	r4, r3
 80014ca:	4613      	mov	r3, r2
 80014cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ce:	c407      	stmia	r4!, {r0, r1, r2}
 80014d0:	8023      	strh	r3, [r4, #0]
 80014d2:	3402      	adds	r4, #2
 80014d4:	0c1b      	lsrs	r3, r3, #16
 80014d6:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80014d8:	f507 7113 	add.w	r1, r7, #588	@ 0x24c
 80014dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e0:	220e      	movs	r2, #14
 80014e2:	484c      	ldr	r0, [pc, #304]	@ (8001614 <main+0x604>)
 80014e4:	f002 fe37 	bl	8004156 <HAL_UART_Transmit>
 80014e8:	e07d      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "cat") == 0) {
 80014ea:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80014ee:	4954      	ldr	r1, [pc, #336]	@ (8001640 <main+0x630>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7fe fe6d 	bl	80001d0 <strcmp>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d11a      	bne.n	8001532 <main+0x522>
                    if (fs_cat(args) != 0) {
 80014fc:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fb83 	bl	8000c0c <fs_cat>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d06c      	beq.n	80015e6 <main+0x5d6>
                        const char errMsg[] = "cat failed\r\n";
 800150c:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001510:	f6a3 0384 	subw	r3, r3, #2180	@ 0x884
 8001514:	4a4b      	ldr	r2, [pc, #300]	@ (8001644 <main+0x634>)
 8001516:	461c      	mov	r4, r3
 8001518:	4613      	mov	r3, r2
 800151a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800151c:	c407      	stmia	r4!, {r0, r1, r2}
 800151e:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001520:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 8001524:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001528:	220c      	movs	r2, #12
 800152a:	483a      	ldr	r0, [pc, #232]	@ (8001614 <main+0x604>)
 800152c:	f002 fe13 	bl	8004156 <HAL_UART_Transmit>
 8001530:	e059      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "rm") == 0) {
 8001532:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 8001536:	4944      	ldr	r1, [pc, #272]	@ (8001648 <main+0x638>)
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fe49 	bl	80001d0 <strcmp>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d118      	bne.n	8001576 <main+0x566>
                    if (fs_rm(args) != 0) {
 8001544:	f8d7 3aac 	ldr.w	r3, [r7, #2732]	@ 0xaac
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fb8b 	bl	8000c64 <fs_rm>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d048      	beq.n	80015e6 <main+0x5d6>
                        const char errMsg[] = "rm failed\r\n";
 8001554:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 8001558:	f5a3 6309 	sub.w	r3, r3, #2192	@ 0x890
 800155c:	4a3b      	ldr	r2, [pc, #236]	@ (800164c <main+0x63c>)
 800155e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001560:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001564:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8001568:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800156c:	220b      	movs	r2, #11
 800156e:	4829      	ldr	r0, [pc, #164]	@ (8001614 <main+0x604>)
 8001570:	f002 fdf1 	bl	8004156 <HAL_UART_Transmit>
 8001574:	e037      	b.n	80015e6 <main+0x5d6>
                    }
                } else if (strcmp(command, "exit") == 0) {
 8001576:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 800157a:	4935      	ldr	r1, [pc, #212]	@ (8001650 <main+0x640>)
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe fe27 	bl	80001d0 <strcmp>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d117      	bne.n	80015b8 <main+0x5a8>
                    const char exitMsg[] = "Goodbye!\r\n";
 8001588:	f507 632c 	add.w	r3, r7, #2752	@ 0xac0
 800158c:	f6a3 039c 	subw	r3, r3, #2204	@ 0x89c
 8001590:	4a30      	ldr	r2, [pc, #192]	@ (8001654 <main+0x644>)
 8001592:	ca07      	ldmia	r2, {r0, r1, r2}
 8001594:	c303      	stmia	r3!, {r0, r1}
 8001596:	801a      	strh	r2, [r3, #0]
 8001598:	3302      	adds	r3, #2
 800159a:	0c12      	lsrs	r2, r2, #16
 800159c:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)exitMsg, (uint16_t)strlen(exitMsg), 1000);
 800159e:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 80015a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a6:	220a      	movs	r2, #10
 80015a8:	481a      	ldr	r0, [pc, #104]	@ (8001614 <main+0x604>)
 80015aa:	f002 fdd4 	bl	8004156 <HAL_UART_Transmit>
                    HAL_UART_DeInit(&huart2);
 80015ae:	4819      	ldr	r0, [pc, #100]	@ (8001614 <main+0x604>)
 80015b0:	f002 fd94 	bl	80040dc <HAL_UART_DeInit>
                    while(1);
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <main+0x5a4>
                } else {
                    snprintf(outBuffer, sizeof(outBuffer), "Unknown command: %s\r\n", command);
 80015b8:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80015bc:	f507 702b 	add.w	r0, r7, #684	@ 0x2ac
 80015c0:	4a25      	ldr	r2, [pc, #148]	@ (8001658 <main+0x648>)
 80015c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015c6:	f004 f813 	bl	80055f0 <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 80015ca:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe fe08 	bl	80001e4 <strlen>
 80015d4:	4603      	mov	r3, r0
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 80015dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <main+0x604>)
 80015e2:	f002 fdb8 	bl	8004156 <HAL_UART_Transmit>
  			  }
            }
            
            // Clear the input buffer for the next command
            memset(inBuffer, 0, sizeof(inBuffer));
 80015e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015ea:	2100      	movs	r1, #0
 80015ec:	481b      	ldr	r0, [pc, #108]	@ (800165c <main+0x64c>)
 80015ee:	f004 f878 	bl	80056e2 <memset>
  
            print_prompt();
 80015f2:	f000 f895 	bl	8001720 <print_prompt>
  	  }
  
      if (tabCompletion == true) {
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <main+0x650>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f43f ad39 	beq.w	8001072 <main+0x62>
          tabCompletion = false;
 8001600:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <main+0x650>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
          char completion_buffer[MAX_FILENAME_SIZE];
          
          // Find the start of the current word to autocomplete
          int current_word_start = inPointer;
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <main+0x654>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	f8c7 3abc 	str.w	r3, [r7, #2748]	@ 0xabc
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 800160e:	e030      	b.n	8001672 <main+0x662>
 8001610:	08006868 	.word	0x08006868
 8001614:	200000f0 	.word	0x200000f0
 8001618:	0800686c 	.word	0x0800686c
 800161c:	08006ae8 	.word	0x08006ae8
 8001620:	08006874 	.word	0x08006874
 8001624:	08006af8 	.word	0x08006af8
 8001628:	08006878 	.word	0x08006878
 800162c:	08006b04 	.word	0x08006b04
 8001630:	08006880 	.word	0x08006880
 8001634:	08006b14 	.word	0x08006b14
 8001638:	08006888 	.word	0x08006888
 800163c:	08006b1c 	.word	0x08006b1c
 8001640:	08006890 	.word	0x08006890
 8001644:	08006b2c 	.word	0x08006b2c
 8001648:	08006894 	.word	0x08006894
 800164c:	08006b3c 	.word	0x08006b3c
 8001650:	08006898 	.word	0x08006898
 8001654:	08006b48 	.word	0x08006b48
 8001658:	080068a0 	.word	0x080068a0
 800165c:	20000280 	.word	0x20000280
 8001660:	20000a81 	.word	0x20000a81
 8001664:	2000027c 	.word	0x2000027c
              current_word_start--;
 8001668:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 800166c:	3b01      	subs	r3, #1
 800166e:	f8c7 3abc 	str.w	r3, [r7, #2748]	@ 0xabc
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 8001672:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 8001676:	2b00      	cmp	r3, #0
 8001678:	dd06      	ble.n	8001688 <main+0x678>
 800167a:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 800167e:	3b01      	subs	r3, #1
 8001680:	4a24      	ldr	r2, [pc, #144]	@ (8001714 <main+0x704>)
 8001682:	5cd3      	ldrb	r3, [r2, r3]
 8001684:	2b20      	cmp	r3, #32
 8001686:	d1ef      	bne.n	8001668 <main+0x658>
          }
          
          int partial_len = inPointer - current_word_start;
 8001688:	4b23      	ldr	r3, [pc, #140]	@ (8001718 <main+0x708>)
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	f8c7 3ab8 	str.w	r3, [r7, #2744]	@ 0xab8
          
          if (partial_len > 0) {
 8001698:	f8d7 3ab8 	ldr.w	r3, [r7, #2744]	@ 0xab8
 800169c:	2b00      	cmp	r3, #0
 800169e:	f77f ace8 	ble.w	8001072 <main+0x62>
              int completed_len = fs_autocomplete(inBuffer + current_word_start, partial_len, completion_buffer);
 80016a2:	f8d7 3abc 	ldr.w	r3, [r7, #2748]	@ 0xabc
 80016a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001714 <main+0x704>)
 80016a8:	4413      	add	r3, r2
 80016aa:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 80016ae:	f8d7 1ab8 	ldr.w	r1, [r7, #2744]	@ 0xab8
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fb42 	bl	8000d3c <fs_autocomplete>
 80016b8:	f8c7 0ab4 	str.w	r0, [r7, #2740]	@ 0xab4
              if (completed_len > 0) {
 80016bc:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f77f acd6 	ble.w	8001072 <main+0x62>
                  HAL_UART_Transmit(&huart2, (uint8_t*)completion_buffer, completed_len, 1000);
 80016c6:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80016d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016d4:	4811      	ldr	r0, [pc, #68]	@ (800171c <main+0x70c>)
 80016d6:	f002 fd3e 	bl	8004156 <HAL_UART_Transmit>
                  strncpy(inBuffer + inPointer, completion_buffer, completed_len);
 80016da:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <main+0x708>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	461a      	mov	r2, r3
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <main+0x704>)
 80016e2:	4413      	add	r3, r2
 80016e4:	f8d7 2ab4 	ldr.w	r2, [r7, #2740]	@ 0xab4
 80016e8:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 f812 	bl	8005716 <strncpy>
                  inPointer += completed_len;
 80016f2:	f8d7 3ab4 	ldr.w	r3, [r7, #2740]	@ 0xab4
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	4b07      	ldr	r3, [pc, #28]	@ (8001718 <main+0x708>)
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	4413      	add	r3, r2
 80016fe:	b29a      	uxth	r2, r3
 8001700:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <main+0x708>)
 8001702:	801a      	strh	r2, [r3, #0]
                  inBuffer[inPointer] = 0;
 8001704:	4b04      	ldr	r3, [pc, #16]	@ (8001718 <main+0x708>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <main+0x704>)
 800170c:	2100      	movs	r1, #0
 800170e:	5499      	strb	r1, [r3, r2]
  	  if (dataRxd == true){
 8001710:	e4af      	b.n	8001072 <main+0x62>
 8001712:	bf00      	nop
 8001714:	20000280 	.word	0x20000280
 8001718:	2000027c 	.word	0x2000027c
 800171c:	200000f0 	.word	0x200000f0

08001720 <print_prompt>:
  }
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void print_prompt(void) {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
    fs_get_cwd_path(prompt_buffer, MAX_PATH_SIZE);
 8001724:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001728:	480d      	ldr	r0, [pc, #52]	@ (8001760 <print_prompt+0x40>)
 800172a:	f7ff f827 	bl	800077c <fs_get_cwd_path>
    strcat(prompt_buffer, "> ");
 800172e:	480c      	ldr	r0, [pc, #48]	@ (8001760 <print_prompt+0x40>)
 8001730:	f7fe fd58 	bl	80001e4 <strlen>
 8001734:	4603      	mov	r3, r0
 8001736:	461a      	mov	r2, r3
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <print_prompt+0x40>)
 800173a:	4413      	add	r3, r2
 800173c:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <print_prompt+0x44>)
 800173e:	8811      	ldrh	r1, [r2, #0]
 8001740:	7892      	ldrb	r2, [r2, #2]
 8001742:	8019      	strh	r1, [r3, #0]
 8001744:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)prompt_buffer, (uint16_t)strlen(prompt_buffer), 1000);
 8001746:	4806      	ldr	r0, [pc, #24]	@ (8001760 <print_prompt+0x40>)
 8001748:	f7fe fd4c 	bl	80001e4 <strlen>
 800174c:	4603      	mov	r3, r0
 800174e:	b29a      	uxth	r2, r3
 8001750:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001754:	4902      	ldr	r1, [pc, #8]	@ (8001760 <print_prompt+0x40>)
 8001756:	4804      	ldr	r0, [pc, #16]	@ (8001768 <print_prompt+0x48>)
 8001758:	f002 fcfd 	bl	8004156 <HAL_UART_Transmit>
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000178 	.word	0x20000178
 8001764:	08006b54 	.word	0x08006b54
 8001768:	200000f0 	.word	0x200000f0

0800176c <SystemClock_Config>:
/* USER CODE END 4 */
void SystemClock_Config(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b096      	sub	sp, #88	@ 0x58
 8001770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001772:	f107 0314 	add.w	r3, r7, #20
 8001776:	2244      	movs	r2, #68	@ 0x44
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f003 ffb1 	bl	80056e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001780:	463b      	mov	r3, r7
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
 800178c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800178e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001792:	f001 f943 	bl	8002a1c <HAL_PWREx_ControlVoltageScaling>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800179c:	f000 f8a8 	bl	80018f0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017a0:	2302      	movs	r3, #2
 80017a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017aa:	2310      	movs	r3, #16
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ae:	2302      	movs	r3, #2
 80017b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017b2:	2302      	movs	r3, #2
 80017b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80017b6:	2301      	movs	r3, #1
 80017b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80017ba:	230a      	movs	r3, #10
 80017bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017be:	2307      	movs	r3, #7
 80017c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017c2:	2302      	movs	r3, #2
 80017c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017c6:	2302      	movs	r3, #2
 80017c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4618      	mov	r0, r3
 80017d0:	f001 f97a 	bl	8002ac8 <HAL_RCC_OscConfig>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80017da:	f000 f889 	bl	80018f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017de:	230f      	movs	r3, #15
 80017e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017e2:	2303      	movs	r3, #3
 80017e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017f2:	463b      	mov	r3, r7
 80017f4:	2104      	movs	r1, #4
 80017f6:	4618      	mov	r0, r3
 80017f8:	f001 fd42 	bl	8003280 <HAL_RCC_ClockConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001802:	f000 f875 	bl	80018f0 <Error_Handler>
  }
}
 8001806:	bf00      	nop
 8001808:	3758      	adds	r7, #88	@ 0x58
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001816:	4a15      	ldr	r2, [pc, #84]	@ (800186c <MX_USART2_UART_Init+0x5c>)
 8001818:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800181a:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 800181c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001820:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001834:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001836:	220c      	movs	r2, #12
 8001838:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001840:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001846:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001848:	2200      	movs	r2, #0
 800184a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800184c:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 800184e:	2200      	movs	r2, #0
 8001850:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001852:	4805      	ldr	r0, [pc, #20]	@ (8001868 <MX_USART2_UART_Init+0x58>)
 8001854:	f002 fbf4 	bl	8004040 <HAL_UART_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800185e:	f000 f847 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200000f0 	.word	0x200000f0
 800186c:	40004400 	.word	0x40004400

08001870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
 8001884:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001886:	4b18      	ldr	r3, [pc, #96]	@ (80018e8 <MX_GPIO_Init+0x78>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188a:	4a17      	ldr	r2, [pc, #92]	@ (80018e8 <MX_GPIO_Init+0x78>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001892:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <MX_GPIO_Init+0x78>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <MX_GPIO_Init+0x78>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	4a11      	ldr	r2, [pc, #68]	@ (80018e8 <MX_GPIO_Init+0x78>)
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018aa:	4b0f      	ldr	r3, [pc, #60]	@ (80018e8 <MX_GPIO_Init+0x78>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	f003 0304 	and.w	r3, r3, #4
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 80018bc:	480b      	ldr	r0, [pc, #44]	@ (80018ec <MX_GPIO_Init+0x7c>)
 80018be:	f001 f887 	bl	80029d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80018c2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	4619      	mov	r1, r3
 80018da:	4804      	ldr	r0, [pc, #16]	@ (80018ec <MX_GPIO_Init+0x7c>)
 80018dc:	f000 fdda 	bl	8002494 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018e0:	bf00      	nop
 80018e2:	3720      	adds	r7, #32
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40021000 	.word	0x40021000
 80018ec:	48000800 	.word	0x48000800

080018f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f4:	b672      	cpsid	i
}
 80018f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <Error_Handler+0x8>

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <HAL_MspInit+0x44>)
 8001904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001906:	4a0e      	ldr	r2, [pc, #56]	@ (8001940 <HAL_MspInit+0x44>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6613      	str	r3, [r2, #96]	@ 0x60
 800190e:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <HAL_MspInit+0x44>)
 8001910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_MspInit+0x44>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	4a08      	ldr	r2, [pc, #32]	@ (8001940 <HAL_MspInit+0x44>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001924:	6593      	str	r3, [r2, #88]	@ 0x58
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_MspInit+0x44>)
 8001928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000

08001944 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b0ac      	sub	sp, #176	@ 0xb0
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2288      	movs	r2, #136	@ 0x88
 8001962:	2100      	movs	r1, #0
 8001964:	4618      	mov	r0, r3
 8001966:	f003 febc 	bl	80056e2 <memset>
  if(huart->Instance==USART2)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a25      	ldr	r2, [pc, #148]	@ (8001a04 <HAL_UART_MspInit+0xc0>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d143      	bne.n	80019fc <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001974:	2302      	movs	r3, #2
 8001976:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001978:	2300      	movs	r3, #0
 800197a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4618      	mov	r0, r3
 8001982:	f001 fea1 	bl	80036c8 <HAL_RCCEx_PeriphCLKConfig>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800198c:	f7ff ffb0 	bl	80018f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001990:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 8001992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001994:	4a1c      	ldr	r2, [pc, #112]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 8001996:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800199a:	6593      	str	r3, [r2, #88]	@ 0x58
 800199c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 800199e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a4:	613b      	str	r3, [r7, #16]
 80019a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a8:	4b17      	ldr	r3, [pc, #92]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 80019aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ac:	4a16      	ldr	r2, [pc, #88]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b4:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <HAL_UART_MspInit+0xc4>)
 80019b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019c0:	230c      	movs	r3, #12
 80019c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d2:	2303      	movs	r3, #3
 80019d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019d8:	2307      	movs	r3, #7
 80019da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019e2:	4619      	mov	r1, r3
 80019e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e8:	f000 fd54 	bl	8002494 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2100      	movs	r1, #0
 80019f0:	2026      	movs	r0, #38	@ 0x26
 80019f2:	f000 fc8c 	bl	800230e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019f6:	2026      	movs	r0, #38	@ 0x26
 80019f8:	f000 fca5 	bl	8002346 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019fc:	bf00      	nop
 80019fe:	37b0      	adds	r7, #176	@ 0xb0
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40004400 	.word	0x40004400
 8001a08:	40021000 	.word	0x40021000

08001a0c <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <HAL_UART_MspDeInit+0x38>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d10d      	bne.n	8001a3a <HAL_UART_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <HAL_UART_MspDeInit+0x3c>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a22:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <HAL_UART_MspDeInit+0x3c>)
 8001a24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001a28:	6593      	str	r3, [r2, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001a2a:	210c      	movs	r1, #12
 8001a2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a30:	f000 feda 	bl	80027e8 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001a34:	2026      	movs	r0, #38	@ 0x26
 8001a36:	f000 fc94 	bl	8002362 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40004400 	.word	0x40004400
 8001a48:	40021000 	.word	0x40021000

08001a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <NMI_Handler+0x4>

08001a54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <HardFault_Handler+0x4>

08001a5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <MemManage_Handler+0x4>

08001a64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <BusFault_Handler+0x4>

08001a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <UsageFault_Handler+0x4>

08001a74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa2:	f000 fb15 	bl	80020d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    uint32_t isr = USART2->ISR;
 8001ab2:	4ba0      	ldr	r3, [pc, #640]	@ (8001d34 <USART2_IRQHandler+0x288>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (isr & USART_ISR_RXNE) {
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aba:	f003 0320 	and.w	r3, r3, #32
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 819c 	beq.w	8001dfc <USART2_IRQHandler+0x350>
        char inByte = USART2->RDR;
 8001ac4:	4b9b      	ldr	r3, [pc, #620]	@ (8001d34 <USART2_IRQHandler+0x288>)
 8001ac6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (esc_sequence_state == 2) { // ESC [ received, expect A or B
 8001ad0:	4b99      	ldr	r3, [pc, #612]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	f040 80a2 	bne.w	8001c1e <USART2_IRQHandler+0x172>
            esc_sequence_state = 0; // Reset state
 8001ada:	4b97      	ldr	r3, [pc, #604]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
            if (inByte == 'A') { // Up arrow
 8001ae0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ae4:	2b41      	cmp	r3, #65	@ 0x41
 8001ae6:	d138      	bne.n	8001b5a <USART2_IRQHandler+0xae>
                if (historyCount > 0 && historyIndex > 0) {
 8001ae8:	4b94      	ldr	r3, [pc, #592]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f340 8185 	ble.w	8001dfc <USART2_IRQHandler+0x350>
 8001af2:	4b93      	ldr	r3, [pc, #588]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f340 8180 	ble.w	8001dfc <USART2_IRQHandler+0x350>
                    historyIndex--;
 8001afc:	4b90      	ldr	r3, [pc, #576]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	4a8f      	ldr	r2, [pc, #572]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001b04:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8001b06:	4b8f      	ldr	r3, [pc, #572]	@ (8001d44 <USART2_IRQHandler+0x298>)
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f887 3020 	strb.w	r3, [r7, #32]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8001b10:	f107 011c 	add.w	r1, r7, #28
 8001b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b18:	2204      	movs	r2, #4
 8001b1a:	488b      	ldr	r0, [pc, #556]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001b1c:	f002 fb1b 	bl	8004156 <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8001b20:	f7ff fdfe 	bl	8001720 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8001b24:	4b86      	ldr	r3, [pc, #536]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	02db      	lsls	r3, r3, #11
 8001b2a:	4a88      	ldr	r2, [pc, #544]	@ (8001d4c <USART2_IRQHandler+0x2a0>)
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b32:	4619      	mov	r1, r3
 8001b34:	4886      	ldr	r0, [pc, #536]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001b36:	f003 fdee 	bl	8005716 <strncpy>
                    inPointer = strlen(inBuffer);
 8001b3a:	4885      	ldr	r0, [pc, #532]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001b3c:	f7fe fb52 	bl	80001e4 <strlen>
 8001b40:	4603      	mov	r3, r0
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	4b83      	ldr	r3, [pc, #524]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001b46:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8001b48:	4b82      	ldr	r3, [pc, #520]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001b4a:	881a      	ldrh	r2, [r3, #0]
 8001b4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b50:	497f      	ldr	r1, [pc, #508]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001b52:	487d      	ldr	r0, [pc, #500]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001b54:	f002 faff 	bl	8004156 <HAL_UART_Transmit>
 8001b58:	e150      	b.n	8001dfc <USART2_IRQHandler+0x350>
                }
            } else if (inByte == 'B') { // Down arrow
 8001b5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b5e:	2b42      	cmp	r3, #66	@ 0x42
 8001b60:	f040 814c 	bne.w	8001dfc <USART2_IRQHandler+0x350>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8001b64:	4b75      	ldr	r3, [pc, #468]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	dd34      	ble.n	8001bd6 <USART2_IRQHandler+0x12a>
 8001b6c:	4b73      	ldr	r3, [pc, #460]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	1e5a      	subs	r2, r3, #1
 8001b72:	4b73      	ldr	r3, [pc, #460]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	dd2d      	ble.n	8001bd6 <USART2_IRQHandler+0x12a>
                    historyIndex++;
 8001b7a:	4b71      	ldr	r3, [pc, #452]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	4a6f      	ldr	r2, [pc, #444]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001b82:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8001b84:	4b6f      	ldr	r3, [pc, #444]	@ (8001d44 <USART2_IRQHandler+0x298>)
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	2300      	movs	r3, #0
 8001b8a:	763b      	strb	r3, [r7, #24]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8001b8c:	f107 0114 	add.w	r1, r7, #20
 8001b90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b94:	2204      	movs	r2, #4
 8001b96:	486c      	ldr	r0, [pc, #432]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001b98:	f002 fadd 	bl	8004156 <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8001b9c:	f7ff fdc0 	bl	8001720 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8001ba0:	4b67      	ldr	r3, [pc, #412]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	02db      	lsls	r3, r3, #11
 8001ba6:	4a69      	ldr	r2, [pc, #420]	@ (8001d4c <USART2_IRQHandler+0x2a0>)
 8001ba8:	4413      	add	r3, r2
 8001baa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4867      	ldr	r0, [pc, #412]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001bb2:	f003 fdb0 	bl	8005716 <strncpy>
                    inPointer = strlen(inBuffer);
 8001bb6:	4866      	ldr	r0, [pc, #408]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001bb8:	f7fe fb14 	bl	80001e4 <strlen>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	4b64      	ldr	r3, [pc, #400]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001bc2:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8001bc4:	4b63      	ldr	r3, [pc, #396]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001bc6:	881a      	ldrh	r2, [r3, #0]
 8001bc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bcc:	4960      	ldr	r1, [pc, #384]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001bce:	485e      	ldr	r0, [pc, #376]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001bd0:	f002 fac1 	bl	8004156 <HAL_UART_Transmit>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8001bd4:	e112      	b.n	8001dfc <USART2_IRQHandler+0x350>
                } else if (historyIndex == historyCount -1) { // If at the last command, clear input
 8001bd6:	4b59      	ldr	r3, [pc, #356]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	1e5a      	subs	r2, r3, #1
 8001bdc:	4b58      	ldr	r3, [pc, #352]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	f040 810b 	bne.w	8001dfc <USART2_IRQHandler+0x350>
                    historyIndex = historyCount; // Move past the last command in history
 8001be6:	4b55      	ldr	r3, [pc, #340]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a55      	ldr	r2, [pc, #340]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001bec:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8001bee:	4b55      	ldr	r3, [pc, #340]	@ (8001d44 <USART2_IRQHandler+0x298>)
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	743b      	strb	r3, [r7, #16]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8001bf6:	f107 010c 	add.w	r1, r7, #12
 8001bfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfe:	2204      	movs	r2, #4
 8001c00:	4851      	ldr	r0, [pc, #324]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001c02:	f002 faa8 	bl	8004156 <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8001c06:	f7ff fd8b 	bl	8001720 <print_prompt>

                    memset(inBuffer, 0, sizeof(inBuffer));
 8001c0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c0e:	2100      	movs	r1, #0
 8001c10:	484f      	ldr	r0, [pc, #316]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001c12:	f003 fd66 	bl	80056e2 <memset>
                    inPointer = 0;
 8001c16:	4b4f      	ldr	r3, [pc, #316]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	801a      	strh	r2, [r3, #0]
 8001c1c:	e0ee      	b.n	8001dfc <USART2_IRQHandler+0x350>
                }
            }
        } else if (esc_sequence_state == 1) { // ESC received, expect [
 8001c1e:	4b46      	ldr	r3, [pc, #280]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d10b      	bne.n	8001c3e <USART2_IRQHandler+0x192>
            if (inByte == '[') {
 8001c26:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c2a:	2b5b      	cmp	r3, #91	@ 0x5b
 8001c2c:	d103      	bne.n	8001c36 <USART2_IRQHandler+0x18a>
                esc_sequence_state = 2;
 8001c2e:	4b42      	ldr	r3, [pc, #264]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001c30:	2202      	movs	r2, #2
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	e0e2      	b.n	8001dfc <USART2_IRQHandler+0x350>
            } else {
                esc_sequence_state = 0; // Not an escape sequence we care about
 8001c36:	4b40      	ldr	r3, [pc, #256]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	e0de      	b.n	8001dfc <USART2_IRQHandler+0x350>
            }
        } else if (inByte == 27) { // ESC character
 8001c3e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c42:	2b1b      	cmp	r3, #27
 8001c44:	d103      	bne.n	8001c4e <USART2_IRQHandler+0x1a2>
            esc_sequence_state = 1;
 8001c46:	4b3c      	ldr	r3, [pc, #240]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	e0d6      	b.n	8001dfc <USART2_IRQHandler+0x350>
        } else if (inByte == '\r' || inByte == '\n') {
 8001c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c52:	2b0d      	cmp	r3, #13
 8001c54:	d004      	beq.n	8001c60 <USART2_IRQHandler+0x1b4>
 8001c56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c5a:	2b0a      	cmp	r3, #10
 8001c5c:	f040 8082 	bne.w	8001d64 <USART2_IRQHandler+0x2b8>
            // Echo newline
            char newline[] = "\r\n";
 8001c60:	4a3d      	ldr	r2, [pc, #244]	@ (8001d58 <USART2_IRQHandler+0x2ac>)
 8001c62:	f107 0308 	add.w	r3, r7, #8
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	4611      	mov	r1, r2
 8001c6a:	8019      	strh	r1, [r3, #0]
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	0c12      	lsrs	r2, r2, #16
 8001c70:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (uint8_t*)newline, sizeof(newline) - 1, 1000);
 8001c72:	f107 0108 	add.w	r1, r7, #8
 8001c76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	4832      	ldr	r0, [pc, #200]	@ (8001d48 <USART2_IRQHandler+0x29c>)
 8001c7e:	f002 fa6a 	bl	8004156 <HAL_UART_Transmit>

            // Save command to history if not empty and different from last command
            if (inPointer > 0 && (historyCount == 0 || strcmp(inBuffer, commandHistory[(historyCount - 1 + HISTORY_SIZE) % HISTORY_SIZE]) != 0)) {
 8001c82:	4b34      	ldr	r3, [pc, #208]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d040      	beq.n	8001d0c <USART2_IRQHandler+0x260>
 8001c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d018      	beq.n	8001cc4 <USART2_IRQHandler+0x218>
 8001c92:	4b2a      	ldr	r3, [pc, #168]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f103 0109 	add.w	r1, r3, #9
 8001c9a:	4b30      	ldr	r3, [pc, #192]	@ (8001d5c <USART2_IRQHandler+0x2b0>)
 8001c9c:	fb83 2301 	smull	r2, r3, r3, r1
 8001ca0:	109a      	asrs	r2, r3, #2
 8001ca2:	17cb      	asrs	r3, r1, #31
 8001ca4:	1ad2      	subs	r2, r2, r3
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	1aca      	subs	r2, r1, r3
 8001cb0:	02d3      	lsls	r3, r2, #11
 8001cb2:	4a26      	ldr	r2, [pc, #152]	@ (8001d4c <USART2_IRQHandler+0x2a0>)
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4825      	ldr	r0, [pc, #148]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001cba:	f7fe fa89 	bl	80001d0 <strcmp>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d023      	beq.n	8001d0c <USART2_IRQHandler+0x260>
                strncpy(commandHistory[historyCount], inBuffer, MAX_COMMAND_LENGTH - 1);
 8001cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	02db      	lsls	r3, r3, #11
 8001cca:	4a20      	ldr	r2, [pc, #128]	@ (8001d4c <USART2_IRQHandler+0x2a0>)
 8001ccc:	4413      	add	r3, r2
 8001cce:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001cd2:	491f      	ldr	r1, [pc, #124]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f003 fd1e 	bl	8005716 <strncpy>
                commandHistory[historyCount][MAX_COMMAND_LENGTH - 1] = 0; // Ensure null termination
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1b      	ldr	r2, [pc, #108]	@ (8001d4c <USART2_IRQHandler+0x2a0>)
 8001ce0:	02db      	lsls	r3, r3, #11
 8001ce2:	4413      	add	r3, r2
 8001ce4:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
                historyCount = (historyCount + 1) % HISTORY_SIZE;
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	1c59      	adds	r1, r3, #1
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <USART2_IRQHandler+0x2b0>)
 8001cf4:	fb83 2301 	smull	r2, r3, r3, r1
 8001cf8:	109a      	asrs	r2, r3, #2
 8001cfa:	17cb      	asrs	r3, r1, #31
 8001cfc:	1ad2      	subs	r2, r2, r3
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	1aca      	subs	r2, r1, r3
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001d0a:	601a      	str	r2, [r3, #0]
            }
            historyIndex = historyCount; // Reset history index to the latest command
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <USART2_IRQHandler+0x290>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0b      	ldr	r2, [pc, #44]	@ (8001d40 <USART2_IRQHandler+0x294>)
 8001d12:	6013      	str	r3, [r2, #0]

            // Terminate the string and signal that data is ready
            inBuffer[inPointer] = 0;
 8001d14:	4b0f      	ldr	r3, [pc, #60]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d50 <USART2_IRQHandler+0x2a4>)
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	5499      	strb	r1, [r3, r2]
            dataRxd = true;
 8001d20:	4b0f      	ldr	r3, [pc, #60]	@ (8001d60 <USART2_IRQHandler+0x2b4>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
            inPointer = 0;
 8001d26:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <USART2_IRQHandler+0x2a8>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	801a      	strh	r2, [r3, #0]
            esc_sequence_state = 0; // Reset state
 8001d2c:	4b02      	ldr	r3, [pc, #8]	@ (8001d38 <USART2_IRQHandler+0x28c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
        } else if (inByte == '\r' || inByte == '\n') {
 8001d32:	e063      	b.n	8001dfc <USART2_IRQHandler+0x350>
 8001d34:	40004400 	.word	0x40004400
 8001d38:	20005a8c 	.word	0x20005a8c
 8001d3c:	20005a84 	.word	0x20005a84
 8001d40:	20005a88 	.word	0x20005a88
 8001d44:	4b5b1b0d 	.word	0x4b5b1b0d
 8001d48:	200000f0 	.word	0x200000f0
 8001d4c:	20000a84 	.word	0x20000a84
 8001d50:	20000280 	.word	0x20000280
 8001d54:	2000027c 	.word	0x2000027c
 8001d58:	08006b58 	.word	0x08006b58
 8001d5c:	66666667 	.word	0x66666667
 8001d60:	20000a80 	.word	0x20000a80
            } else if (inByte == '\b' || inByte == 127) {
 8001d64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d003      	beq.n	8001d74 <USART2_IRQHandler+0x2c8>
 8001d6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d70:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d72:	d11c      	bne.n	8001dae <USART2_IRQHandler+0x302>
                // Handle backspace
                if (inPointer > 0) {
 8001d74:	4b25      	ldr	r3, [pc, #148]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d014      	beq.n	8001da6 <USART2_IRQHandler+0x2fa>
                    inPointer--;
 8001d7c:	4b23      	ldr	r3, [pc, #140]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	3b01      	subs	r3, #1
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b21      	ldr	r3, [pc, #132]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001d86:	801a      	strh	r2, [r3, #0]
                    inBuffer[inPointer] = '\0'; // Null-terminate the string at the new end
 8001d88:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <USART2_IRQHandler+0x364>)
 8001d90:	2100      	movs	r1, #0
 8001d92:	5499      	strb	r1, [r3, r2]
                    // Erase character from terminal: backspace, space, backspace
                    char backspace_seq[] = "\b \b";
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <USART2_IRQHandler+0x368>)
 8001d96:	607b      	str	r3, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*)backspace_seq, sizeof(backspace_seq) - 1, 1000);
 8001d98:	1d39      	adds	r1, r7, #4
 8001d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d9e:	2203      	movs	r2, #3
 8001da0:	481d      	ldr	r0, [pc, #116]	@ (8001e18 <USART2_IRQHandler+0x36c>)
 8001da2:	f002 f9d8 	bl	8004156 <HAL_UART_Transmit>
                }
                esc_sequence_state = 0; // Reset state
 8001da6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <USART2_IRQHandler+0x370>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	e026      	b.n	8001dfc <USART2_IRQHandler+0x350>
            } else if (inByte == '\t') {
 8001dae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001db2:	2b09      	cmp	r3, #9
 8001db4:	d106      	bne.n	8001dc4 <USART2_IRQHandler+0x318>
                tabCompletion = true;
 8001db6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e20 <USART2_IRQHandler+0x374>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	701a      	strb	r2, [r3, #0]
                esc_sequence_state = 0; // Reset state
 8001dbc:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <USART2_IRQHandler+0x370>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e01b      	b.n	8001dfc <USART2_IRQHandler+0x350>
            } else {
                // Echo other characters and add to buffer
                if (inPointer < sizeof(inBuffer) - 1) {
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d812      	bhi.n	8001df6 <USART2_IRQHandler+0x34a>
                    HAL_UART_Transmit(&huart2, (uint8_t*)&inByte, 1, 1000);
 8001dd0:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001dd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dd8:	2201      	movs	r2, #1
 8001dda:	480f      	ldr	r0, [pc, #60]	@ (8001e18 <USART2_IRQHandler+0x36c>)
 8001ddc:	f002 f9bb 	bl	8004156 <HAL_UART_Transmit>
                    inBuffer[inPointer++] = inByte;
 8001de0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	b291      	uxth	r1, r2
 8001de8:	4a08      	ldr	r2, [pc, #32]	@ (8001e0c <USART2_IRQHandler+0x360>)
 8001dea:	8011      	strh	r1, [r2, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <USART2_IRQHandler+0x364>)
 8001df4:	5499      	strb	r1, [r3, r2]
                }
                esc_sequence_state = 0; // Reset state
 8001df6:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <USART2_IRQHandler+0x370>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
            }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dfc:	4806      	ldr	r0, [pc, #24]	@ (8001e18 <USART2_IRQHandler+0x36c>)
 8001dfe:	f002 fa33 	bl	8004268 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	3728      	adds	r7, #40	@ 0x28
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	2000027c 	.word	0x2000027c
 8001e10:	20000280 	.word	0x20000280
 8001e14:	00082008 	.word	0x00082008
 8001e18:	200000f0 	.word	0x200000f0
 8001e1c:	20005a8c 	.word	0x20005a8c
 8001e20:	20000a81 	.word	0x20000a81

08001e24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return 1;
 8001e28:	2301      	movs	r3, #1
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_kill>:

int _kill(int pid, int sig)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e3e:	f003 fd45 	bl	80058cc <__errno>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2216      	movs	r2, #22
 8001e46:	601a      	str	r2, [r3, #0]
  return -1;
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <_exit>:

void _exit (int status)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e5c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ffe7 	bl	8001e34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e66:	bf00      	nop
 8001e68:	e7fd      	b.n	8001e66 <_exit+0x12>

08001e6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e00a      	b.n	8001e92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e7c:	f3af 8000 	nop.w
 8001e80:	4601      	mov	r1, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	60ba      	str	r2, [r7, #8]
 8001e88:	b2ca      	uxtb	r2, r1
 8001e8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	dbf0      	blt.n	8001e7c <_read+0x12>
  }

  return len;
 8001e9a:	687b      	ldr	r3, [r7, #4]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e009      	b.n	8001eca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	dbf1      	blt.n	8001eb6 <_write+0x12>
  }
  return len;
 8001ed2:	687b      	ldr	r3, [r7, #4]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_close>:

int _close(int file)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f04:	605a      	str	r2, [r3, #4]
  return 0;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_isatty>:

int _isatty(int file)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f1c:	2301      	movs	r3, #1
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b085      	sub	sp, #20
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f4c:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <_sbrk+0x5c>)
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <_sbrk+0x60>)
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f58:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <_sbrk+0x64>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d102      	bne.n	8001f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <_sbrk+0x64>)
 8001f62:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <_sbrk+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f66:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d207      	bcs.n	8001f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f74:	f003 fcaa 	bl	80058cc <__errno>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f82:	e009      	b.n	8001f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f84:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <_sbrk+0x64>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f8a:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <_sbrk+0x64>)
 8001f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f96:	68fb      	ldr	r3, [r7, #12]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20018000 	.word	0x20018000
 8001fa4:	00000400 	.word	0x00000400
 8001fa8:	20005a90 	.word	0x20005a90
 8001fac:	20005be8 	.word	0x20005be8

08001fb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <SystemInit+0x20>)
 8001fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fba:	4a05      	ldr	r2, [pc, #20]	@ (8001fd0 <SystemInit+0x20>)
 8001fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800200c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fd8:	f7ff ffea 	bl	8001fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fdc:	480c      	ldr	r0, [pc, #48]	@ (8002010 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fde:	490d      	ldr	r1, [pc, #52]	@ (8002014 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fe0:	4a0d      	ldr	r2, [pc, #52]	@ (8002018 <LoopForever+0xe>)
  movs r3, #0
 8001fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fe4:	e002      	b.n	8001fec <LoopCopyDataInit>

08001fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fea:	3304      	adds	r3, #4

08001fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff0:	d3f9      	bcc.n	8001fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800201c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ff4:	4c0a      	ldr	r4, [pc, #40]	@ (8002020 <LoopForever+0x16>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff8:	e001      	b.n	8001ffe <LoopFillZerobss>

08001ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ffc:	3204      	adds	r2, #4

08001ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002000:	d3fb      	bcc.n	8001ffa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002002:	f003 fc69 	bl	80058d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002006:	f7ff f803 	bl	8001010 <main>

0800200a <LoopForever>:

LoopForever:
    b LoopForever
 800200a:	e7fe      	b.n	800200a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800200c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002014:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8002018:	08006c94 	.word	0x08006c94
  ldr r2, =_sbss
 800201c:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8002020:	20005be4 	.word	0x20005be4

08002024 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002024:	e7fe      	b.n	8002024 <ADC1_2_IRQHandler>

08002026 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800202c:	2300      	movs	r3, #0
 800202e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002030:	2003      	movs	r0, #3
 8002032:	f000 f961 	bl	80022f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002036:	200f      	movs	r0, #15
 8002038:	f000 f80e 	bl	8002058 <HAL_InitTick>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	71fb      	strb	r3, [r7, #7]
 8002046:	e001      	b.n	800204c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002048:	f7ff fc58 	bl	80018fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800204c:	79fb      	ldrb	r3, [r7, #7]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
	...

08002058 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002064:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <HAL_InitTick+0x6c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d023      	beq.n	80020b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800206c:	4b16      	ldr	r3, [pc, #88]	@ (80020c8 <HAL_InitTick+0x70>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <HAL_InitTick+0x6c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	4619      	mov	r1, r3
 8002076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800207a:	fbb3 f3f1 	udiv	r3, r3, r1
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	4618      	mov	r0, r3
 8002084:	f000 f97b 	bl	800237e <HAL_SYSTICK_Config>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10f      	bne.n	80020ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b0f      	cmp	r3, #15
 8002092:	d809      	bhi.n	80020a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002094:	2200      	movs	r2, #0
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800209c:	f000 f937 	bl	800230e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020a0:	4a0a      	ldr	r2, [pc, #40]	@ (80020cc <HAL_InitTick+0x74>)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e007      	b.n	80020b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	e004      	b.n	80020b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	73fb      	strb	r3, [r7, #15]
 80020b2:	e001      	b.n	80020b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20000050 	.word	0x20000050
 80020c8:	20000048 	.word	0x20000048
 80020cc:	2000004c 	.word	0x2000004c

080020d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020d4:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <HAL_IncTick+0x20>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_IncTick+0x24>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	4a04      	ldr	r2, [pc, #16]	@ (80020f4 <HAL_IncTick+0x24>)
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000050 	.word	0x20000050
 80020f4:	20005a94 	.word	0x20005a94

080020f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return uwTick;
 80020fc:	4b03      	ldr	r3, [pc, #12]	@ (800210c <HAL_GetTick+0x14>)
 80020fe:	681b      	ldr	r3, [r3, #0]
}
 8002100:	4618      	mov	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20005a94 	.word	0x20005a94

08002110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800212c:	4013      	ands	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002138:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800213c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002142:	4a04      	ldr	r2, [pc, #16]	@ (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	60d3      	str	r3, [r2, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800215c:	4b04      	ldr	r3, [pc, #16]	@ (8002170 <__NVIC_GetPriorityGrouping+0x18>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	f003 0307 	and.w	r3, r3, #7
}
 8002166:	4618      	mov	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	2b00      	cmp	r3, #0
 8002184:	db0b      	blt.n	800219e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	f003 021f 	and.w	r2, r3, #31
 800218c:	4907      	ldr	r1, [pc, #28]	@ (80021ac <__NVIC_EnableIRQ+0x38>)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	2001      	movs	r0, #1
 8002196:	fa00 f202 	lsl.w	r2, r0, r2
 800219a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000e100 	.word	0xe000e100

080021b0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	db12      	blt.n	80021e8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	f003 021f 	and.w	r2, r3, #31
 80021c8:	490a      	ldr	r1, [pc, #40]	@ (80021f4 <__NVIC_DisableIRQ+0x44>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	095b      	lsrs	r3, r3, #5
 80021d0:	2001      	movs	r0, #1
 80021d2:	fa00 f202 	lsl.w	r2, r0, r2
 80021d6:	3320      	adds	r3, #32
 80021d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80021dc:	f3bf 8f4f 	dsb	sy
}
 80021e0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80021e2:	f3bf 8f6f 	isb	sy
}
 80021e6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr
 80021f4:	e000e100 	.word	0xe000e100

080021f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	2b00      	cmp	r3, #0
 800220a:	db0a      	blt.n	8002222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	490c      	ldr	r1, [pc, #48]	@ (8002244 <__NVIC_SetPriority+0x4c>)
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	0112      	lsls	r2, r2, #4
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	440b      	add	r3, r1
 800221c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002220:	e00a      	b.n	8002238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4908      	ldr	r1, [pc, #32]	@ (8002248 <__NVIC_SetPriority+0x50>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	3b04      	subs	r3, #4
 8002230:	0112      	lsls	r2, r2, #4
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	440b      	add	r3, r1
 8002236:	761a      	strb	r2, [r3, #24]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000e100 	.word	0xe000e100
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800224c:	b480      	push	{r7}
 800224e:	b089      	sub	sp, #36	@ 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f1c3 0307 	rsb	r3, r3, #7
 8002266:	2b04      	cmp	r3, #4
 8002268:	bf28      	it	cs
 800226a:	2304      	movcs	r3, #4
 800226c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	3304      	adds	r3, #4
 8002272:	2b06      	cmp	r3, #6
 8002274:	d902      	bls.n	800227c <NVIC_EncodePriority+0x30>
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	3b03      	subs	r3, #3
 800227a:	e000      	b.n	800227e <NVIC_EncodePriority+0x32>
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002280:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43da      	mvns	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	401a      	ands	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002294:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	fa01 f303 	lsl.w	r3, r1, r3
 800229e:	43d9      	mvns	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a4:	4313      	orrs	r3, r2
         );
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3724      	adds	r7, #36	@ 0x24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3b01      	subs	r3, #1
 80022c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022c4:	d301      	bcc.n	80022ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00f      	b.n	80022ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ca:	4a0a      	ldr	r2, [pc, #40]	@ (80022f4 <SysTick_Config+0x40>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3b01      	subs	r3, #1
 80022d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022d2:	210f      	movs	r1, #15
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022d8:	f7ff ff8e 	bl	80021f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022dc:	4b05      	ldr	r3, [pc, #20]	@ (80022f4 <SysTick_Config+0x40>)
 80022de:	2200      	movs	r2, #0
 80022e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e2:	4b04      	ldr	r3, [pc, #16]	@ (80022f4 <SysTick_Config+0x40>)
 80022e4:	2207      	movs	r2, #7
 80022e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	e000e010 	.word	0xe000e010

080022f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7ff ff05 	bl	8002110 <__NVIC_SetPriorityGrouping>
}
 8002306:	bf00      	nop
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b086      	sub	sp, #24
 8002312:	af00      	add	r7, sp, #0
 8002314:	4603      	mov	r3, r0
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
 800231a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002320:	f7ff ff1a 	bl	8002158 <__NVIC_GetPriorityGrouping>
 8002324:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	68b9      	ldr	r1, [r7, #8]
 800232a:	6978      	ldr	r0, [r7, #20]
 800232c:	f7ff ff8e 	bl	800224c <NVIC_EncodePriority>
 8002330:	4602      	mov	r2, r0
 8002332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff ff5d 	bl	80021f8 <__NVIC_SetPriority>
}
 800233e:	bf00      	nop
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b082      	sub	sp, #8
 800234a:	af00      	add	r7, sp, #0
 800234c:	4603      	mov	r3, r0
 800234e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff0d 	bl	8002174 <__NVIC_EnableIRQ>
}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b082      	sub	sp, #8
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800236c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff1d 	bl	80021b0 <__NVIC_DisableIRQ>
}
 8002376:	bf00      	nop
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7ff ff94 	bl	80022b4 <SysTick_Config>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002396:	b480      	push	{r7}
 8002398:	b085      	sub	sp, #20
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800239e:	2300      	movs	r3, #0
 80023a0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d008      	beq.n	80023c0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2204      	movs	r2, #4
 80023b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e022      	b.n	8002406 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 020e 	bic.w	r2, r2, #14
 80023ce:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 0201 	bic.w	r2, r2, #1
 80023de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e4:	f003 021c 	and.w	r2, r3, #28
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ec:	2101      	movs	r1, #1
 80023ee:	fa01 f202 	lsl.w	r2, r1, r2
 80023f2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002404:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d005      	beq.n	8002436 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2204      	movs	r2, #4
 800242e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	e029      	b.n	800248a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 020e 	bic.w	r2, r2, #14
 8002444:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 0201 	bic.w	r2, r2, #1
 8002454:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245a:	f003 021c 	and.w	r2, r3, #28
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	2101      	movs	r1, #1
 8002464:	fa01 f202 	lsl.w	r2, r1, r2
 8002468:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	4798      	blx	r3
    }
  }
  return status;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002494:	b480      	push	{r7}
 8002496:	b087      	sub	sp, #28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a2:	e17f      	b.n	80027a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	fa01 f303 	lsl.w	r3, r1, r3
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 8171 	beq.w	800279e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d005      	beq.n	80024d4 <HAL_GPIO_Init+0x40>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d130      	bne.n	8002536 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2203      	movs	r2, #3
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4013      	ands	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	68da      	ldr	r2, [r3, #12]
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800250a:	2201      	movs	r2, #1
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4013      	ands	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	091b      	lsrs	r3, r3, #4
 8002520:	f003 0201 	and.w	r2, r3, #1
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b03      	cmp	r3, #3
 8002540:	d118      	bne.n	8002574 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002546:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002548:	2201      	movs	r2, #1
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4013      	ands	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	08db      	lsrs	r3, r3, #3
 800255e:	f003 0201 	and.w	r2, r3, #1
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b03      	cmp	r3, #3
 800257e:	d017      	beq.n	80025b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	2203      	movs	r2, #3
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d123      	bne.n	8002604 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	08da      	lsrs	r2, r3, #3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3208      	adds	r2, #8
 80025c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	220f      	movs	r2, #15
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	4013      	ands	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	08da      	lsrs	r2, r3, #3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	3208      	adds	r2, #8
 80025fe:	6939      	ldr	r1, [r7, #16]
 8002600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	2203      	movs	r2, #3
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4013      	ands	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0203 	and.w	r2, r3, #3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002640:	2b00      	cmp	r3, #0
 8002642:	f000 80ac 	beq.w	800279e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002646:	4b5f      	ldr	r3, [pc, #380]	@ (80027c4 <HAL_GPIO_Init+0x330>)
 8002648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800264a:	4a5e      	ldr	r2, [pc, #376]	@ (80027c4 <HAL_GPIO_Init+0x330>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6613      	str	r3, [r2, #96]	@ 0x60
 8002652:	4b5c      	ldr	r3, [pc, #368]	@ (80027c4 <HAL_GPIO_Init+0x330>)
 8002654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800265e:	4a5a      	ldr	r2, [pc, #360]	@ (80027c8 <HAL_GPIO_Init+0x334>)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	220f      	movs	r2, #15
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4013      	ands	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002688:	d025      	beq.n	80026d6 <HAL_GPIO_Init+0x242>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a4f      	ldr	r2, [pc, #316]	@ (80027cc <HAL_GPIO_Init+0x338>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d01f      	beq.n	80026d2 <HAL_GPIO_Init+0x23e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4e      	ldr	r2, [pc, #312]	@ (80027d0 <HAL_GPIO_Init+0x33c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d019      	beq.n	80026ce <HAL_GPIO_Init+0x23a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4d      	ldr	r2, [pc, #308]	@ (80027d4 <HAL_GPIO_Init+0x340>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d013      	beq.n	80026ca <HAL_GPIO_Init+0x236>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4c      	ldr	r2, [pc, #304]	@ (80027d8 <HAL_GPIO_Init+0x344>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00d      	beq.n	80026c6 <HAL_GPIO_Init+0x232>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a4b      	ldr	r2, [pc, #300]	@ (80027dc <HAL_GPIO_Init+0x348>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d007      	beq.n	80026c2 <HAL_GPIO_Init+0x22e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a4a      	ldr	r2, [pc, #296]	@ (80027e0 <HAL_GPIO_Init+0x34c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d101      	bne.n	80026be <HAL_GPIO_Init+0x22a>
 80026ba:	2306      	movs	r3, #6
 80026bc:	e00c      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026be:	2307      	movs	r3, #7
 80026c0:	e00a      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026c2:	2305      	movs	r3, #5
 80026c4:	e008      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026c6:	2304      	movs	r3, #4
 80026c8:	e006      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026ca:	2303      	movs	r3, #3
 80026cc:	e004      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026ce:	2302      	movs	r3, #2
 80026d0:	e002      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_GPIO_Init+0x244>
 80026d6:	2300      	movs	r3, #0
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	f002 0203 	and.w	r2, r2, #3
 80026de:	0092      	lsls	r2, r2, #2
 80026e0:	4093      	lsls	r3, r2
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026e8:	4937      	ldr	r1, [pc, #220]	@ (80027c8 <HAL_GPIO_Init+0x334>)
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	089b      	lsrs	r3, r3, #2
 80026ee:	3302      	adds	r3, #2
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026f6:	4b3b      	ldr	r3, [pc, #236]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	43db      	mvns	r3, r3
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4013      	ands	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800271a:	4a32      	ldr	r2, [pc, #200]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002720:	4b30      	ldr	r3, [pc, #192]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	43db      	mvns	r3, r3
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002744:	4a27      	ldr	r2, [pc, #156]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800274a:	4b26      	ldr	r3, [pc, #152]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	43db      	mvns	r3, r3
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	4013      	ands	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800276e:	4a1d      	ldr	r2, [pc, #116]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002774:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	43db      	mvns	r3, r3
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	4013      	ands	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	4313      	orrs	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002798:	4a12      	ldr	r2, [pc, #72]	@ (80027e4 <HAL_GPIO_Init+0x350>)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	3301      	adds	r3, #1
 80027a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fa22 f303 	lsr.w	r3, r2, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f47f ae78 	bne.w	80024a4 <HAL_GPIO_Init+0x10>
  }
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	371c      	adds	r7, #28
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40010000 	.word	0x40010000
 80027cc:	48000400 	.word	0x48000400
 80027d0:	48000800 	.word	0x48000800
 80027d4:	48000c00 	.word	0x48000c00
 80027d8:	48001000 	.word	0x48001000
 80027dc:	48001400 	.word	0x48001400
 80027e0:	48001800 	.word	0x48001800
 80027e4:	40010400 	.word	0x40010400

080027e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80027f6:	e0cd      	b.n	8002994 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80027f8:	2201      	movs	r2, #1
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	4013      	ands	r3, r2
 8002804:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 80c0 	beq.w	800298e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800280e:	4a68      	ldr	r2, [pc, #416]	@ (80029b0 <HAL_GPIO_DeInit+0x1c8>)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	089b      	lsrs	r3, r3, #2
 8002814:	3302      	adds	r3, #2
 8002816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	220f      	movs	r2, #15
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	4013      	ands	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002836:	d025      	beq.n	8002884 <HAL_GPIO_DeInit+0x9c>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a5e      	ldr	r2, [pc, #376]	@ (80029b4 <HAL_GPIO_DeInit+0x1cc>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d01f      	beq.n	8002880 <HAL_GPIO_DeInit+0x98>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a5d      	ldr	r2, [pc, #372]	@ (80029b8 <HAL_GPIO_DeInit+0x1d0>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d019      	beq.n	800287c <HAL_GPIO_DeInit+0x94>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a5c      	ldr	r2, [pc, #368]	@ (80029bc <HAL_GPIO_DeInit+0x1d4>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d013      	beq.n	8002878 <HAL_GPIO_DeInit+0x90>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a5b      	ldr	r2, [pc, #364]	@ (80029c0 <HAL_GPIO_DeInit+0x1d8>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d00d      	beq.n	8002874 <HAL_GPIO_DeInit+0x8c>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a5a      	ldr	r2, [pc, #360]	@ (80029c4 <HAL_GPIO_DeInit+0x1dc>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d007      	beq.n	8002870 <HAL_GPIO_DeInit+0x88>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a59      	ldr	r2, [pc, #356]	@ (80029c8 <HAL_GPIO_DeInit+0x1e0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_GPIO_DeInit+0x84>
 8002868:	2306      	movs	r3, #6
 800286a:	e00c      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 800286c:	2307      	movs	r3, #7
 800286e:	e00a      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 8002870:	2305      	movs	r3, #5
 8002872:	e008      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 8002874:	2304      	movs	r3, #4
 8002876:	e006      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 8002878:	2303      	movs	r3, #3
 800287a:	e004      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 800287c:	2302      	movs	r3, #2
 800287e:	e002      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <HAL_GPIO_DeInit+0x9e>
 8002884:	2300      	movs	r3, #0
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	f002 0203 	and.w	r2, r2, #3
 800288c:	0092      	lsls	r2, r2, #2
 800288e:	4093      	lsls	r3, r2
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	429a      	cmp	r2, r3
 8002894:	d132      	bne.n	80028fc <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002896:	4b4d      	ldr	r3, [pc, #308]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	43db      	mvns	r3, r3
 800289e:	494b      	ldr	r1, [pc, #300]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80028a4:	4b49      	ldr	r3, [pc, #292]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	4947      	ldr	r1, [pc, #284]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80028b2:	4b46      	ldr	r3, [pc, #280]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4944      	ldr	r1, [pc, #272]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028bc:	4013      	ands	r3, r2
 80028be:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80028c0:	4b42      	ldr	r3, [pc, #264]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	4940      	ldr	r1, [pc, #256]	@ (80029cc <HAL_GPIO_DeInit+0x1e4>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80028de:	4a34      	ldr	r2, [pc, #208]	@ (80029b0 <HAL_GPIO_DeInit+0x1c8>)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	089b      	lsrs	r3, r3, #2
 80028e4:	3302      	adds	r3, #2
 80028e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	43da      	mvns	r2, r3
 80028ee:	4830      	ldr	r0, [pc, #192]	@ (80029b0 <HAL_GPIO_DeInit+0x1c8>)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	089b      	lsrs	r3, r3, #2
 80028f4:	400a      	ands	r2, r1
 80028f6:	3302      	adds	r3, #2
 80028f8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	2103      	movs	r1, #3
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	08da      	lsrs	r2, r3, #3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3208      	adds	r2, #8
 8002918:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	220f      	movs	r2, #15
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43db      	mvns	r3, r3
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	08d2      	lsrs	r2, r2, #3
 8002930:	4019      	ands	r1, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3208      	adds	r2, #8
 8002936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	2103      	movs	r1, #3
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	401a      	ands	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	2101      	movs	r1, #1
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	401a      	ands	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68da      	ldr	r2, [r3, #12]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	2103      	movs	r1, #3
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	401a      	ands	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800297e:	2101      	movs	r1, #1
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa01 f303 	lsl.w	r3, r1, r3
 8002986:	43db      	mvns	r3, r3
 8002988:	401a      	ands	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	3301      	adds	r3, #1
 8002992:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	fa22 f303 	lsr.w	r3, r2, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	f47f af2b 	bne.w	80027f8 <HAL_GPIO_DeInit+0x10>
  }
}
 80029a2:	bf00      	nop
 80029a4:	bf00      	nop
 80029a6:	371c      	adds	r7, #28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	40010000 	.word	0x40010000
 80029b4:	48000400 	.word	0x48000400
 80029b8:	48000800 	.word	0x48000800
 80029bc:	48000c00 	.word	0x48000c00
 80029c0:	48001000 	.word	0x48001000
 80029c4:	48001400 	.word	0x48001400
 80029c8:	48001800 	.word	0x48001800
 80029cc:	40010400 	.word	0x40010400

080029d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	807b      	strh	r3, [r7, #2]
 80029dc:	4613      	mov	r3, r2
 80029de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029e0:	787b      	ldrb	r3, [r7, #1]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029e6:	887a      	ldrh	r2, [r7, #2]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029ec:	e002      	b.n	80029f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029ee:	887a      	ldrh	r2, [r7, #2]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr

08002a00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a04:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40007000 	.word	0x40007000

08002a1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a2a:	d130      	bne.n	8002a8e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a2c:	4b23      	ldr	r3, [pc, #140]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a38:	d038      	beq.n	8002aac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a3a:	4b20      	ldr	r3, [pc, #128]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a42:	4a1e      	ldr	r2, [pc, #120]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2232      	movs	r2, #50	@ 0x32
 8002a50:	fb02 f303 	mul.w	r3, r2, r3
 8002a54:	4a1b      	ldr	r2, [pc, #108]	@ (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	0c9b      	lsrs	r3, r3, #18
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a60:	e002      	b.n	8002a68 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a68:	4b14      	ldr	r3, [pc, #80]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a74:	d102      	bne.n	8002a7c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1f2      	bne.n	8002a62 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a88:	d110      	bne.n	8002aac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e00f      	b.n	8002aae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a9a:	d007      	beq.n	8002aac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a9c:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002aa4:	4a05      	ldr	r2, [pc, #20]	@ (8002abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002aaa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40007000 	.word	0x40007000
 8002ac0:	20000048 	.word	0x20000048
 8002ac4:	431bde83 	.word	0x431bde83

08002ac8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e3ca      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ada:	4b97      	ldr	r3, [pc, #604]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ae4:	4b94      	ldr	r3, [pc, #592]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0310 	and.w	r3, r3, #16
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80e4 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_RCC_OscConfig+0x4a>
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	2b0c      	cmp	r3, #12
 8002b06:	f040 808b 	bne.w	8002c20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	f040 8087 	bne.w	8002c20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b12:	4b89      	ldr	r3, [pc, #548]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d005      	beq.n	8002b2a <HAL_RCC_OscConfig+0x62>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e3a2      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1a      	ldr	r2, [r3, #32]
 8002b2e:	4b82      	ldr	r3, [pc, #520]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d004      	beq.n	8002b44 <HAL_RCC_OscConfig+0x7c>
 8002b3a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b42:	e005      	b.n	8002b50 <HAL_RCC_OscConfig+0x88>
 8002b44:	4b7c      	ldr	r3, [pc, #496]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b4a:	091b      	lsrs	r3, r3, #4
 8002b4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d223      	bcs.n	8002b9c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fd55 	bl	8003608 <RCC_SetFlashLatencyFromMSIRange>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e383      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b68:	4b73      	ldr	r3, [pc, #460]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a72      	ldr	r2, [pc, #456]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b6e:	f043 0308 	orr.w	r3, r3, #8
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	4b70      	ldr	r3, [pc, #448]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	496d      	ldr	r1, [pc, #436]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b86:	4b6c      	ldr	r3, [pc, #432]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	021b      	lsls	r3, r3, #8
 8002b94:	4968      	ldr	r1, [pc, #416]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	604b      	str	r3, [r1, #4]
 8002b9a:	e025      	b.n	8002be8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b9c:	4b66      	ldr	r3, [pc, #408]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a65      	ldr	r2, [pc, #404]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	f043 0308 	orr.w	r3, r3, #8
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	4b63      	ldr	r3, [pc, #396]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4960      	ldr	r1, [pc, #384]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bba:	4b5f      	ldr	r3, [pc, #380]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	021b      	lsls	r3, r3, #8
 8002bc8:	495b      	ldr	r1, [pc, #364]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d109      	bne.n	8002be8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 fd15 	bl	8003608 <RCC_SetFlashLatencyFromMSIRange>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e343      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002be8:	f000 fc4a 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8002bec:	4602      	mov	r2, r0
 8002bee:	4b52      	ldr	r3, [pc, #328]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	091b      	lsrs	r3, r3, #4
 8002bf4:	f003 030f 	and.w	r3, r3, #15
 8002bf8:	4950      	ldr	r1, [pc, #320]	@ (8002d3c <HAL_RCC_OscConfig+0x274>)
 8002bfa:	5ccb      	ldrb	r3, [r1, r3]
 8002bfc:	f003 031f 	and.w	r3, r3, #31
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
 8002c04:	4a4e      	ldr	r2, [pc, #312]	@ (8002d40 <HAL_RCC_OscConfig+0x278>)
 8002c06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c08:	4b4e      	ldr	r3, [pc, #312]	@ (8002d44 <HAL_RCC_OscConfig+0x27c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fa23 	bl	8002058 <HAL_InitTick>
 8002c12:	4603      	mov	r3, r0
 8002c14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d052      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	e327      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d032      	beq.n	8002c8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c28:	4b43      	ldr	r3, [pc, #268]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a42      	ldr	r2, [pc, #264]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c34:	f7ff fa60 	bl	80020f8 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c3c:	f7ff fa5c 	bl	80020f8 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e310      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0f0      	beq.n	8002c3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c5a:	4b37      	ldr	r3, [pc, #220]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a36      	ldr	r2, [pc, #216]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c60:	f043 0308 	orr.w	r3, r3, #8
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	4b34      	ldr	r3, [pc, #208]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	4931      	ldr	r1, [pc, #196]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c78:	4b2f      	ldr	r3, [pc, #188]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69db      	ldr	r3, [r3, #28]
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	492c      	ldr	r1, [pc, #176]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
 8002c8c:	e01a      	b.n	8002cc4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a29      	ldr	r2, [pc, #164]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c9a:	f7ff fa2d 	bl	80020f8 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ca0:	e008      	b.n	8002cb4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ca2:	f7ff fa29 	bl	80020f8 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e2dd      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cb4:	4b20      	ldr	r3, [pc, #128]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1f0      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x1da>
 8002cc0:	e000      	b.n	8002cc4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cc2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0301 	and.w	r3, r3, #1
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d074      	beq.n	8002dba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	2b08      	cmp	r3, #8
 8002cd4:	d005      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x21a>
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	2b0c      	cmp	r3, #12
 8002cda:	d10e      	bne.n	8002cfa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	2b03      	cmp	r3, #3
 8002ce0:	d10b      	bne.n	8002cfa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d064      	beq.n	8002db8 <HAL_RCC_OscConfig+0x2f0>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d160      	bne.n	8002db8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e2ba      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d02:	d106      	bne.n	8002d12 <HAL_RCC_OscConfig+0x24a>
 8002d04:	4b0c      	ldr	r3, [pc, #48]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a0b      	ldr	r2, [pc, #44]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	e026      	b.n	8002d60 <HAL_RCC_OscConfig+0x298>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d1a:	d115      	bne.n	8002d48 <HAL_RCC_OscConfig+0x280>
 8002d1c:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a05      	ldr	r2, [pc, #20]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a02      	ldr	r2, [pc, #8]	@ (8002d38 <HAL_RCC_OscConfig+0x270>)
 8002d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	e014      	b.n	8002d60 <HAL_RCC_OscConfig+0x298>
 8002d36:	bf00      	nop
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	08006b5c 	.word	0x08006b5c
 8002d40:	20000048 	.word	0x20000048
 8002d44:	2000004c 	.word	0x2000004c
 8002d48:	4ba0      	ldr	r3, [pc, #640]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a9f      	ldr	r2, [pc, #636]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002d4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	4b9d      	ldr	r3, [pc, #628]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a9c      	ldr	r2, [pc, #624]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002d5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d013      	beq.n	8002d90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d68:	f7ff f9c6 	bl	80020f8 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d70:	f7ff f9c2 	bl	80020f8 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	@ 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e276      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d82:	4b92      	ldr	r3, [pc, #584]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCC_OscConfig+0x2a8>
 8002d8e:	e014      	b.n	8002dba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d90:	f7ff f9b2 	bl	80020f8 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d98:	f7ff f9ae 	bl	80020f8 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b64      	cmp	r3, #100	@ 0x64
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e262      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002daa:	4b88      	ldr	r3, [pc, #544]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1f0      	bne.n	8002d98 <HAL_RCC_OscConfig+0x2d0>
 8002db6:	e000      	b.n	8002dba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d060      	beq.n	8002e88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d005      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x310>
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2b0c      	cmp	r3, #12
 8002dd0:	d119      	bne.n	8002e06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d116      	bne.n	8002e06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dd8:	4b7c      	ldr	r3, [pc, #496]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d005      	beq.n	8002df0 <HAL_RCC_OscConfig+0x328>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e23f      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df0:	4b76      	ldr	r3, [pc, #472]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	061b      	lsls	r3, r3, #24
 8002dfe:	4973      	ldr	r1, [pc, #460]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e04:	e040      	b.n	8002e88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d023      	beq.n	8002e56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a6e      	ldr	r2, [pc, #440]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1a:	f7ff f96d 	bl	80020f8 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e22:	f7ff f969 	bl	80020f8 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e21d      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e34:	4b65      	ldr	r3, [pc, #404]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0f0      	beq.n	8002e22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e40:	4b62      	ldr	r3, [pc, #392]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	061b      	lsls	r3, r3, #24
 8002e4e:	495f      	ldr	r1, [pc, #380]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	604b      	str	r3, [r1, #4]
 8002e54:	e018      	b.n	8002e88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e56:	4b5d      	ldr	r3, [pc, #372]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e62:	f7ff f949 	bl	80020f8 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e6a:	f7ff f945 	bl	80020f8 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e1f9      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e7c:	4b53      	ldr	r3, [pc, #332]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1f0      	bne.n	8002e6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d03c      	beq.n	8002f0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d01c      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea2:	4a4a      	ldr	r2, [pc, #296]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eac:	f7ff f924 	bl	80020f8 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb4:	f7ff f920 	bl	80020f8 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e1d4      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ec6:	4b41      	ldr	r3, [pc, #260]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0ef      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x3ec>
 8002ed4:	e01b      	b.n	8002f0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002edc:	4a3b      	ldr	r2, [pc, #236]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002ede:	f023 0301 	bic.w	r3, r3, #1
 8002ee2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee6:	f7ff f907 	bl	80020f8 <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eee:	f7ff f903 	bl	80020f8 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e1b7      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f00:	4b32      	ldr	r3, [pc, #200]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1ef      	bne.n	8002eee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 80a6 	beq.w	8003068 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f20:	4b2a      	ldr	r3, [pc, #168]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10d      	bne.n	8002f48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2c:	4b27      	ldr	r3, [pc, #156]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f30:	4a26      	ldr	r2, [pc, #152]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f36:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f38:	4b24      	ldr	r3, [pc, #144]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f44:	2301      	movs	r3, #1
 8002f46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f48:	4b21      	ldr	r3, [pc, #132]	@ (8002fd0 <HAL_RCC_OscConfig+0x508>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d118      	bne.n	8002f86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <HAL_RCC_OscConfig+0x508>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd0 <HAL_RCC_OscConfig+0x508>)
 8002f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f60:	f7ff f8ca 	bl	80020f8 <HAL_GetTick>
 8002f64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f68:	f7ff f8c6 	bl	80020f8 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e17a      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f7a:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <HAL_RCC_OscConfig+0x508>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d108      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x4d8>
 8002f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f94:	4a0d      	ldr	r2, [pc, #52]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002f96:	f043 0301 	orr.w	r3, r3, #1
 8002f9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f9e:	e029      	b.n	8002ff4 <HAL_RCC_OscConfig+0x52c>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b05      	cmp	r3, #5
 8002fa6:	d115      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x50c>
 8002fa8:	4b08      	ldr	r3, [pc, #32]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	4a07      	ldr	r2, [pc, #28]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002fb0:	f043 0304 	orr.w	r3, r3, #4
 8002fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fb8:	4b04      	ldr	r3, [pc, #16]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbe:	4a03      	ldr	r2, [pc, #12]	@ (8002fcc <HAL_RCC_OscConfig+0x504>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fc8:	e014      	b.n	8002ff4 <HAL_RCC_OscConfig+0x52c>
 8002fca:	bf00      	nop
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40007000 	.word	0x40007000
 8002fd4:	4b9c      	ldr	r3, [pc, #624]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8002fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fda:	4a9b      	ldr	r2, [pc, #620]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fe4:	4b98      	ldr	r3, [pc, #608]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8002fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fea:	4a97      	ldr	r2, [pc, #604]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8002fec:	f023 0304 	bic.w	r3, r3, #4
 8002ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d016      	beq.n	800302a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffc:	f7ff f87c 	bl	80020f8 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003002:	e00a      	b.n	800301a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003004:	f7ff f878 	bl	80020f8 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e12a      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800301a:	4b8b      	ldr	r3, [pc, #556]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0ed      	beq.n	8003004 <HAL_RCC_OscConfig+0x53c>
 8003028:	e015      	b.n	8003056 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302a:	f7ff f865 	bl	80020f8 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003030:	e00a      	b.n	8003048 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7ff f861 	bl	80020f8 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003040:	4293      	cmp	r3, r2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e113      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003048:	4b7f      	ldr	r3, [pc, #508]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800304a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1ed      	bne.n	8003032 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003056:	7ffb      	ldrb	r3, [r7, #31]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d105      	bne.n	8003068 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800305c:	4b7a      	ldr	r3, [pc, #488]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800305e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003060:	4a79      	ldr	r2, [pc, #484]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003066:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80fe 	beq.w	800326e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003076:	2b02      	cmp	r3, #2
 8003078:	f040 80d0 	bne.w	800321c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800307c:	4b72      	ldr	r3, [pc, #456]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f003 0203 	and.w	r2, r3, #3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308c:	429a      	cmp	r2, r3
 800308e:	d130      	bne.n	80030f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	3b01      	subs	r3, #1
 800309c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800309e:	429a      	cmp	r2, r3
 80030a0:	d127      	bne.n	80030f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d11f      	bne.n	80030f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030bc:	2a07      	cmp	r2, #7
 80030be:	bf14      	ite	ne
 80030c0:	2201      	movne	r2, #1
 80030c2:	2200      	moveq	r2, #0
 80030c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d113      	bne.n	80030f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	085b      	lsrs	r3, r3, #1
 80030d6:	3b01      	subs	r3, #1
 80030d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030da:	429a      	cmp	r2, r3
 80030dc:	d109      	bne.n	80030f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	085b      	lsrs	r3, r3, #1
 80030ea:	3b01      	subs	r3, #1
 80030ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d06e      	beq.n	80031d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b0c      	cmp	r3, #12
 80030f6:	d069      	beq.n	80031cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030f8:	4b53      	ldr	r3, [pc, #332]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d105      	bne.n	8003110 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003104:	4b50      	ldr	r3, [pc, #320]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0ad      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003114:	4b4c      	ldr	r3, [pc, #304]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a4b      	ldr	r2, [pc, #300]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800311a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800311e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003120:	f7fe ffea 	bl	80020f8 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003128:	f7fe ffe6 	bl	80020f8 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e09a      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800313a:	4b43      	ldr	r3, [pc, #268]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1f0      	bne.n	8003128 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003146:	4b40      	ldr	r3, [pc, #256]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	4b40      	ldr	r3, [pc, #256]	@ (800324c <HAL_RCC_OscConfig+0x784>)
 800314c:	4013      	ands	r3, r2
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003156:	3a01      	subs	r2, #1
 8003158:	0112      	lsls	r2, r2, #4
 800315a:	4311      	orrs	r1, r2
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003160:	0212      	lsls	r2, r2, #8
 8003162:	4311      	orrs	r1, r2
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003168:	0852      	lsrs	r2, r2, #1
 800316a:	3a01      	subs	r2, #1
 800316c:	0552      	lsls	r2, r2, #21
 800316e:	4311      	orrs	r1, r2
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003174:	0852      	lsrs	r2, r2, #1
 8003176:	3a01      	subs	r2, #1
 8003178:	0652      	lsls	r2, r2, #25
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003180:	0912      	lsrs	r2, r2, #4
 8003182:	0452      	lsls	r2, r2, #17
 8003184:	430a      	orrs	r2, r1
 8003186:	4930      	ldr	r1, [pc, #192]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003188:	4313      	orrs	r3, r2
 800318a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800318c:	4b2e      	ldr	r3, [pc, #184]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a2d      	ldr	r2, [pc, #180]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003196:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003198:	4b2b      	ldr	r3, [pc, #172]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4a2a      	ldr	r2, [pc, #168]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 800319e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031a4:	f7fe ffa8 	bl	80020f8 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ac:	f7fe ffa4 	bl	80020f8 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e058      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031be:	4b22      	ldr	r3, [pc, #136]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ca:	e050      	b.n	800326e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e04f      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d148      	bne.n	800326e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a19      	ldr	r2, [pc, #100]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031e8:	4b17      	ldr	r3, [pc, #92]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	4a16      	ldr	r2, [pc, #88]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 80031ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031f4:	f7fe ff80 	bl	80020f8 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031fc:	f7fe ff7c 	bl	80020f8 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e030      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800320e:	4b0e      	ldr	r3, [pc, #56]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0f0      	beq.n	80031fc <HAL_RCC_OscConfig+0x734>
 800321a:	e028      	b.n	800326e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	2b0c      	cmp	r3, #12
 8003220:	d023      	beq.n	800326a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003222:	4b09      	ldr	r3, [pc, #36]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a08      	ldr	r2, [pc, #32]	@ (8003248 <HAL_RCC_OscConfig+0x780>)
 8003228:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800322c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322e:	f7fe ff63 	bl	80020f8 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003234:	e00c      	b.n	8003250 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003236:	f7fe ff5f 	bl	80020f8 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d905      	bls.n	8003250 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e013      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
 8003248:	40021000 	.word	0x40021000
 800324c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003250:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <HAL_RCC_OscConfig+0x7b0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1ec      	bne.n	8003236 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800325c:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <HAL_RCC_OscConfig+0x7b0>)
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	4905      	ldr	r1, [pc, #20]	@ (8003278 <HAL_RCC_OscConfig+0x7b0>)
 8003262:	4b06      	ldr	r3, [pc, #24]	@ (800327c <HAL_RCC_OscConfig+0x7b4>)
 8003264:	4013      	ands	r3, r2
 8003266:	60cb      	str	r3, [r1, #12]
 8003268:	e001      	b.n	800326e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3720      	adds	r7, #32
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40021000 	.word	0x40021000
 800327c:	feeefffc 	.word	0xfeeefffc

08003280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0e7      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003294:	4b75      	ldr	r3, [pc, #468]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d910      	bls.n	80032c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a2:	4b72      	ldr	r3, [pc, #456]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f023 0207 	bic.w	r2, r3, #7
 80032aa:	4970      	ldr	r1, [pc, #448]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b2:	4b6e      	ldr	r3, [pc, #440]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d001      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e0cf      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d010      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	4b66      	ldr	r3, [pc, #408]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032dc:	429a      	cmp	r2, r3
 80032de:	d908      	bls.n	80032f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e0:	4b63      	ldr	r3, [pc, #396]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4960      	ldr	r1, [pc, #384]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d04c      	beq.n	8003398 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b03      	cmp	r3, #3
 8003304:	d107      	bne.n	8003316 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003306:	4b5a      	ldr	r3, [pc, #360]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d121      	bne.n	8003356 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e0a6      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d107      	bne.n	800332e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800331e:	4b54      	ldr	r3, [pc, #336]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d115      	bne.n	8003356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e09a      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d107      	bne.n	8003346 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003336:	4b4e      	ldr	r3, [pc, #312]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d109      	bne.n	8003356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e08e      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003346:	4b4a      	ldr	r3, [pc, #296]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e086      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003356:	4b46      	ldr	r3, [pc, #280]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f023 0203 	bic.w	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4943      	ldr	r1, [pc, #268]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003364:	4313      	orrs	r3, r2
 8003366:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003368:	f7fe fec6 	bl	80020f8 <HAL_GetTick>
 800336c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800336e:	e00a      	b.n	8003386 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003370:	f7fe fec2 	bl	80020f8 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800337e:	4293      	cmp	r3, r2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e06e      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	4b3a      	ldr	r3, [pc, #232]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 020c 	and.w	r2, r3, #12
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	429a      	cmp	r2, r3
 8003396:	d1eb      	bne.n	8003370 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d010      	beq.n	80033c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	4b31      	ldr	r3, [pc, #196]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d208      	bcs.n	80033c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	492b      	ldr	r1, [pc, #172]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033c6:	4b29      	ldr	r3, [pc, #164]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d210      	bcs.n	80033f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d4:	4b25      	ldr	r3, [pc, #148]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f023 0207 	bic.w	r2, r3, #7
 80033dc:	4923      	ldr	r1, [pc, #140]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e4:	4b21      	ldr	r3, [pc, #132]	@ (800346c <HAL_RCC_ClockConfig+0x1ec>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d001      	beq.n	80033f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e036      	b.n	8003464 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003402:	4b1b      	ldr	r3, [pc, #108]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	4918      	ldr	r1, [pc, #96]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003410:	4313      	orrs	r3, r2
 8003412:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0308 	and.w	r3, r3, #8
 800341c:	2b00      	cmp	r3, #0
 800341e:	d009      	beq.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	00db      	lsls	r3, r3, #3
 800342e:	4910      	ldr	r1, [pc, #64]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	4313      	orrs	r3, r2
 8003432:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003434:	f000 f824 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8003438:	4602      	mov	r2, r0
 800343a:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <HAL_RCC_ClockConfig+0x1f0>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	091b      	lsrs	r3, r3, #4
 8003440:	f003 030f 	and.w	r3, r3, #15
 8003444:	490b      	ldr	r1, [pc, #44]	@ (8003474 <HAL_RCC_ClockConfig+0x1f4>)
 8003446:	5ccb      	ldrb	r3, [r1, r3]
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	fa22 f303 	lsr.w	r3, r2, r3
 8003450:	4a09      	ldr	r2, [pc, #36]	@ (8003478 <HAL_RCC_ClockConfig+0x1f8>)
 8003452:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003454:	4b09      	ldr	r3, [pc, #36]	@ (800347c <HAL_RCC_ClockConfig+0x1fc>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f7fe fdfd 	bl	8002058 <HAL_InitTick>
 800345e:	4603      	mov	r3, r0
 8003460:	72fb      	strb	r3, [r7, #11]

  return status;
 8003462:	7afb      	ldrb	r3, [r7, #11]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40022000 	.word	0x40022000
 8003470:	40021000 	.word	0x40021000
 8003474:	08006b5c 	.word	0x08006b5c
 8003478:	20000048 	.word	0x20000048
 800347c:	2000004c 	.word	0x2000004c

08003480 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003480:	b480      	push	{r7}
 8003482:	b089      	sub	sp, #36	@ 0x24
 8003484:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800348e:	4b3e      	ldr	r3, [pc, #248]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 030c 	and.w	r3, r3, #12
 8003496:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003498:	4b3b      	ldr	r3, [pc, #236]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_GetSysClockFreq+0x34>
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b0c      	cmp	r3, #12
 80034ac:	d121      	bne.n	80034f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d11e      	bne.n	80034f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034b4:	4b34      	ldr	r3, [pc, #208]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034c0:	4b31      	ldr	r3, [pc, #196]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 80034c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	f003 030f 	and.w	r3, r3, #15
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	e005      	b.n	80034dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	091b      	lsrs	r3, r3, #4
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034dc:	4a2b      	ldr	r2, [pc, #172]	@ (800358c <HAL_RCC_GetSysClockFreq+0x10c>)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10d      	bne.n	8003508 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034f0:	e00a      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d102      	bne.n	80034fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034f8:	4b25      	ldr	r3, [pc, #148]	@ (8003590 <HAL_RCC_GetSysClockFreq+0x110>)
 80034fa:	61bb      	str	r3, [r7, #24]
 80034fc:	e004      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b08      	cmp	r3, #8
 8003502:	d101      	bne.n	8003508 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003504:	4b23      	ldr	r3, [pc, #140]	@ (8003594 <HAL_RCC_GetSysClockFreq+0x114>)
 8003506:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b0c      	cmp	r3, #12
 800350c:	d134      	bne.n	8003578 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800350e:	4b1e      	ldr	r3, [pc, #120]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b02      	cmp	r3, #2
 800351c:	d003      	beq.n	8003526 <HAL_RCC_GetSysClockFreq+0xa6>
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b03      	cmp	r3, #3
 8003522:	d003      	beq.n	800352c <HAL_RCC_GetSysClockFreq+0xac>
 8003524:	e005      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003526:	4b1a      	ldr	r3, [pc, #104]	@ (8003590 <HAL_RCC_GetSysClockFreq+0x110>)
 8003528:	617b      	str	r3, [r7, #20]
      break;
 800352a:	e005      	b.n	8003538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800352c:	4b19      	ldr	r3, [pc, #100]	@ (8003594 <HAL_RCC_GetSysClockFreq+0x114>)
 800352e:	617b      	str	r3, [r7, #20]
      break;
 8003530:	e002      	b.n	8003538 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	617b      	str	r3, [r7, #20]
      break;
 8003536:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003538:	4b13      	ldr	r3, [pc, #76]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	3301      	adds	r3, #1
 8003544:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003546:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	0a1b      	lsrs	r3, r3, #8
 800354c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	fb03 f202 	mul.w	r2, r3, r2
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	fbb2 f3f3 	udiv	r3, r2, r3
 800355c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800355e:	4b0a      	ldr	r3, [pc, #40]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x108>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	0e5b      	lsrs	r3, r3, #25
 8003564:	f003 0303 	and.w	r3, r3, #3
 8003568:	3301      	adds	r3, #1
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	fbb2 f3f3 	udiv	r3, r2, r3
 8003576:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003578:	69bb      	ldr	r3, [r7, #24]
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	@ 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40021000 	.word	0x40021000
 800358c:	08006b74 	.word	0x08006b74
 8003590:	00f42400 	.word	0x00f42400
 8003594:	007a1200 	.word	0x007a1200

08003598 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800359c:	4b03      	ldr	r3, [pc, #12]	@ (80035ac <HAL_RCC_GetHCLKFreq+0x14>)
 800359e:	681b      	ldr	r3, [r3, #0]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	20000048 	.word	0x20000048

080035b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035b4:	f7ff fff0 	bl	8003598 <HAL_RCC_GetHCLKFreq>
 80035b8:	4602      	mov	r2, r0
 80035ba:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	0a1b      	lsrs	r3, r3, #8
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	4904      	ldr	r1, [pc, #16]	@ (80035d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035c6:	5ccb      	ldrb	r3, [r1, r3]
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40021000 	.word	0x40021000
 80035d8:	08006b6c 	.word	0x08006b6c

080035dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035e0:	f7ff ffda 	bl	8003598 <HAL_RCC_GetHCLKFreq>
 80035e4:	4602      	mov	r2, r0
 80035e6:	4b06      	ldr	r3, [pc, #24]	@ (8003600 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	0adb      	lsrs	r3, r3, #11
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	4904      	ldr	r1, [pc, #16]	@ (8003604 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035f2:	5ccb      	ldrb	r3, [r1, r3]
 80035f4:	f003 031f 	and.w	r3, r3, #31
 80035f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40021000 	.word	0x40021000
 8003604:	08006b6c 	.word	0x08006b6c

08003608 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003610:	2300      	movs	r3, #0
 8003612:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003614:	4b2a      	ldr	r3, [pc, #168]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003620:	f7ff f9ee 	bl	8002a00 <HAL_PWREx_GetVoltageRange>
 8003624:	6178      	str	r0, [r7, #20]
 8003626:	e014      	b.n	8003652 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003628:	4b25      	ldr	r3, [pc, #148]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362c:	4a24      	ldr	r2, [pc, #144]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003632:	6593      	str	r3, [r2, #88]	@ 0x58
 8003634:	4b22      	ldr	r3, [pc, #136]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003640:	f7ff f9de 	bl	8002a00 <HAL_PWREx_GetVoltageRange>
 8003644:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003646:	4b1e      	ldr	r3, [pc, #120]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364a:	4a1d      	ldr	r2, [pc, #116]	@ (80036c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800364c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003650:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003658:	d10b      	bne.n	8003672 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b80      	cmp	r3, #128	@ 0x80
 800365e:	d919      	bls.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2ba0      	cmp	r3, #160	@ 0xa0
 8003664:	d902      	bls.n	800366c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003666:	2302      	movs	r3, #2
 8003668:	613b      	str	r3, [r7, #16]
 800366a:	e013      	b.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800366c:	2301      	movs	r3, #1
 800366e:	613b      	str	r3, [r7, #16]
 8003670:	e010      	b.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b80      	cmp	r3, #128	@ 0x80
 8003676:	d902      	bls.n	800367e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003678:	2303      	movs	r3, #3
 800367a:	613b      	str	r3, [r7, #16]
 800367c:	e00a      	b.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b80      	cmp	r3, #128	@ 0x80
 8003682:	d102      	bne.n	800368a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003684:	2302      	movs	r3, #2
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	e004      	b.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b70      	cmp	r3, #112	@ 0x70
 800368e:	d101      	bne.n	8003694 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003690:	2301      	movs	r3, #1
 8003692:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003694:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f023 0207 	bic.w	r2, r3, #7
 800369c:	4909      	ldr	r1, [pc, #36]	@ (80036c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036a4:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d001      	beq.n	80036b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40021000 	.word	0x40021000
 80036c4:	40022000 	.word	0x40022000

080036c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036d0:	2300      	movs	r3, #0
 80036d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036d4:	2300      	movs	r3, #0
 80036d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d041      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036ec:	d02a      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80036f2:	d824      	bhi.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036f8:	d008      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036fe:	d81e      	bhi.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003704:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003708:	d010      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800370a:	e018      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800370c:	4b86      	ldr	r3, [pc, #536]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4a85      	ldr	r2, [pc, #532]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003716:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003718:	e015      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3304      	adds	r3, #4
 800371e:	2100      	movs	r1, #0
 8003720:	4618      	mov	r0, r3
 8003722:	f000 fabb 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 8003726:	4603      	mov	r3, r0
 8003728:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800372a:	e00c      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3320      	adds	r3, #32
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fba6 	bl	8003e84 <RCCEx_PLLSAI2_Config>
 8003738:	4603      	mov	r3, r0
 800373a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800373c:	e003      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	74fb      	strb	r3, [r7, #19]
      break;
 8003742:	e000      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003746:	7cfb      	ldrb	r3, [r7, #19]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10b      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800374c:	4b76      	ldr	r3, [pc, #472]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003752:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800375a:	4973      	ldr	r1, [pc, #460]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003762:	e001      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003764:	7cfb      	ldrb	r3, [r7, #19]
 8003766:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d041      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003778:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800377c:	d02a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800377e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003782:	d824      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003784:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003788:	d008      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800378a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800378e:	d81e      	bhi.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003794:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003798:	d010      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800379a:	e018      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800379c:	4b62      	ldr	r3, [pc, #392]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	4a61      	ldr	r2, [pc, #388]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037a8:	e015      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f000 fa73 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 80037b6:	4603      	mov	r3, r0
 80037b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037ba:	e00c      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3320      	adds	r3, #32
 80037c0:	2100      	movs	r1, #0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fb5e 	bl	8003e84 <RCCEx_PLLSAI2_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037cc:	e003      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	74fb      	strb	r3, [r7, #19]
      break;
 80037d2:	e000      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037d6:	7cfb      	ldrb	r3, [r7, #19]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10b      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037dc:	4b52      	ldr	r3, [pc, #328]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037ea:	494f      	ldr	r1, [pc, #316]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037f2:	e001      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f4:	7cfb      	ldrb	r3, [r7, #19]
 80037f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80a0 	beq.w	8003946 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800380a:	4b47      	ldr	r3, [pc, #284]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003820:	4b41      	ldr	r3, [pc, #260]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	4a40      	ldr	r2, [pc, #256]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800382a:	6593      	str	r3, [r2, #88]	@ 0x58
 800382c:	4b3e      	ldr	r3, [pc, #248]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003838:	2301      	movs	r3, #1
 800383a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800383c:	4b3b      	ldr	r3, [pc, #236]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a3a      	ldr	r2, [pc, #232]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003846:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003848:	f7fe fc56 	bl	80020f8 <HAL_GetTick>
 800384c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800384e:	e009      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003850:	f7fe fc52 	bl	80020f8 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d902      	bls.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	74fb      	strb	r3, [r7, #19]
        break;
 8003862:	e005      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003864:	4b31      	ldr	r3, [pc, #196]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0ef      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003870:	7cfb      	ldrb	r3, [r7, #19]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d15c      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003876:	4b2c      	ldr	r3, [pc, #176]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800387c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003880:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d01f      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	429a      	cmp	r2, r3
 8003892:	d019      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003894:	4b24      	ldr	r3, [pc, #144]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800389e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038a0:	4b21      	ldr	r3, [pc, #132]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a6:	4a20      	ldr	r2, [pc, #128]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038c0:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d016      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d2:	f7fe fc11 	bl	80020f8 <HAL_GetTick>
 80038d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d8:	e00b      	b.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038da:	f7fe fc0d 	bl	80020f8 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d902      	bls.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	74fb      	strb	r3, [r7, #19]
            break;
 80038f0:	e006      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0ec      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003900:	7cfb      	ldrb	r3, [r7, #19]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003906:	4b08      	ldr	r3, [pc, #32]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003916:	4904      	ldr	r1, [pc, #16]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003918:	4313      	orrs	r3, r2
 800391a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800391e:	e009      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	74bb      	strb	r3, [r7, #18]
 8003924:	e006      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003926:	bf00      	nop
 8003928:	40021000 	.word	0x40021000
 800392c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003930:	7cfb      	ldrb	r3, [r7, #19]
 8003932:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003934:	7c7b      	ldrb	r3, [r7, #17]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d105      	bne.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800393a:	4b9e      	ldr	r3, [pc, #632]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393e:	4a9d      	ldr	r2, [pc, #628]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003940:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003944:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003952:	4b98      	ldr	r3, [pc, #608]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003958:	f023 0203 	bic.w	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003960:	4994      	ldr	r1, [pc, #592]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003962:	4313      	orrs	r3, r2
 8003964:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00a      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003974:	4b8f      	ldr	r3, [pc, #572]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800397a:	f023 020c 	bic.w	r2, r3, #12
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003982:	498c      	ldr	r1, [pc, #560]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003984:	4313      	orrs	r3, r2
 8003986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00a      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003996:	4b87      	ldr	r3, [pc, #540]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a4:	4983      	ldr	r1, [pc, #524]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00a      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039b8:	4b7e      	ldr	r3, [pc, #504]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	497b      	ldr	r1, [pc, #492]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039da:	4b76      	ldr	r3, [pc, #472]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e8:	4972      	ldr	r1, [pc, #456]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00a      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039fc:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a02:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	496a      	ldr	r1, [pc, #424]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a1e:	4b65      	ldr	r3, [pc, #404]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a24:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2c:	4961      	ldr	r1, [pc, #388]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00a      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a40:	4b5c      	ldr	r3, [pc, #368]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4e:	4959      	ldr	r1, [pc, #356]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00a      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a62:	4b54      	ldr	r3, [pc, #336]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a68:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a70:	4950      	ldr	r1, [pc, #320]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00a      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a84:	4b4b      	ldr	r3, [pc, #300]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a92:	4948      	ldr	r1, [pc, #288]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00a      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003aa6:	4b43      	ldr	r3, [pc, #268]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab4:	493f      	ldr	r1, [pc, #252]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d028      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ace:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ad6:	4937      	ldr	r1, [pc, #220]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ae2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ae6:	d106      	bne.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae8:	4b32      	ldr	r3, [pc, #200]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	4a31      	ldr	r2, [pc, #196]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003af2:	60d3      	str	r3, [r2, #12]
 8003af4:	e011      	b.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003afa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003afe:	d10c      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	3304      	adds	r3, #4
 8003b04:	2101      	movs	r1, #1
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 f8c8 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b16:	7cfb      	ldrb	r3, [r7, #19]
 8003b18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d028      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b26:	4b23      	ldr	r3, [pc, #140]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	491f      	ldr	r1, [pc, #124]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b44:	d106      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b46:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b50:	60d3      	str	r3, [r2, #12]
 8003b52:	e011      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b5c:	d10c      	bne.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3304      	adds	r3, #4
 8003b62:	2101      	movs	r1, #1
 8003b64:	4618      	mov	r0, r3
 8003b66:	f000 f899 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b6e:	7cfb      	ldrb	r3, [r7, #19]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b74:	7cfb      	ldrb	r3, [r7, #19]
 8003b76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d02b      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b84:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b92:	4908      	ldr	r1, [pc, #32]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ba2:	d109      	bne.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ba4:	4b03      	ldr	r3, [pc, #12]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	4a02      	ldr	r2, [pc, #8]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003baa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bae:	60d3      	str	r3, [r2, #12]
 8003bb0:	e014      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003bb2:	bf00      	nop
 8003bb4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 f867 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bd2:	7cfb      	ldrb	r3, [r7, #19]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bd8:	7cfb      	ldrb	r3, [r7, #19]
 8003bda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d02f      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003be8:	4b2b      	ldr	r3, [pc, #172]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bf6:	4928      	ldr	r1, [pc, #160]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c06:	d10d      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	2102      	movs	r1, #2
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 f844 	bl	8003c9c <RCCEx_PLLSAI1_Config>
 8003c14:	4603      	mov	r3, r0
 8003c16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c18:	7cfb      	ldrb	r3, [r7, #19]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d014      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	74bb      	strb	r3, [r7, #18]
 8003c22:	e011      	b.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3320      	adds	r3, #32
 8003c32:	2102      	movs	r1, #2
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 f925 	bl	8003e84 <RCCEx_PLLSAI2_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c3e:	7cfb      	ldrb	r3, [r7, #19]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c44:	7cfb      	ldrb	r3, [r7, #19]
 8003c46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c54:	4b10      	ldr	r3, [pc, #64]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c62:	490d      	ldr	r1, [pc, #52]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00b      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c76:	4b08      	ldr	r3, [pc, #32]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c86:	4904      	ldr	r1, [pc, #16]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3718      	adds	r7, #24
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40021000 	.word	0x40021000

08003c9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003caa:	4b75      	ldr	r3, [pc, #468]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d018      	beq.n	8003ce8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cb6:	4b72      	ldr	r3, [pc, #456]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	f003 0203 	and.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d10d      	bne.n	8003ce2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
       ||
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d009      	beq.n	8003ce2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cce:	4b6c      	ldr	r3, [pc, #432]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	091b      	lsrs	r3, r3, #4
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
       ||
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d047      	beq.n	8003d72 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	73fb      	strb	r3, [r7, #15]
 8003ce6:	e044      	b.n	8003d72 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d018      	beq.n	8003d22 <RCCEx_PLLSAI1_Config+0x86>
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d825      	bhi.n	8003d40 <RCCEx_PLLSAI1_Config+0xa4>
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d002      	beq.n	8003cfe <RCCEx_PLLSAI1_Config+0x62>
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d009      	beq.n	8003d10 <RCCEx_PLLSAI1_Config+0x74>
 8003cfc:	e020      	b.n	8003d40 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cfe:	4b60      	ldr	r3, [pc, #384]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d11d      	bne.n	8003d46 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d0e:	e01a      	b.n	8003d46 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d10:	4b5b      	ldr	r3, [pc, #364]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d116      	bne.n	8003d4a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d20:	e013      	b.n	8003d4a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d22:	4b57      	ldr	r3, [pc, #348]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10f      	bne.n	8003d4e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d2e:	4b54      	ldr	r3, [pc, #336]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d109      	bne.n	8003d4e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d3e:	e006      	b.n	8003d4e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
      break;
 8003d44:	e004      	b.n	8003d50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d46:	bf00      	nop
 8003d48:	e002      	b.n	8003d50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d4a:	bf00      	nop
 8003d4c:	e000      	b.n	8003d50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d50:	7bfb      	ldrb	r3, [r7, #15]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10d      	bne.n	8003d72 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d56:	4b4a      	ldr	r3, [pc, #296]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6819      	ldr	r1, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	3b01      	subs	r3, #1
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	430b      	orrs	r3, r1
 8003d6c:	4944      	ldr	r1, [pc, #272]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d17d      	bne.n	8003e74 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d78:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a40      	ldr	r2, [pc, #256]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d84:	f7fe f9b8 	bl	80020f8 <HAL_GetTick>
 8003d88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d8a:	e009      	b.n	8003da0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d8c:	f7fe f9b4 	bl	80020f8 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d902      	bls.n	8003da0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d9e:	e005      	b.n	8003dac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003da0:	4b37      	ldr	r3, [pc, #220]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1ef      	bne.n	8003d8c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d160      	bne.n	8003e74 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d111      	bne.n	8003ddc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003db8:	4b31      	ldr	r3, [pc, #196]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003dc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6892      	ldr	r2, [r2, #8]
 8003dc8:	0211      	lsls	r1, r2, #8
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	68d2      	ldr	r2, [r2, #12]
 8003dce:	0912      	lsrs	r2, r2, #4
 8003dd0:	0452      	lsls	r2, r2, #17
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	492a      	ldr	r1, [pc, #168]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	610b      	str	r3, [r1, #16]
 8003dda:	e027      	b.n	8003e2c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d112      	bne.n	8003e08 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003de2:	4b27      	ldr	r3, [pc, #156]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003dea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	6892      	ldr	r2, [r2, #8]
 8003df2:	0211      	lsls	r1, r2, #8
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6912      	ldr	r2, [r2, #16]
 8003df8:	0852      	lsrs	r2, r2, #1
 8003dfa:	3a01      	subs	r2, #1
 8003dfc:	0552      	lsls	r2, r2, #21
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	491f      	ldr	r1, [pc, #124]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	610b      	str	r3, [r1, #16]
 8003e06:	e011      	b.n	8003e2c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e08:	4b1d      	ldr	r3, [pc, #116]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e10:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	6892      	ldr	r2, [r2, #8]
 8003e18:	0211      	lsls	r1, r2, #8
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6952      	ldr	r2, [r2, #20]
 8003e1e:	0852      	lsrs	r2, r2, #1
 8003e20:	3a01      	subs	r2, #1
 8003e22:	0652      	lsls	r2, r2, #25
 8003e24:	430a      	orrs	r2, r1
 8003e26:	4916      	ldr	r1, [pc, #88]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e2c:	4b14      	ldr	r3, [pc, #80]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a13      	ldr	r2, [pc, #76]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e36:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e38:	f7fe f95e 	bl	80020f8 <HAL_GetTick>
 8003e3c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e3e:	e009      	b.n	8003e54 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e40:	f7fe f95a 	bl	80020f8 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d902      	bls.n	8003e54 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	73fb      	strb	r3, [r7, #15]
          break;
 8003e52:	e005      	b.n	8003e60 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e54:	4b0a      	ldr	r3, [pc, #40]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0ef      	beq.n	8003e40 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e66:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	4904      	ldr	r1, [pc, #16]	@ (8003e80 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	40021000 	.word	0x40021000

08003e84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e92:	4b6a      	ldr	r3, [pc, #424]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d018      	beq.n	8003ed0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e9e:	4b67      	ldr	r3, [pc, #412]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f003 0203 	and.w	r2, r3, #3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d10d      	bne.n	8003eca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
       ||
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d009      	beq.n	8003eca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003eb6:	4b61      	ldr	r3, [pc, #388]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	091b      	lsrs	r3, r3, #4
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d047      	beq.n	8003f5a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	73fb      	strb	r3, [r7, #15]
 8003ece:	e044      	b.n	8003f5a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d018      	beq.n	8003f0a <RCCEx_PLLSAI2_Config+0x86>
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d825      	bhi.n	8003f28 <RCCEx_PLLSAI2_Config+0xa4>
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d002      	beq.n	8003ee6 <RCCEx_PLLSAI2_Config+0x62>
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d009      	beq.n	8003ef8 <RCCEx_PLLSAI2_Config+0x74>
 8003ee4:	e020      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ee6:	4b55      	ldr	r3, [pc, #340]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d11d      	bne.n	8003f2e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ef6:	e01a      	b.n	8003f2e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ef8:	4b50      	ldr	r3, [pc, #320]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d116      	bne.n	8003f32 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f08:	e013      	b.n	8003f32 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10f      	bne.n	8003f36 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f16:	4b49      	ldr	r3, [pc, #292]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d109      	bne.n	8003f36 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f26:	e006      	b.n	8003f36 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f2c:	e004      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f2e:	bf00      	nop
 8003f30:	e002      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f36:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10d      	bne.n	8003f5a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6819      	ldr	r1, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	430b      	orrs	r3, r1
 8003f54:	4939      	ldr	r1, [pc, #228]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f5a:	7bfb      	ldrb	r3, [r7, #15]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d167      	bne.n	8004030 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f60:	4b36      	ldr	r3, [pc, #216]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a35      	ldr	r2, [pc, #212]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f6c:	f7fe f8c4 	bl	80020f8 <HAL_GetTick>
 8003f70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f72:	e009      	b.n	8003f88 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f74:	f7fe f8c0 	bl	80020f8 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d902      	bls.n	8003f88 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	73fb      	strb	r3, [r7, #15]
        break;
 8003f86:	e005      	b.n	8003f94 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f88:	4b2c      	ldr	r3, [pc, #176]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d1ef      	bne.n	8003f74 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d14a      	bne.n	8004030 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d111      	bne.n	8003fc4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fa0:	4b26      	ldr	r3, [pc, #152]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003fa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6892      	ldr	r2, [r2, #8]
 8003fb0:	0211      	lsls	r1, r2, #8
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	68d2      	ldr	r2, [r2, #12]
 8003fb6:	0912      	lsrs	r2, r2, #4
 8003fb8:	0452      	lsls	r2, r2, #17
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	491f      	ldr	r1, [pc, #124]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	614b      	str	r3, [r1, #20]
 8003fc2:	e011      	b.n	8003fe8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003fcc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6892      	ldr	r2, [r2, #8]
 8003fd4:	0211      	lsls	r1, r2, #8
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6912      	ldr	r2, [r2, #16]
 8003fda:	0852      	lsrs	r2, r2, #1
 8003fdc:	3a01      	subs	r2, #1
 8003fde:	0652      	lsls	r2, r2, #25
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	4916      	ldr	r1, [pc, #88]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fe8:	4b14      	ldr	r3, [pc, #80]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a13      	ldr	r2, [pc, #76]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff4:	f7fe f880 	bl	80020f8 <HAL_GetTick>
 8003ff8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ffa:	e009      	b.n	8004010 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ffc:	f7fe f87c 	bl	80020f8 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d902      	bls.n	8004010 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	73fb      	strb	r3, [r7, #15]
          break;
 800400e:	e005      	b.n	800401c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004010:	4b0a      	ldr	r3, [pc, #40]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0ef      	beq.n	8003ffc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d106      	bne.n	8004030 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004022:	4b06      	ldr	r3, [pc, #24]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	4904      	ldr	r1, [pc, #16]	@ (800403c <RCCEx_PLLSAI2_Config+0x1b8>)
 800402c:	4313      	orrs	r3, r2
 800402e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004030:	7bfb      	ldrb	r3, [r7, #15]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40021000 	.word	0x40021000

08004040 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e040      	b.n	80040d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7fd fc6e 	bl	8001944 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2224      	movs	r2, #36	@ 0x24
 800406c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fecc 	bl	8004e24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 fc11 	bl	80048b4 <UART_SetConfig>
 8004092:	4603      	mov	r3, r0
 8004094:	2b01      	cmp	r3, #1
 8004096:	d101      	bne.n	800409c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e01b      	b.n	80040d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689a      	ldr	r2, [r3, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f042 0201 	orr.w	r2, r2, #1
 80040ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 ff4b 	bl	8004f68 <UART_CheckIdleState>
 80040d2:	4603      	mov	r3, r0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e02f      	b.n	800414e <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2224      	movs	r2, #36	@ 0x24
 80040f2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0201 	bic.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2200      	movs	r2, #0
 8004112:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2200      	movs	r2, #0
 800411a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7fd fc75 	bl	8001a0c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b08a      	sub	sp, #40	@ 0x28
 800415a:	af02      	add	r7, sp, #8
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	603b      	str	r3, [r7, #0]
 8004162:	4613      	mov	r3, r2
 8004164:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800416a:	2b20      	cmp	r3, #32
 800416c:	d177      	bne.n	800425e <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <HAL_UART_Transmit+0x24>
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e070      	b.n	8004260 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2221      	movs	r2, #33	@ 0x21
 800418a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800418c:	f7fd ffb4 	bl	80020f8 <HAL_GetTick>
 8004190:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	88fa      	ldrh	r2, [r7, #6]
 8004196:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	88fa      	ldrh	r2, [r7, #6]
 800419e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041aa:	d108      	bne.n	80041be <HAL_UART_Transmit+0x68>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d104      	bne.n	80041be <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	61bb      	str	r3, [r7, #24]
 80041bc:	e003      	b.n	80041c6 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c6:	e02f      	b.n	8004228 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2200      	movs	r2, #0
 80041d0:	2180      	movs	r1, #128	@ 0x80
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 ff70 	bl	80050b8 <UART_WaitOnFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d004      	beq.n	80041e8 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2220      	movs	r2, #32
 80041e2:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e03b      	b.n	8004260 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10b      	bne.n	8004206 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	881a      	ldrh	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041fa:	b292      	uxth	r2, r2
 80041fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	3302      	adds	r3, #2
 8004202:	61bb      	str	r3, [r7, #24]
 8004204:	e007      	b.n	8004216 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	781a      	ldrb	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	3301      	adds	r3, #1
 8004214:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800422e:	b29b      	uxth	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1c9      	bne.n	80041c8 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	2200      	movs	r2, #0
 800423c:	2140      	movs	r1, #64	@ 0x40
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 ff3a 	bl	80050b8 <UART_WaitOnFlagUntilTimeout>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d004      	beq.n	8004254 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2220      	movs	r2, #32
 800424e:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e005      	b.n	8004260 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2220      	movs	r2, #32
 8004258:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	e000      	b.n	8004260 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800425e:	2302      	movs	r3, #2
  }
}
 8004260:	4618      	mov	r0, r3
 8004262:	3720      	adds	r7, #32
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b0ba      	sub	sp, #232	@ 0xe8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800428e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004292:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004296:	4013      	ands	r3, r2
 8004298:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800429c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d115      	bne.n	80042d0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80042a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042a8:	f003 0320 	and.w	r3, r3, #32
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00f      	beq.n	80042d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b4:	f003 0320 	and.w	r3, r3, #32
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d009      	beq.n	80042d0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 82ca 	beq.w	800485a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	4798      	blx	r3
      }
      return;
 80042ce:	e2c4      	b.n	800485a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80042d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 8117 	beq.w	8004508 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80042da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d106      	bne.n	80042f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80042e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80042ea:	4b85      	ldr	r3, [pc, #532]	@ (8004500 <HAL_UART_IRQHandler+0x298>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 810a 	beq.w	8004508 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80042f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d011      	beq.n	8004324 <HAL_UART_IRQHandler+0xbc>
 8004300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00b      	beq.n	8004324 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2201      	movs	r2, #1
 8004312:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800431a:	f043 0201 	orr.w	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d011      	beq.n	8004354 <HAL_UART_IRQHandler+0xec>
 8004330:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00b      	beq.n	8004354 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2202      	movs	r2, #2
 8004342:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800434a:	f043 0204 	orr.w	r2, r3, #4
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004354:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	d011      	beq.n	8004384 <HAL_UART_IRQHandler+0x11c>
 8004360:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2204      	movs	r2, #4
 8004372:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800437a:	f043 0202 	orr.w	r2, r3, #2
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d017      	beq.n	80043c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d105      	bne.n	80043a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800439c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00b      	beq.n	80043c0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2208      	movs	r2, #8
 80043ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043b6:	f043 0208 	orr.w	r2, r3, #8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80043c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d012      	beq.n	80043f2 <HAL_UART_IRQHandler+0x18a>
 80043cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00c      	beq.n	80043f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e8:	f043 0220 	orr.w	r2, r3, #32
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 8230 	beq.w	800485e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80043fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00d      	beq.n	8004426 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800440a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d007      	beq.n	8004426 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800442c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443a:	2b40      	cmp	r3, #64	@ 0x40
 800443c:	d005      	beq.n	800444a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800443e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004442:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004446:	2b00      	cmp	r3, #0
 8004448:	d04f      	beq.n	80044ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 fea1 	bl	8005192 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800445a:	2b40      	cmp	r3, #64	@ 0x40
 800445c:	d141      	bne.n	80044e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3308      	adds	r3, #8
 8004464:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004468:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800446c:	e853 3f00 	ldrex	r3, [r3]
 8004470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004474:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800447c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3308      	adds	r3, #8
 8004486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800448a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800448e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800449a:	e841 2300 	strex	r3, r2, [r1]
 800449e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80044a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1d9      	bne.n	800445e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d013      	beq.n	80044da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044b6:	4a13      	ldr	r2, [pc, #76]	@ (8004504 <HAL_UART_IRQHandler+0x29c>)
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fd ffa7 	bl	8002412 <HAL_DMA_Abort_IT>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d017      	beq.n	80044fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80044d4:	4610      	mov	r0, r2
 80044d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044d8:	e00f      	b.n	80044fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f9d4 	bl	8004888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e0:	e00b      	b.n	80044fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f9d0 	bl	8004888 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	e007      	b.n	80044fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f9cc 	bl	8004888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80044f8:	e1b1      	b.n	800485e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044fa:	bf00      	nop
    return;
 80044fc:	e1af      	b.n	800485e <HAL_UART_IRQHandler+0x5f6>
 80044fe:	bf00      	nop
 8004500:	04000120 	.word	0x04000120
 8004504:	0800525b 	.word	0x0800525b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800450c:	2b01      	cmp	r3, #1
 800450e:	f040 816a 	bne.w	80047e6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004516:	f003 0310 	and.w	r3, r3, #16
 800451a:	2b00      	cmp	r3, #0
 800451c:	f000 8163 	beq.w	80047e6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004524:	f003 0310 	and.w	r3, r3, #16
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 815c 	beq.w	80047e6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2210      	movs	r2, #16
 8004534:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004540:	2b40      	cmp	r3, #64	@ 0x40
 8004542:	f040 80d4 	bne.w	80046ee <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004552:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004556:	2b00      	cmp	r3, #0
 8004558:	f000 80ad 	beq.w	80046b6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004566:	429a      	cmp	r2, r3
 8004568:	f080 80a5 	bcs.w	80046b6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004572:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0320 	and.w	r3, r3, #32
 8004582:	2b00      	cmp	r3, #0
 8004584:	f040 8086 	bne.w	8004694 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004590:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800459c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80045b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80045be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80045c2:	e841 2300 	strex	r3, r2, [r1]
 80045c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80045ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1da      	bne.n	8004588 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3308      	adds	r3, #8
 80045d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045dc:	e853 3f00 	ldrex	r3, [r3]
 80045e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80045e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80045e4:	f023 0301 	bic.w	r3, r3, #1
 80045e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3308      	adds	r3, #8
 80045f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80045f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80045fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80045fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004602:	e841 2300 	strex	r3, r2, [r1]
 8004606:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004608:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1e1      	bne.n	80045d2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3308      	adds	r3, #8
 8004614:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004616:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004618:	e853 3f00 	ldrex	r3, [r3]
 800461c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800461e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004620:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004624:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	3308      	adds	r3, #8
 800462e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004632:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004634:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004636:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004638:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800463a:	e841 2300 	strex	r3, r2, [r1]
 800463e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004640:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1e3      	bne.n	800460e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2220      	movs	r2, #32
 800464a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004664:	f023 0310 	bic.w	r3, r3, #16
 8004668:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	461a      	mov	r2, r3
 8004672:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004676:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004678:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800467c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800467e:	e841 2300 	strex	r3, r2, [r1]
 8004682:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1e4      	bne.n	8004654 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468e:	4618      	mov	r0, r3
 8004690:	f7fd fe81 	bl	8002396 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2202      	movs	r2, #2
 8004698:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	4619      	mov	r1, r3
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f8f4 	bl	800489c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80046b4:	e0d5      	b.n	8004862 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046c0:	429a      	cmp	r2, r3
 80046c2:	f040 80ce 	bne.w	8004862 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	f040 80c5 	bne.w	8004862 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2202      	movs	r2, #2
 80046dc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046e4:	4619      	mov	r1, r3
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f8d8 	bl	800489c <HAL_UARTEx_RxEventCallback>
      return;
 80046ec:	e0b9      	b.n	8004862 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	f000 80ab 	beq.w	8004866 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004710:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 80a6 	beq.w	8004866 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800472a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800472e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	461a      	mov	r2, r3
 8004738:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800473c:	647b      	str	r3, [r7, #68]	@ 0x44
 800473e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004742:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004744:	e841 2300 	strex	r3, r2, [r1]
 8004748:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800474a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1e4      	bne.n	800471a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3308      	adds	r3, #8
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475a:	e853 3f00 	ldrex	r3, [r3]
 800475e:	623b      	str	r3, [r7, #32]
   return(result);
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	3308      	adds	r3, #8
 8004770:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004774:	633a      	str	r2, [r7, #48]	@ 0x30
 8004776:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004778:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800477a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800477c:	e841 2300 	strex	r3, r2, [r1]
 8004780:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1e3      	bne.n	8004750 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	e853 3f00 	ldrex	r3, [r3]
 80047a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f023 0310 	bic.w	r3, r3, #16
 80047b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	461a      	mov	r2, r3
 80047ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80047be:	61fb      	str	r3, [r7, #28]
 80047c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	69b9      	ldr	r1, [r7, #24]
 80047c4:	69fa      	ldr	r2, [r7, #28]
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	617b      	str	r3, [r7, #20]
   return(result);
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e4      	bne.n	800479c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2202      	movs	r2, #2
 80047d6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047dc:	4619      	mov	r1, r3
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f85c 	bl	800489c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047e4:	e03f      	b.n	8004866 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80047e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00e      	beq.n	8004810 <HAL_UART_IRQHandler+0x5a8>
 80047f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d008      	beq.n	8004810 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004806:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fd66 	bl	80052da <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800480e:	e02d      	b.n	800486c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00e      	beq.n	800483a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800481c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d01c      	beq.n	800486a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	4798      	blx	r3
    }
    return;
 8004838:	e017      	b.n	800486a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800483a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800483e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004842:	2b00      	cmp	r3, #0
 8004844:	d012      	beq.n	800486c <HAL_UART_IRQHandler+0x604>
 8004846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800484a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00c      	beq.n	800486c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 fd17 	bl	8005286 <UART_EndTransmit_IT>
    return;
 8004858:	e008      	b.n	800486c <HAL_UART_IRQHandler+0x604>
      return;
 800485a:	bf00      	nop
 800485c:	e006      	b.n	800486c <HAL_UART_IRQHandler+0x604>
    return;
 800485e:	bf00      	nop
 8004860:	e004      	b.n	800486c <HAL_UART_IRQHandler+0x604>
      return;
 8004862:	bf00      	nop
 8004864:	e002      	b.n	800486c <HAL_UART_IRQHandler+0x604>
      return;
 8004866:	bf00      	nop
 8004868:	e000      	b.n	800486c <HAL_UART_IRQHandler+0x604>
    return;
 800486a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800486c:	37e8      	adds	r7, #232	@ 0xe8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop

08004874 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800487c:	bf00      	nop
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048b8:	b08a      	sub	sp, #40	@ 0x28
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048be:	2300      	movs	r3, #0
 80048c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	689a      	ldr	r2, [r3, #8]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	431a      	orrs	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	69db      	ldr	r3, [r3, #28]
 80048d8:	4313      	orrs	r3, r2
 80048da:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	4ba4      	ldr	r3, [pc, #656]	@ (8004b74 <UART_SetConfig+0x2c0>)
 80048e4:	4013      	ands	r3, r2
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	6812      	ldr	r2, [r2, #0]
 80048ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048ec:	430b      	orrs	r3, r1
 80048ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	68da      	ldr	r2, [r3, #12]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a99      	ldr	r2, [pc, #612]	@ (8004b78 <UART_SetConfig+0x2c4>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d004      	beq.n	8004920 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800491c:	4313      	orrs	r3, r2
 800491e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004930:	430a      	orrs	r2, r1
 8004932:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a90      	ldr	r2, [pc, #576]	@ (8004b7c <UART_SetConfig+0x2c8>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d126      	bne.n	800498c <UART_SetConfig+0xd8>
 800493e:	4b90      	ldr	r3, [pc, #576]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004944:	f003 0303 	and.w	r3, r3, #3
 8004948:	2b03      	cmp	r3, #3
 800494a:	d81b      	bhi.n	8004984 <UART_SetConfig+0xd0>
 800494c:	a201      	add	r2, pc, #4	@ (adr r2, 8004954 <UART_SetConfig+0xa0>)
 800494e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004952:	bf00      	nop
 8004954:	08004965 	.word	0x08004965
 8004958:	08004975 	.word	0x08004975
 800495c:	0800496d 	.word	0x0800496d
 8004960:	0800497d 	.word	0x0800497d
 8004964:	2301      	movs	r3, #1
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800496a:	e116      	b.n	8004b9a <UART_SetConfig+0x2e6>
 800496c:	2302      	movs	r3, #2
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004972:	e112      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004974:	2304      	movs	r3, #4
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800497a:	e10e      	b.n	8004b9a <UART_SetConfig+0x2e6>
 800497c:	2308      	movs	r3, #8
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004982:	e10a      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004984:	2310      	movs	r3, #16
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800498a:	e106      	b.n	8004b9a <UART_SetConfig+0x2e6>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a7c      	ldr	r2, [pc, #496]	@ (8004b84 <UART_SetConfig+0x2d0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d138      	bne.n	8004a08 <UART_SetConfig+0x154>
 8004996:	4b7a      	ldr	r3, [pc, #488]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499c:	f003 030c 	and.w	r3, r3, #12
 80049a0:	2b0c      	cmp	r3, #12
 80049a2:	d82d      	bhi.n	8004a00 <UART_SetConfig+0x14c>
 80049a4:	a201      	add	r2, pc, #4	@ (adr r2, 80049ac <UART_SetConfig+0xf8>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049e1 	.word	0x080049e1
 80049b0:	08004a01 	.word	0x08004a01
 80049b4:	08004a01 	.word	0x08004a01
 80049b8:	08004a01 	.word	0x08004a01
 80049bc:	080049f1 	.word	0x080049f1
 80049c0:	08004a01 	.word	0x08004a01
 80049c4:	08004a01 	.word	0x08004a01
 80049c8:	08004a01 	.word	0x08004a01
 80049cc:	080049e9 	.word	0x080049e9
 80049d0:	08004a01 	.word	0x08004a01
 80049d4:	08004a01 	.word	0x08004a01
 80049d8:	08004a01 	.word	0x08004a01
 80049dc:	080049f9 	.word	0x080049f9
 80049e0:	2300      	movs	r3, #0
 80049e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049e6:	e0d8      	b.n	8004b9a <UART_SetConfig+0x2e6>
 80049e8:	2302      	movs	r3, #2
 80049ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ee:	e0d4      	b.n	8004b9a <UART_SetConfig+0x2e6>
 80049f0:	2304      	movs	r3, #4
 80049f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049f6:	e0d0      	b.n	8004b9a <UART_SetConfig+0x2e6>
 80049f8:	2308      	movs	r3, #8
 80049fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049fe:	e0cc      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a00:	2310      	movs	r3, #16
 8004a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a06:	e0c8      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a5e      	ldr	r2, [pc, #376]	@ (8004b88 <UART_SetConfig+0x2d4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d125      	bne.n	8004a5e <UART_SetConfig+0x1aa>
 8004a12:	4b5b      	ldr	r3, [pc, #364]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a1c:	2b30      	cmp	r3, #48	@ 0x30
 8004a1e:	d016      	beq.n	8004a4e <UART_SetConfig+0x19a>
 8004a20:	2b30      	cmp	r3, #48	@ 0x30
 8004a22:	d818      	bhi.n	8004a56 <UART_SetConfig+0x1a2>
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d00a      	beq.n	8004a3e <UART_SetConfig+0x18a>
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	d814      	bhi.n	8004a56 <UART_SetConfig+0x1a2>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d002      	beq.n	8004a36 <UART_SetConfig+0x182>
 8004a30:	2b10      	cmp	r3, #16
 8004a32:	d008      	beq.n	8004a46 <UART_SetConfig+0x192>
 8004a34:	e00f      	b.n	8004a56 <UART_SetConfig+0x1a2>
 8004a36:	2300      	movs	r3, #0
 8004a38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3c:	e0ad      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a44:	e0a9      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a46:	2304      	movs	r3, #4
 8004a48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4c:	e0a5      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a4e:	2308      	movs	r3, #8
 8004a50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a54:	e0a1      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a56:	2310      	movs	r3, #16
 8004a58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a5c:	e09d      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a4a      	ldr	r2, [pc, #296]	@ (8004b8c <UART_SetConfig+0x2d8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d125      	bne.n	8004ab4 <UART_SetConfig+0x200>
 8004a68:	4b45      	ldr	r3, [pc, #276]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004a72:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a74:	d016      	beq.n	8004aa4 <UART_SetConfig+0x1f0>
 8004a76:	2bc0      	cmp	r3, #192	@ 0xc0
 8004a78:	d818      	bhi.n	8004aac <UART_SetConfig+0x1f8>
 8004a7a:	2b80      	cmp	r3, #128	@ 0x80
 8004a7c:	d00a      	beq.n	8004a94 <UART_SetConfig+0x1e0>
 8004a7e:	2b80      	cmp	r3, #128	@ 0x80
 8004a80:	d814      	bhi.n	8004aac <UART_SetConfig+0x1f8>
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <UART_SetConfig+0x1d8>
 8004a86:	2b40      	cmp	r3, #64	@ 0x40
 8004a88:	d008      	beq.n	8004a9c <UART_SetConfig+0x1e8>
 8004a8a:	e00f      	b.n	8004aac <UART_SetConfig+0x1f8>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a92:	e082      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a94:	2302      	movs	r3, #2
 8004a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a9a:	e07e      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aa2:	e07a      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004aa4:	2308      	movs	r3, #8
 8004aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aaa:	e076      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004aac:	2310      	movs	r3, #16
 8004aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab2:	e072      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a35      	ldr	r2, [pc, #212]	@ (8004b90 <UART_SetConfig+0x2dc>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d12a      	bne.n	8004b14 <UART_SetConfig+0x260>
 8004abe:	4b30      	ldr	r3, [pc, #192]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004acc:	d01a      	beq.n	8004b04 <UART_SetConfig+0x250>
 8004ace:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ad2:	d81b      	bhi.n	8004b0c <UART_SetConfig+0x258>
 8004ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ad8:	d00c      	beq.n	8004af4 <UART_SetConfig+0x240>
 8004ada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ade:	d815      	bhi.n	8004b0c <UART_SetConfig+0x258>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <UART_SetConfig+0x238>
 8004ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae8:	d008      	beq.n	8004afc <UART_SetConfig+0x248>
 8004aea:	e00f      	b.n	8004b0c <UART_SetConfig+0x258>
 8004aec:	2300      	movs	r3, #0
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004af2:	e052      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004af4:	2302      	movs	r3, #2
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004afa:	e04e      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004afc:	2304      	movs	r3, #4
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b02:	e04a      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b04:	2308      	movs	r3, #8
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0a:	e046      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b0c:	2310      	movs	r3, #16
 8004b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b12:	e042      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <UART_SetConfig+0x2c4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d13a      	bne.n	8004b94 <UART_SetConfig+0x2e0>
 8004b1e:	4b18      	ldr	r3, [pc, #96]	@ (8004b80 <UART_SetConfig+0x2cc>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b2c:	d01a      	beq.n	8004b64 <UART_SetConfig+0x2b0>
 8004b2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b32:	d81b      	bhi.n	8004b6c <UART_SetConfig+0x2b8>
 8004b34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b38:	d00c      	beq.n	8004b54 <UART_SetConfig+0x2a0>
 8004b3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b3e:	d815      	bhi.n	8004b6c <UART_SetConfig+0x2b8>
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d003      	beq.n	8004b4c <UART_SetConfig+0x298>
 8004b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b48:	d008      	beq.n	8004b5c <UART_SetConfig+0x2a8>
 8004b4a:	e00f      	b.n	8004b6c <UART_SetConfig+0x2b8>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b52:	e022      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b54:	2302      	movs	r3, #2
 8004b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b5a:	e01e      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b5c:	2304      	movs	r3, #4
 8004b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b62:	e01a      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b64:	2308      	movs	r3, #8
 8004b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b6a:	e016      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b6c:	2310      	movs	r3, #16
 8004b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b72:	e012      	b.n	8004b9a <UART_SetConfig+0x2e6>
 8004b74:	efff69f3 	.word	0xefff69f3
 8004b78:	40008000 	.word	0x40008000
 8004b7c:	40013800 	.word	0x40013800
 8004b80:	40021000 	.word	0x40021000
 8004b84:	40004400 	.word	0x40004400
 8004b88:	40004800 	.word	0x40004800
 8004b8c:	40004c00 	.word	0x40004c00
 8004b90:	40005000 	.word	0x40005000
 8004b94:	2310      	movs	r3, #16
 8004b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a9f      	ldr	r2, [pc, #636]	@ (8004e1c <UART_SetConfig+0x568>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d17a      	bne.n	8004c9a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ba4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d824      	bhi.n	8004bf6 <UART_SetConfig+0x342>
 8004bac:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb4 <UART_SetConfig+0x300>)
 8004bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb2:	bf00      	nop
 8004bb4:	08004bd9 	.word	0x08004bd9
 8004bb8:	08004bf7 	.word	0x08004bf7
 8004bbc:	08004be1 	.word	0x08004be1
 8004bc0:	08004bf7 	.word	0x08004bf7
 8004bc4:	08004be7 	.word	0x08004be7
 8004bc8:	08004bf7 	.word	0x08004bf7
 8004bcc:	08004bf7 	.word	0x08004bf7
 8004bd0:	08004bf7 	.word	0x08004bf7
 8004bd4:	08004bef 	.word	0x08004bef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bd8:	f7fe fcea 	bl	80035b0 <HAL_RCC_GetPCLK1Freq>
 8004bdc:	61f8      	str	r0, [r7, #28]
        break;
 8004bde:	e010      	b.n	8004c02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004be0:	4b8f      	ldr	r3, [pc, #572]	@ (8004e20 <UART_SetConfig+0x56c>)
 8004be2:	61fb      	str	r3, [r7, #28]
        break;
 8004be4:	e00d      	b.n	8004c02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004be6:	f7fe fc4b 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8004bea:	61f8      	str	r0, [r7, #28]
        break;
 8004bec:	e009      	b.n	8004c02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bf2:	61fb      	str	r3, [r7, #28]
        break;
 8004bf4:	e005      	b.n	8004c02 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c00:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 80fb 	beq.w	8004e00 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	69fa      	ldr	r2, [r7, #28]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d305      	bcc.n	8004c26 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c20:	69fa      	ldr	r2, [r7, #28]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d903      	bls.n	8004c2e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c2c:	e0e8      	b.n	8004e00 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	2200      	movs	r2, #0
 8004c32:	461c      	mov	r4, r3
 8004c34:	4615      	mov	r5, r2
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	022b      	lsls	r3, r5, #8
 8004c40:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c44:	0222      	lsls	r2, r4, #8
 8004c46:	68f9      	ldr	r1, [r7, #12]
 8004c48:	6849      	ldr	r1, [r1, #4]
 8004c4a:	0849      	lsrs	r1, r1, #1
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	4688      	mov	r8, r1
 8004c50:	4681      	mov	r9, r0
 8004c52:	eb12 0a08 	adds.w	sl, r2, r8
 8004c56:	eb43 0b09 	adc.w	fp, r3, r9
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	603b      	str	r3, [r7, #0]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c68:	4650      	mov	r0, sl
 8004c6a:	4659      	mov	r1, fp
 8004c6c:	f7fb fb18 	bl	80002a0 <__aeabi_uldivmod>
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	4613      	mov	r3, r2
 8004c76:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c7e:	d308      	bcc.n	8004c92 <UART_SetConfig+0x3de>
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c86:	d204      	bcs.n	8004c92 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	69ba      	ldr	r2, [r7, #24]
 8004c8e:	60da      	str	r2, [r3, #12]
 8004c90:	e0b6      	b.n	8004e00 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c98:	e0b2      	b.n	8004e00 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ca2:	d15e      	bne.n	8004d62 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004ca4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ca8:	2b08      	cmp	r3, #8
 8004caa:	d828      	bhi.n	8004cfe <UART_SetConfig+0x44a>
 8004cac:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb4 <UART_SetConfig+0x400>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004cd9 	.word	0x08004cd9
 8004cb8:	08004ce1 	.word	0x08004ce1
 8004cbc:	08004ce9 	.word	0x08004ce9
 8004cc0:	08004cff 	.word	0x08004cff
 8004cc4:	08004cef 	.word	0x08004cef
 8004cc8:	08004cff 	.word	0x08004cff
 8004ccc:	08004cff 	.word	0x08004cff
 8004cd0:	08004cff 	.word	0x08004cff
 8004cd4:	08004cf7 	.word	0x08004cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cd8:	f7fe fc6a 	bl	80035b0 <HAL_RCC_GetPCLK1Freq>
 8004cdc:	61f8      	str	r0, [r7, #28]
        break;
 8004cde:	e014      	b.n	8004d0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ce0:	f7fe fc7c 	bl	80035dc <HAL_RCC_GetPCLK2Freq>
 8004ce4:	61f8      	str	r0, [r7, #28]
        break;
 8004ce6:	e010      	b.n	8004d0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8004e20 <UART_SetConfig+0x56c>)
 8004cea:	61fb      	str	r3, [r7, #28]
        break;
 8004cec:	e00d      	b.n	8004d0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cee:	f7fe fbc7 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8004cf2:	61f8      	str	r0, [r7, #28]
        break;
 8004cf4:	e009      	b.n	8004d0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cfa:	61fb      	str	r3, [r7, #28]
        break;
 8004cfc:	e005      	b.n	8004d0a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d077      	beq.n	8004e00 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	005a      	lsls	r2, r3, #1
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	085b      	lsrs	r3, r3, #1
 8004d1a:	441a      	add	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	2b0f      	cmp	r3, #15
 8004d2a:	d916      	bls.n	8004d5a <UART_SetConfig+0x4a6>
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d32:	d212      	bcs.n	8004d5a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	f023 030f 	bic.w	r3, r3, #15
 8004d3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	085b      	lsrs	r3, r3, #1
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	8afb      	ldrh	r3, [r7, #22]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	8afa      	ldrh	r2, [r7, #22]
 8004d56:	60da      	str	r2, [r3, #12]
 8004d58:	e052      	b.n	8004e00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d60:	e04e      	b.n	8004e00 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d66:	2b08      	cmp	r3, #8
 8004d68:	d827      	bhi.n	8004dba <UART_SetConfig+0x506>
 8004d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d70 <UART_SetConfig+0x4bc>)
 8004d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d70:	08004d95 	.word	0x08004d95
 8004d74:	08004d9d 	.word	0x08004d9d
 8004d78:	08004da5 	.word	0x08004da5
 8004d7c:	08004dbb 	.word	0x08004dbb
 8004d80:	08004dab 	.word	0x08004dab
 8004d84:	08004dbb 	.word	0x08004dbb
 8004d88:	08004dbb 	.word	0x08004dbb
 8004d8c:	08004dbb 	.word	0x08004dbb
 8004d90:	08004db3 	.word	0x08004db3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d94:	f7fe fc0c 	bl	80035b0 <HAL_RCC_GetPCLK1Freq>
 8004d98:	61f8      	str	r0, [r7, #28]
        break;
 8004d9a:	e014      	b.n	8004dc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d9c:	f7fe fc1e 	bl	80035dc <HAL_RCC_GetPCLK2Freq>
 8004da0:	61f8      	str	r0, [r7, #28]
        break;
 8004da2:	e010      	b.n	8004dc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004da4:	4b1e      	ldr	r3, [pc, #120]	@ (8004e20 <UART_SetConfig+0x56c>)
 8004da6:	61fb      	str	r3, [r7, #28]
        break;
 8004da8:	e00d      	b.n	8004dc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004daa:	f7fe fb69 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8004dae:	61f8      	str	r0, [r7, #28]
        break;
 8004db0:	e009      	b.n	8004dc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004db6:	61fb      	str	r3, [r7, #28]
        break;
 8004db8:	e005      	b.n	8004dc6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004dc4:	bf00      	nop
    }

    if (pclk != 0U)
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d019      	beq.n	8004e00 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	085a      	lsrs	r2, r3, #1
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dde:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	2b0f      	cmp	r3, #15
 8004de4:	d909      	bls.n	8004dfa <UART_SetConfig+0x546>
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dec:	d205      	bcs.n	8004dfa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	60da      	str	r2, [r3, #12]
 8004df8:	e002      	b.n	8004e00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004e0c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3728      	adds	r7, #40	@ 0x28
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40008000 	.word	0x40008000
 8004e20:	00f42400 	.word	0x00f42400

08004e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00a      	beq.n	8004e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	f003 0304 	and.w	r3, r3, #4
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	f003 0320 	and.w	r3, r3, #32
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d01a      	beq.n	8004f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f22:	d10a      	bne.n	8004f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	605a      	str	r2, [r3, #4]
  }
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b098      	sub	sp, #96	@ 0x60
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f78:	f7fd f8be 	bl	80020f8 <HAL_GetTick>
 8004f7c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0308 	and.w	r3, r3, #8
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d12e      	bne.n	8004fea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f94:	2200      	movs	r2, #0
 8004f96:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f88c 	bl	80050b8 <UART_WaitOnFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d021      	beq.n	8004fea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fae:	e853 3f00 	ldrex	r3, [r3]
 8004fb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fc6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fcc:	e841 2300 	strex	r3, r2, [r1]
 8004fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1e6      	bne.n	8004fa6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e062      	b.n	80050b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d149      	bne.n	800508c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ff8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ffc:	9300      	str	r3, [sp, #0]
 8004ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005000:	2200      	movs	r2, #0
 8005002:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f856 	bl	80050b8 <UART_WaitOnFlagUntilTimeout>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d03c      	beq.n	800508c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501a:	e853 3f00 	ldrex	r3, [r3]
 800501e:	623b      	str	r3, [r7, #32]
   return(result);
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	461a      	mov	r2, r3
 800502e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005030:	633b      	str	r3, [r7, #48]	@ 0x30
 8005032:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005034:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005038:	e841 2300 	strex	r3, r2, [r1]
 800503c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800503e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1e6      	bne.n	8005012 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3308      	adds	r3, #8
 800504a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	60fb      	str	r3, [r7, #12]
   return(result);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0301 	bic.w	r3, r3, #1
 800505a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	3308      	adds	r3, #8
 8005062:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005064:	61fa      	str	r2, [r7, #28]
 8005066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	69b9      	ldr	r1, [r7, #24]
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	617b      	str	r3, [r7, #20]
   return(result);
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e5      	bne.n	8005044 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e011      	b.n	80050b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2220      	movs	r2, #32
 8005096:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3758      	adds	r7, #88	@ 0x58
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	4613      	mov	r3, r2
 80050c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050c8:	e04f      	b.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050d0:	d04b      	beq.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050d2:	f7fd f811 	bl	80020f8 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d302      	bcc.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e04e      	b.n	800518a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d037      	beq.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	2b80      	cmp	r3, #128	@ 0x80
 80050fe:	d034      	beq.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	2b40      	cmp	r3, #64	@ 0x40
 8005104:	d031      	beq.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b08      	cmp	r3, #8
 8005112:	d110      	bne.n	8005136 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2208      	movs	r2, #8
 800511a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800511c:	68f8      	ldr	r0, [r7, #12]
 800511e:	f000 f838 	bl	8005192 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2208      	movs	r2, #8
 8005126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e029      	b.n	800518a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005144:	d111      	bne.n	800516a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800514e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 f81e 	bl	8005192 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2220      	movs	r2, #32
 800515a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e00f      	b.n	800518a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69da      	ldr	r2, [r3, #28]
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	4013      	ands	r3, r2
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	429a      	cmp	r2, r3
 8005178:	bf0c      	ite	eq
 800517a:	2301      	moveq	r3, #1
 800517c:	2300      	movne	r3, #0
 800517e:	b2db      	uxtb	r3, r3
 8005180:	461a      	mov	r2, r3
 8005182:	79fb      	ldrb	r3, [r7, #7]
 8005184:	429a      	cmp	r2, r3
 8005186:	d0a0      	beq.n	80050ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005192:	b480      	push	{r7}
 8005194:	b095      	sub	sp, #84	@ 0x54
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051a2:	e853 3f00 	ldrex	r3, [r3]
 80051a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	461a      	mov	r2, r3
 80051b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80051ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051c0:	e841 2300 	strex	r3, r2, [r1]
 80051c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80051c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1e6      	bne.n	800519a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3308      	adds	r3, #8
 80051d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	61fb      	str	r3, [r7, #28]
   return(result);
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	f023 0301 	bic.w	r3, r3, #1
 80051e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3308      	adds	r3, #8
 80051ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e5      	bne.n	80051cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005204:	2b01      	cmp	r3, #1
 8005206:	d118      	bne.n	800523a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	60bb      	str	r3, [r7, #8]
   return(result);
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	f023 0310 	bic.w	r3, r3, #16
 800521c:	647b      	str	r3, [r7, #68]	@ 0x44
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	461a      	mov	r2, r3
 8005224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6979      	ldr	r1, [r7, #20]
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	e841 2300 	strex	r3, r2, [r1]
 8005232:	613b      	str	r3, [r7, #16]
   return(result);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1e6      	bne.n	8005208 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800524e:	bf00      	nop
 8005250:	3754      	adds	r7, #84	@ 0x54
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800525a:	b580      	push	{r7, lr}
 800525c:	b084      	sub	sp, #16
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005266:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f7ff fb05 	bl	8004888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800527e:	bf00      	nop
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b088      	sub	sp, #32
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	60bb      	str	r3, [r7, #8]
   return(result);
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	61bb      	str	r3, [r7, #24]
 80052ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b0:	6979      	ldr	r1, [r7, #20]
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	e841 2300 	strex	r3, r2, [r1]
 80052b8:	613b      	str	r3, [r7, #16]
   return(result);
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1e6      	bne.n	800528e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2220      	movs	r2, #32
 80052c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff fad1 	bl	8004874 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052d2:	bf00      	nop
 80052d4:	3720      	adds	r7, #32
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
	...

080052f0 <malloc>:
 80052f0:	4b02      	ldr	r3, [pc, #8]	@ (80052fc <malloc+0xc>)
 80052f2:	4601      	mov	r1, r0
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	f000 b82d 	b.w	8005354 <_malloc_r>
 80052fa:	bf00      	nop
 80052fc:	20000060 	.word	0x20000060

08005300 <free>:
 8005300:	4b02      	ldr	r3, [pc, #8]	@ (800530c <free+0xc>)
 8005302:	4601      	mov	r1, r0
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	f000 bb3b 	b.w	8005980 <_free_r>
 800530a:	bf00      	nop
 800530c:	20000060 	.word	0x20000060

08005310 <sbrk_aligned>:
 8005310:	b570      	push	{r4, r5, r6, lr}
 8005312:	4e0f      	ldr	r6, [pc, #60]	@ (8005350 <sbrk_aligned+0x40>)
 8005314:	460c      	mov	r4, r1
 8005316:	6831      	ldr	r1, [r6, #0]
 8005318:	4605      	mov	r5, r0
 800531a:	b911      	cbnz	r1, 8005322 <sbrk_aligned+0x12>
 800531c:	f000 fab4 	bl	8005888 <_sbrk_r>
 8005320:	6030      	str	r0, [r6, #0]
 8005322:	4621      	mov	r1, r4
 8005324:	4628      	mov	r0, r5
 8005326:	f000 faaf 	bl	8005888 <_sbrk_r>
 800532a:	1c43      	adds	r3, r0, #1
 800532c:	d103      	bne.n	8005336 <sbrk_aligned+0x26>
 800532e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005332:	4620      	mov	r0, r4
 8005334:	bd70      	pop	{r4, r5, r6, pc}
 8005336:	1cc4      	adds	r4, r0, #3
 8005338:	f024 0403 	bic.w	r4, r4, #3
 800533c:	42a0      	cmp	r0, r4
 800533e:	d0f8      	beq.n	8005332 <sbrk_aligned+0x22>
 8005340:	1a21      	subs	r1, r4, r0
 8005342:	4628      	mov	r0, r5
 8005344:	f000 faa0 	bl	8005888 <_sbrk_r>
 8005348:	3001      	adds	r0, #1
 800534a:	d1f2      	bne.n	8005332 <sbrk_aligned+0x22>
 800534c:	e7ef      	b.n	800532e <sbrk_aligned+0x1e>
 800534e:	bf00      	nop
 8005350:	20005a98 	.word	0x20005a98

08005354 <_malloc_r>:
 8005354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005358:	1ccd      	adds	r5, r1, #3
 800535a:	f025 0503 	bic.w	r5, r5, #3
 800535e:	3508      	adds	r5, #8
 8005360:	2d0c      	cmp	r5, #12
 8005362:	bf38      	it	cc
 8005364:	250c      	movcc	r5, #12
 8005366:	2d00      	cmp	r5, #0
 8005368:	4606      	mov	r6, r0
 800536a:	db01      	blt.n	8005370 <_malloc_r+0x1c>
 800536c:	42a9      	cmp	r1, r5
 800536e:	d904      	bls.n	800537a <_malloc_r+0x26>
 8005370:	230c      	movs	r3, #12
 8005372:	6033      	str	r3, [r6, #0]
 8005374:	2000      	movs	r0, #0
 8005376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800537a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005450 <_malloc_r+0xfc>
 800537e:	f000 f869 	bl	8005454 <__malloc_lock>
 8005382:	f8d8 3000 	ldr.w	r3, [r8]
 8005386:	461c      	mov	r4, r3
 8005388:	bb44      	cbnz	r4, 80053dc <_malloc_r+0x88>
 800538a:	4629      	mov	r1, r5
 800538c:	4630      	mov	r0, r6
 800538e:	f7ff ffbf 	bl	8005310 <sbrk_aligned>
 8005392:	1c43      	adds	r3, r0, #1
 8005394:	4604      	mov	r4, r0
 8005396:	d158      	bne.n	800544a <_malloc_r+0xf6>
 8005398:	f8d8 4000 	ldr.w	r4, [r8]
 800539c:	4627      	mov	r7, r4
 800539e:	2f00      	cmp	r7, #0
 80053a0:	d143      	bne.n	800542a <_malloc_r+0xd6>
 80053a2:	2c00      	cmp	r4, #0
 80053a4:	d04b      	beq.n	800543e <_malloc_r+0xea>
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	4639      	mov	r1, r7
 80053aa:	4630      	mov	r0, r6
 80053ac:	eb04 0903 	add.w	r9, r4, r3
 80053b0:	f000 fa6a 	bl	8005888 <_sbrk_r>
 80053b4:	4581      	cmp	r9, r0
 80053b6:	d142      	bne.n	800543e <_malloc_r+0xea>
 80053b8:	6821      	ldr	r1, [r4, #0]
 80053ba:	1a6d      	subs	r5, r5, r1
 80053bc:	4629      	mov	r1, r5
 80053be:	4630      	mov	r0, r6
 80053c0:	f7ff ffa6 	bl	8005310 <sbrk_aligned>
 80053c4:	3001      	adds	r0, #1
 80053c6:	d03a      	beq.n	800543e <_malloc_r+0xea>
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	442b      	add	r3, r5
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	f8d8 3000 	ldr.w	r3, [r8]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	bb62      	cbnz	r2, 8005430 <_malloc_r+0xdc>
 80053d6:	f8c8 7000 	str.w	r7, [r8]
 80053da:	e00f      	b.n	80053fc <_malloc_r+0xa8>
 80053dc:	6822      	ldr	r2, [r4, #0]
 80053de:	1b52      	subs	r2, r2, r5
 80053e0:	d420      	bmi.n	8005424 <_malloc_r+0xd0>
 80053e2:	2a0b      	cmp	r2, #11
 80053e4:	d917      	bls.n	8005416 <_malloc_r+0xc2>
 80053e6:	1961      	adds	r1, r4, r5
 80053e8:	42a3      	cmp	r3, r4
 80053ea:	6025      	str	r5, [r4, #0]
 80053ec:	bf18      	it	ne
 80053ee:	6059      	strne	r1, [r3, #4]
 80053f0:	6863      	ldr	r3, [r4, #4]
 80053f2:	bf08      	it	eq
 80053f4:	f8c8 1000 	streq.w	r1, [r8]
 80053f8:	5162      	str	r2, [r4, r5]
 80053fa:	604b      	str	r3, [r1, #4]
 80053fc:	4630      	mov	r0, r6
 80053fe:	f000 f82f 	bl	8005460 <__malloc_unlock>
 8005402:	f104 000b 	add.w	r0, r4, #11
 8005406:	1d23      	adds	r3, r4, #4
 8005408:	f020 0007 	bic.w	r0, r0, #7
 800540c:	1ac2      	subs	r2, r0, r3
 800540e:	bf1c      	itt	ne
 8005410:	1a1b      	subne	r3, r3, r0
 8005412:	50a3      	strne	r3, [r4, r2]
 8005414:	e7af      	b.n	8005376 <_malloc_r+0x22>
 8005416:	6862      	ldr	r2, [r4, #4]
 8005418:	42a3      	cmp	r3, r4
 800541a:	bf0c      	ite	eq
 800541c:	f8c8 2000 	streq.w	r2, [r8]
 8005420:	605a      	strne	r2, [r3, #4]
 8005422:	e7eb      	b.n	80053fc <_malloc_r+0xa8>
 8005424:	4623      	mov	r3, r4
 8005426:	6864      	ldr	r4, [r4, #4]
 8005428:	e7ae      	b.n	8005388 <_malloc_r+0x34>
 800542a:	463c      	mov	r4, r7
 800542c:	687f      	ldr	r7, [r7, #4]
 800542e:	e7b6      	b.n	800539e <_malloc_r+0x4a>
 8005430:	461a      	mov	r2, r3
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	42a3      	cmp	r3, r4
 8005436:	d1fb      	bne.n	8005430 <_malloc_r+0xdc>
 8005438:	2300      	movs	r3, #0
 800543a:	6053      	str	r3, [r2, #4]
 800543c:	e7de      	b.n	80053fc <_malloc_r+0xa8>
 800543e:	230c      	movs	r3, #12
 8005440:	6033      	str	r3, [r6, #0]
 8005442:	4630      	mov	r0, r6
 8005444:	f000 f80c 	bl	8005460 <__malloc_unlock>
 8005448:	e794      	b.n	8005374 <_malloc_r+0x20>
 800544a:	6005      	str	r5, [r0, #0]
 800544c:	e7d6      	b.n	80053fc <_malloc_r+0xa8>
 800544e:	bf00      	nop
 8005450:	20005a9c 	.word	0x20005a9c

08005454 <__malloc_lock>:
 8005454:	4801      	ldr	r0, [pc, #4]	@ (800545c <__malloc_lock+0x8>)
 8005456:	f000 ba64 	b.w	8005922 <__retarget_lock_acquire_recursive>
 800545a:	bf00      	nop
 800545c:	20005be0 	.word	0x20005be0

08005460 <__malloc_unlock>:
 8005460:	4801      	ldr	r0, [pc, #4]	@ (8005468 <__malloc_unlock+0x8>)
 8005462:	f000 ba5f 	b.w	8005924 <__retarget_lock_release_recursive>
 8005466:	bf00      	nop
 8005468:	20005be0 	.word	0x20005be0

0800546c <std>:
 800546c:	2300      	movs	r3, #0
 800546e:	b510      	push	{r4, lr}
 8005470:	4604      	mov	r4, r0
 8005472:	e9c0 3300 	strd	r3, r3, [r0]
 8005476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800547a:	6083      	str	r3, [r0, #8]
 800547c:	8181      	strh	r1, [r0, #12]
 800547e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005480:	81c2      	strh	r2, [r0, #14]
 8005482:	6183      	str	r3, [r0, #24]
 8005484:	4619      	mov	r1, r3
 8005486:	2208      	movs	r2, #8
 8005488:	305c      	adds	r0, #92	@ 0x5c
 800548a:	f000 f92a 	bl	80056e2 <memset>
 800548e:	4b0d      	ldr	r3, [pc, #52]	@ (80054c4 <std+0x58>)
 8005490:	6263      	str	r3, [r4, #36]	@ 0x24
 8005492:	4b0d      	ldr	r3, [pc, #52]	@ (80054c8 <std+0x5c>)
 8005494:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005496:	4b0d      	ldr	r3, [pc, #52]	@ (80054cc <std+0x60>)
 8005498:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800549a:	4b0d      	ldr	r3, [pc, #52]	@ (80054d0 <std+0x64>)
 800549c:	6323      	str	r3, [r4, #48]	@ 0x30
 800549e:	4b0d      	ldr	r3, [pc, #52]	@ (80054d4 <std+0x68>)
 80054a0:	6224      	str	r4, [r4, #32]
 80054a2:	429c      	cmp	r4, r3
 80054a4:	d006      	beq.n	80054b4 <std+0x48>
 80054a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80054aa:	4294      	cmp	r4, r2
 80054ac:	d002      	beq.n	80054b4 <std+0x48>
 80054ae:	33d0      	adds	r3, #208	@ 0xd0
 80054b0:	429c      	cmp	r4, r3
 80054b2:	d105      	bne.n	80054c0 <std+0x54>
 80054b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80054b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054bc:	f000 ba30 	b.w	8005920 <__retarget_lock_init_recursive>
 80054c0:	bd10      	pop	{r4, pc}
 80054c2:	bf00      	nop
 80054c4:	0800565d 	.word	0x0800565d
 80054c8:	0800567f 	.word	0x0800567f
 80054cc:	080056b7 	.word	0x080056b7
 80054d0:	080056db 	.word	0x080056db
 80054d4:	20005aa0 	.word	0x20005aa0

080054d8 <stdio_exit_handler>:
 80054d8:	4a02      	ldr	r2, [pc, #8]	@ (80054e4 <stdio_exit_handler+0xc>)
 80054da:	4903      	ldr	r1, [pc, #12]	@ (80054e8 <stdio_exit_handler+0x10>)
 80054dc:	4803      	ldr	r0, [pc, #12]	@ (80054ec <stdio_exit_handler+0x14>)
 80054de:	f000 b869 	b.w	80055b4 <_fwalk_sglue>
 80054e2:	bf00      	nop
 80054e4:	20000054 	.word	0x20000054
 80054e8:	080060e5 	.word	0x080060e5
 80054ec:	20000064 	.word	0x20000064

080054f0 <cleanup_stdio>:
 80054f0:	6841      	ldr	r1, [r0, #4]
 80054f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005524 <cleanup_stdio+0x34>)
 80054f4:	4299      	cmp	r1, r3
 80054f6:	b510      	push	{r4, lr}
 80054f8:	4604      	mov	r4, r0
 80054fa:	d001      	beq.n	8005500 <cleanup_stdio+0x10>
 80054fc:	f000 fdf2 	bl	80060e4 <_fflush_r>
 8005500:	68a1      	ldr	r1, [r4, #8]
 8005502:	4b09      	ldr	r3, [pc, #36]	@ (8005528 <cleanup_stdio+0x38>)
 8005504:	4299      	cmp	r1, r3
 8005506:	d002      	beq.n	800550e <cleanup_stdio+0x1e>
 8005508:	4620      	mov	r0, r4
 800550a:	f000 fdeb 	bl	80060e4 <_fflush_r>
 800550e:	68e1      	ldr	r1, [r4, #12]
 8005510:	4b06      	ldr	r3, [pc, #24]	@ (800552c <cleanup_stdio+0x3c>)
 8005512:	4299      	cmp	r1, r3
 8005514:	d004      	beq.n	8005520 <cleanup_stdio+0x30>
 8005516:	4620      	mov	r0, r4
 8005518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800551c:	f000 bde2 	b.w	80060e4 <_fflush_r>
 8005520:	bd10      	pop	{r4, pc}
 8005522:	bf00      	nop
 8005524:	20005aa0 	.word	0x20005aa0
 8005528:	20005b08 	.word	0x20005b08
 800552c:	20005b70 	.word	0x20005b70

08005530 <global_stdio_init.part.0>:
 8005530:	b510      	push	{r4, lr}
 8005532:	4b0b      	ldr	r3, [pc, #44]	@ (8005560 <global_stdio_init.part.0+0x30>)
 8005534:	4c0b      	ldr	r4, [pc, #44]	@ (8005564 <global_stdio_init.part.0+0x34>)
 8005536:	4a0c      	ldr	r2, [pc, #48]	@ (8005568 <global_stdio_init.part.0+0x38>)
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	4620      	mov	r0, r4
 800553c:	2200      	movs	r2, #0
 800553e:	2104      	movs	r1, #4
 8005540:	f7ff ff94 	bl	800546c <std>
 8005544:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005548:	2201      	movs	r2, #1
 800554a:	2109      	movs	r1, #9
 800554c:	f7ff ff8e 	bl	800546c <std>
 8005550:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005554:	2202      	movs	r2, #2
 8005556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800555a:	2112      	movs	r1, #18
 800555c:	f7ff bf86 	b.w	800546c <std>
 8005560:	20005bd8 	.word	0x20005bd8
 8005564:	20005aa0 	.word	0x20005aa0
 8005568:	080054d9 	.word	0x080054d9

0800556c <__sfp_lock_acquire>:
 800556c:	4801      	ldr	r0, [pc, #4]	@ (8005574 <__sfp_lock_acquire+0x8>)
 800556e:	f000 b9d8 	b.w	8005922 <__retarget_lock_acquire_recursive>
 8005572:	bf00      	nop
 8005574:	20005be1 	.word	0x20005be1

08005578 <__sfp_lock_release>:
 8005578:	4801      	ldr	r0, [pc, #4]	@ (8005580 <__sfp_lock_release+0x8>)
 800557a:	f000 b9d3 	b.w	8005924 <__retarget_lock_release_recursive>
 800557e:	bf00      	nop
 8005580:	20005be1 	.word	0x20005be1

08005584 <__sinit>:
 8005584:	b510      	push	{r4, lr}
 8005586:	4604      	mov	r4, r0
 8005588:	f7ff fff0 	bl	800556c <__sfp_lock_acquire>
 800558c:	6a23      	ldr	r3, [r4, #32]
 800558e:	b11b      	cbz	r3, 8005598 <__sinit+0x14>
 8005590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005594:	f7ff bff0 	b.w	8005578 <__sfp_lock_release>
 8005598:	4b04      	ldr	r3, [pc, #16]	@ (80055ac <__sinit+0x28>)
 800559a:	6223      	str	r3, [r4, #32]
 800559c:	4b04      	ldr	r3, [pc, #16]	@ (80055b0 <__sinit+0x2c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1f5      	bne.n	8005590 <__sinit+0xc>
 80055a4:	f7ff ffc4 	bl	8005530 <global_stdio_init.part.0>
 80055a8:	e7f2      	b.n	8005590 <__sinit+0xc>
 80055aa:	bf00      	nop
 80055ac:	080054f1 	.word	0x080054f1
 80055b0:	20005bd8 	.word	0x20005bd8

080055b4 <_fwalk_sglue>:
 80055b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055b8:	4607      	mov	r7, r0
 80055ba:	4688      	mov	r8, r1
 80055bc:	4614      	mov	r4, r2
 80055be:	2600      	movs	r6, #0
 80055c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055c4:	f1b9 0901 	subs.w	r9, r9, #1
 80055c8:	d505      	bpl.n	80055d6 <_fwalk_sglue+0x22>
 80055ca:	6824      	ldr	r4, [r4, #0]
 80055cc:	2c00      	cmp	r4, #0
 80055ce:	d1f7      	bne.n	80055c0 <_fwalk_sglue+0xc>
 80055d0:	4630      	mov	r0, r6
 80055d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055d6:	89ab      	ldrh	r3, [r5, #12]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d907      	bls.n	80055ec <_fwalk_sglue+0x38>
 80055dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055e0:	3301      	adds	r3, #1
 80055e2:	d003      	beq.n	80055ec <_fwalk_sglue+0x38>
 80055e4:	4629      	mov	r1, r5
 80055e6:	4638      	mov	r0, r7
 80055e8:	47c0      	blx	r8
 80055ea:	4306      	orrs	r6, r0
 80055ec:	3568      	adds	r5, #104	@ 0x68
 80055ee:	e7e9      	b.n	80055c4 <_fwalk_sglue+0x10>

080055f0 <sniprintf>:
 80055f0:	b40c      	push	{r2, r3}
 80055f2:	b530      	push	{r4, r5, lr}
 80055f4:	4b18      	ldr	r3, [pc, #96]	@ (8005658 <sniprintf+0x68>)
 80055f6:	1e0c      	subs	r4, r1, #0
 80055f8:	681d      	ldr	r5, [r3, #0]
 80055fa:	b09d      	sub	sp, #116	@ 0x74
 80055fc:	da08      	bge.n	8005610 <sniprintf+0x20>
 80055fe:	238b      	movs	r3, #139	@ 0x8b
 8005600:	602b      	str	r3, [r5, #0]
 8005602:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005606:	b01d      	add	sp, #116	@ 0x74
 8005608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800560c:	b002      	add	sp, #8
 800560e:	4770      	bx	lr
 8005610:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005614:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005618:	f04f 0300 	mov.w	r3, #0
 800561c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800561e:	bf14      	ite	ne
 8005620:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005624:	4623      	moveq	r3, r4
 8005626:	9304      	str	r3, [sp, #16]
 8005628:	9307      	str	r3, [sp, #28]
 800562a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800562e:	9002      	str	r0, [sp, #8]
 8005630:	9006      	str	r0, [sp, #24]
 8005632:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005636:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005638:	ab21      	add	r3, sp, #132	@ 0x84
 800563a:	a902      	add	r1, sp, #8
 800563c:	4628      	mov	r0, r5
 800563e:	9301      	str	r3, [sp, #4]
 8005640:	f000 fa44 	bl	8005acc <_svfiprintf_r>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	bfbc      	itt	lt
 8005648:	238b      	movlt	r3, #139	@ 0x8b
 800564a:	602b      	strlt	r3, [r5, #0]
 800564c:	2c00      	cmp	r4, #0
 800564e:	d0da      	beq.n	8005606 <sniprintf+0x16>
 8005650:	9b02      	ldr	r3, [sp, #8]
 8005652:	2200      	movs	r2, #0
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	e7d6      	b.n	8005606 <sniprintf+0x16>
 8005658:	20000060 	.word	0x20000060

0800565c <__sread>:
 800565c:	b510      	push	{r4, lr}
 800565e:	460c      	mov	r4, r1
 8005660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005664:	f000 f8fe 	bl	8005864 <_read_r>
 8005668:	2800      	cmp	r0, #0
 800566a:	bfab      	itete	ge
 800566c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800566e:	89a3      	ldrhlt	r3, [r4, #12]
 8005670:	181b      	addge	r3, r3, r0
 8005672:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005676:	bfac      	ite	ge
 8005678:	6563      	strge	r3, [r4, #84]	@ 0x54
 800567a:	81a3      	strhlt	r3, [r4, #12]
 800567c:	bd10      	pop	{r4, pc}

0800567e <__swrite>:
 800567e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005682:	461f      	mov	r7, r3
 8005684:	898b      	ldrh	r3, [r1, #12]
 8005686:	05db      	lsls	r3, r3, #23
 8005688:	4605      	mov	r5, r0
 800568a:	460c      	mov	r4, r1
 800568c:	4616      	mov	r6, r2
 800568e:	d505      	bpl.n	800569c <__swrite+0x1e>
 8005690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005694:	2302      	movs	r3, #2
 8005696:	2200      	movs	r2, #0
 8005698:	f000 f8d2 	bl	8005840 <_lseek_r>
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056a6:	81a3      	strh	r3, [r4, #12]
 80056a8:	4632      	mov	r2, r6
 80056aa:	463b      	mov	r3, r7
 80056ac:	4628      	mov	r0, r5
 80056ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056b2:	f000 b8f9 	b.w	80058a8 <_write_r>

080056b6 <__sseek>:
 80056b6:	b510      	push	{r4, lr}
 80056b8:	460c      	mov	r4, r1
 80056ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056be:	f000 f8bf 	bl	8005840 <_lseek_r>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	89a3      	ldrh	r3, [r4, #12]
 80056c6:	bf15      	itete	ne
 80056c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056d2:	81a3      	strheq	r3, [r4, #12]
 80056d4:	bf18      	it	ne
 80056d6:	81a3      	strhne	r3, [r4, #12]
 80056d8:	bd10      	pop	{r4, pc}

080056da <__sclose>:
 80056da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056de:	f000 b89f 	b.w	8005820 <_close_r>

080056e2 <memset>:
 80056e2:	4402      	add	r2, r0
 80056e4:	4603      	mov	r3, r0
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d100      	bne.n	80056ec <memset+0xa>
 80056ea:	4770      	bx	lr
 80056ec:	f803 1b01 	strb.w	r1, [r3], #1
 80056f0:	e7f9      	b.n	80056e6 <memset+0x4>

080056f2 <strncmp>:
 80056f2:	b510      	push	{r4, lr}
 80056f4:	b16a      	cbz	r2, 8005712 <strncmp+0x20>
 80056f6:	3901      	subs	r1, #1
 80056f8:	1884      	adds	r4, r0, r2
 80056fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056fe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005702:	429a      	cmp	r2, r3
 8005704:	d103      	bne.n	800570e <strncmp+0x1c>
 8005706:	42a0      	cmp	r0, r4
 8005708:	d001      	beq.n	800570e <strncmp+0x1c>
 800570a:	2a00      	cmp	r2, #0
 800570c:	d1f5      	bne.n	80056fa <strncmp+0x8>
 800570e:	1ad0      	subs	r0, r2, r3
 8005710:	bd10      	pop	{r4, pc}
 8005712:	4610      	mov	r0, r2
 8005714:	e7fc      	b.n	8005710 <strncmp+0x1e>

08005716 <strncpy>:
 8005716:	b510      	push	{r4, lr}
 8005718:	3901      	subs	r1, #1
 800571a:	4603      	mov	r3, r0
 800571c:	b132      	cbz	r2, 800572c <strncpy+0x16>
 800571e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005722:	f803 4b01 	strb.w	r4, [r3], #1
 8005726:	3a01      	subs	r2, #1
 8005728:	2c00      	cmp	r4, #0
 800572a:	d1f7      	bne.n	800571c <strncpy+0x6>
 800572c:	441a      	add	r2, r3
 800572e:	2100      	movs	r1, #0
 8005730:	4293      	cmp	r3, r2
 8005732:	d100      	bne.n	8005736 <strncpy+0x20>
 8005734:	bd10      	pop	{r4, pc}
 8005736:	f803 1b01 	strb.w	r1, [r3], #1
 800573a:	e7f9      	b.n	8005730 <strncpy+0x1a>

0800573c <strrchr>:
 800573c:	b538      	push	{r3, r4, r5, lr}
 800573e:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8005742:	4603      	mov	r3, r0
 8005744:	d10e      	bne.n	8005764 <strrchr+0x28>
 8005746:	4621      	mov	r1, r4
 8005748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800574c:	f000 bd1e 	b.w	800618c <strchr>
 8005750:	1c43      	adds	r3, r0, #1
 8005752:	4605      	mov	r5, r0
 8005754:	4621      	mov	r1, r4
 8005756:	4618      	mov	r0, r3
 8005758:	f000 fd18 	bl	800618c <strchr>
 800575c:	2800      	cmp	r0, #0
 800575e:	d1f7      	bne.n	8005750 <strrchr+0x14>
 8005760:	4628      	mov	r0, r5
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	2500      	movs	r5, #0
 8005766:	e7f5      	b.n	8005754 <strrchr+0x18>

08005768 <strtok>:
 8005768:	4b16      	ldr	r3, [pc, #88]	@ (80057c4 <strtok+0x5c>)
 800576a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800576e:	681f      	ldr	r7, [r3, #0]
 8005770:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005772:	4605      	mov	r5, r0
 8005774:	460e      	mov	r6, r1
 8005776:	b9ec      	cbnz	r4, 80057b4 <strtok+0x4c>
 8005778:	2050      	movs	r0, #80	@ 0x50
 800577a:	f7ff fdb9 	bl	80052f0 <malloc>
 800577e:	4602      	mov	r2, r0
 8005780:	6478      	str	r0, [r7, #68]	@ 0x44
 8005782:	b920      	cbnz	r0, 800578e <strtok+0x26>
 8005784:	4b10      	ldr	r3, [pc, #64]	@ (80057c8 <strtok+0x60>)
 8005786:	4811      	ldr	r0, [pc, #68]	@ (80057cc <strtok+0x64>)
 8005788:	215b      	movs	r1, #91	@ 0x5b
 800578a:	f000 f8db 	bl	8005944 <__assert_func>
 800578e:	e9c0 4400 	strd	r4, r4, [r0]
 8005792:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005796:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800579a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800579e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80057a2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80057a6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80057aa:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80057ae:	6184      	str	r4, [r0, #24]
 80057b0:	7704      	strb	r4, [r0, #28]
 80057b2:	6244      	str	r4, [r0, #36]	@ 0x24
 80057b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057b6:	4631      	mov	r1, r6
 80057b8:	4628      	mov	r0, r5
 80057ba:	2301      	movs	r3, #1
 80057bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057c0:	f000 b806 	b.w	80057d0 <__strtok_r>
 80057c4:	20000060 	.word	0x20000060
 80057c8:	08006ba4 	.word	0x08006ba4
 80057cc:	08006bbb 	.word	0x08006bbb

080057d0 <__strtok_r>:
 80057d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057d2:	4604      	mov	r4, r0
 80057d4:	b908      	cbnz	r0, 80057da <__strtok_r+0xa>
 80057d6:	6814      	ldr	r4, [r2, #0]
 80057d8:	b144      	cbz	r4, 80057ec <__strtok_r+0x1c>
 80057da:	4620      	mov	r0, r4
 80057dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80057e0:	460f      	mov	r7, r1
 80057e2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80057e6:	b91e      	cbnz	r6, 80057f0 <__strtok_r+0x20>
 80057e8:	b965      	cbnz	r5, 8005804 <__strtok_r+0x34>
 80057ea:	6015      	str	r5, [r2, #0]
 80057ec:	2000      	movs	r0, #0
 80057ee:	e005      	b.n	80057fc <__strtok_r+0x2c>
 80057f0:	42b5      	cmp	r5, r6
 80057f2:	d1f6      	bne.n	80057e2 <__strtok_r+0x12>
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1f0      	bne.n	80057da <__strtok_r+0xa>
 80057f8:	6014      	str	r4, [r2, #0]
 80057fa:	7003      	strb	r3, [r0, #0]
 80057fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057fe:	461c      	mov	r4, r3
 8005800:	e00c      	b.n	800581c <__strtok_r+0x4c>
 8005802:	b91d      	cbnz	r5, 800580c <__strtok_r+0x3c>
 8005804:	4627      	mov	r7, r4
 8005806:	f814 3b01 	ldrb.w	r3, [r4], #1
 800580a:	460e      	mov	r6, r1
 800580c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005810:	42ab      	cmp	r3, r5
 8005812:	d1f6      	bne.n	8005802 <__strtok_r+0x32>
 8005814:	2b00      	cmp	r3, #0
 8005816:	d0f2      	beq.n	80057fe <__strtok_r+0x2e>
 8005818:	2300      	movs	r3, #0
 800581a:	703b      	strb	r3, [r7, #0]
 800581c:	6014      	str	r4, [r2, #0]
 800581e:	e7ed      	b.n	80057fc <__strtok_r+0x2c>

08005820 <_close_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	4d06      	ldr	r5, [pc, #24]	@ (800583c <_close_r+0x1c>)
 8005824:	2300      	movs	r3, #0
 8005826:	4604      	mov	r4, r0
 8005828:	4608      	mov	r0, r1
 800582a:	602b      	str	r3, [r5, #0]
 800582c:	f7fc fb56 	bl	8001edc <_close>
 8005830:	1c43      	adds	r3, r0, #1
 8005832:	d102      	bne.n	800583a <_close_r+0x1a>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	b103      	cbz	r3, 800583a <_close_r+0x1a>
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	bd38      	pop	{r3, r4, r5, pc}
 800583c:	20005bdc 	.word	0x20005bdc

08005840 <_lseek_r>:
 8005840:	b538      	push	{r3, r4, r5, lr}
 8005842:	4d07      	ldr	r5, [pc, #28]	@ (8005860 <_lseek_r+0x20>)
 8005844:	4604      	mov	r4, r0
 8005846:	4608      	mov	r0, r1
 8005848:	4611      	mov	r1, r2
 800584a:	2200      	movs	r2, #0
 800584c:	602a      	str	r2, [r5, #0]
 800584e:	461a      	mov	r2, r3
 8005850:	f7fc fb6b 	bl	8001f2a <_lseek>
 8005854:	1c43      	adds	r3, r0, #1
 8005856:	d102      	bne.n	800585e <_lseek_r+0x1e>
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	b103      	cbz	r3, 800585e <_lseek_r+0x1e>
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	bd38      	pop	{r3, r4, r5, pc}
 8005860:	20005bdc 	.word	0x20005bdc

08005864 <_read_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	4d07      	ldr	r5, [pc, #28]	@ (8005884 <_read_r+0x20>)
 8005868:	4604      	mov	r4, r0
 800586a:	4608      	mov	r0, r1
 800586c:	4611      	mov	r1, r2
 800586e:	2200      	movs	r2, #0
 8005870:	602a      	str	r2, [r5, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	f7fc faf9 	bl	8001e6a <_read>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d102      	bne.n	8005882 <_read_r+0x1e>
 800587c:	682b      	ldr	r3, [r5, #0]
 800587e:	b103      	cbz	r3, 8005882 <_read_r+0x1e>
 8005880:	6023      	str	r3, [r4, #0]
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	20005bdc 	.word	0x20005bdc

08005888 <_sbrk_r>:
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	4d06      	ldr	r5, [pc, #24]	@ (80058a4 <_sbrk_r+0x1c>)
 800588c:	2300      	movs	r3, #0
 800588e:	4604      	mov	r4, r0
 8005890:	4608      	mov	r0, r1
 8005892:	602b      	str	r3, [r5, #0]
 8005894:	f7fc fb56 	bl	8001f44 <_sbrk>
 8005898:	1c43      	adds	r3, r0, #1
 800589a:	d102      	bne.n	80058a2 <_sbrk_r+0x1a>
 800589c:	682b      	ldr	r3, [r5, #0]
 800589e:	b103      	cbz	r3, 80058a2 <_sbrk_r+0x1a>
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	bd38      	pop	{r3, r4, r5, pc}
 80058a4:	20005bdc 	.word	0x20005bdc

080058a8 <_write_r>:
 80058a8:	b538      	push	{r3, r4, r5, lr}
 80058aa:	4d07      	ldr	r5, [pc, #28]	@ (80058c8 <_write_r+0x20>)
 80058ac:	4604      	mov	r4, r0
 80058ae:	4608      	mov	r0, r1
 80058b0:	4611      	mov	r1, r2
 80058b2:	2200      	movs	r2, #0
 80058b4:	602a      	str	r2, [r5, #0]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f7fc faf4 	bl	8001ea4 <_write>
 80058bc:	1c43      	adds	r3, r0, #1
 80058be:	d102      	bne.n	80058c6 <_write_r+0x1e>
 80058c0:	682b      	ldr	r3, [r5, #0]
 80058c2:	b103      	cbz	r3, 80058c6 <_write_r+0x1e>
 80058c4:	6023      	str	r3, [r4, #0]
 80058c6:	bd38      	pop	{r3, r4, r5, pc}
 80058c8:	20005bdc 	.word	0x20005bdc

080058cc <__errno>:
 80058cc:	4b01      	ldr	r3, [pc, #4]	@ (80058d4 <__errno+0x8>)
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	20000060 	.word	0x20000060

080058d8 <__libc_init_array>:
 80058d8:	b570      	push	{r4, r5, r6, lr}
 80058da:	4d0d      	ldr	r5, [pc, #52]	@ (8005910 <__libc_init_array+0x38>)
 80058dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005914 <__libc_init_array+0x3c>)
 80058de:	1b64      	subs	r4, r4, r5
 80058e0:	10a4      	asrs	r4, r4, #2
 80058e2:	2600      	movs	r6, #0
 80058e4:	42a6      	cmp	r6, r4
 80058e6:	d109      	bne.n	80058fc <__libc_init_array+0x24>
 80058e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005918 <__libc_init_array+0x40>)
 80058ea:	4c0c      	ldr	r4, [pc, #48]	@ (800591c <__libc_init_array+0x44>)
 80058ec:	f000 ff36 	bl	800675c <_init>
 80058f0:	1b64      	subs	r4, r4, r5
 80058f2:	10a4      	asrs	r4, r4, #2
 80058f4:	2600      	movs	r6, #0
 80058f6:	42a6      	cmp	r6, r4
 80058f8:	d105      	bne.n	8005906 <__libc_init_array+0x2e>
 80058fa:	bd70      	pop	{r4, r5, r6, pc}
 80058fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005900:	4798      	blx	r3
 8005902:	3601      	adds	r6, #1
 8005904:	e7ee      	b.n	80058e4 <__libc_init_array+0xc>
 8005906:	f855 3b04 	ldr.w	r3, [r5], #4
 800590a:	4798      	blx	r3
 800590c:	3601      	adds	r6, #1
 800590e:	e7f2      	b.n	80058f6 <__libc_init_array+0x1e>
 8005910:	08006c8c 	.word	0x08006c8c
 8005914:	08006c8c 	.word	0x08006c8c
 8005918:	08006c8c 	.word	0x08006c8c
 800591c:	08006c90 	.word	0x08006c90

08005920 <__retarget_lock_init_recursive>:
 8005920:	4770      	bx	lr

08005922 <__retarget_lock_acquire_recursive>:
 8005922:	4770      	bx	lr

08005924 <__retarget_lock_release_recursive>:
 8005924:	4770      	bx	lr

08005926 <memcpy>:
 8005926:	440a      	add	r2, r1
 8005928:	4291      	cmp	r1, r2
 800592a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800592e:	d100      	bne.n	8005932 <memcpy+0xc>
 8005930:	4770      	bx	lr
 8005932:	b510      	push	{r4, lr}
 8005934:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005938:	f803 4f01 	strb.w	r4, [r3, #1]!
 800593c:	4291      	cmp	r1, r2
 800593e:	d1f9      	bne.n	8005934 <memcpy+0xe>
 8005940:	bd10      	pop	{r4, pc}
	...

08005944 <__assert_func>:
 8005944:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005946:	4614      	mov	r4, r2
 8005948:	461a      	mov	r2, r3
 800594a:	4b09      	ldr	r3, [pc, #36]	@ (8005970 <__assert_func+0x2c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4605      	mov	r5, r0
 8005950:	68d8      	ldr	r0, [r3, #12]
 8005952:	b14c      	cbz	r4, 8005968 <__assert_func+0x24>
 8005954:	4b07      	ldr	r3, [pc, #28]	@ (8005974 <__assert_func+0x30>)
 8005956:	9100      	str	r1, [sp, #0]
 8005958:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800595c:	4906      	ldr	r1, [pc, #24]	@ (8005978 <__assert_func+0x34>)
 800595e:	462b      	mov	r3, r5
 8005960:	f000 fbe8 	bl	8006134 <fiprintf>
 8005964:	f000 fc1f 	bl	80061a6 <abort>
 8005968:	4b04      	ldr	r3, [pc, #16]	@ (800597c <__assert_func+0x38>)
 800596a:	461c      	mov	r4, r3
 800596c:	e7f3      	b.n	8005956 <__assert_func+0x12>
 800596e:	bf00      	nop
 8005970:	20000060 	.word	0x20000060
 8005974:	08006c15 	.word	0x08006c15
 8005978:	08006c22 	.word	0x08006c22
 800597c:	08006c50 	.word	0x08006c50

08005980 <_free_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	4605      	mov	r5, r0
 8005984:	2900      	cmp	r1, #0
 8005986:	d041      	beq.n	8005a0c <_free_r+0x8c>
 8005988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800598c:	1f0c      	subs	r4, r1, #4
 800598e:	2b00      	cmp	r3, #0
 8005990:	bfb8      	it	lt
 8005992:	18e4      	addlt	r4, r4, r3
 8005994:	f7ff fd5e 	bl	8005454 <__malloc_lock>
 8005998:	4a1d      	ldr	r2, [pc, #116]	@ (8005a10 <_free_r+0x90>)
 800599a:	6813      	ldr	r3, [r2, #0]
 800599c:	b933      	cbnz	r3, 80059ac <_free_r+0x2c>
 800599e:	6063      	str	r3, [r4, #4]
 80059a0:	6014      	str	r4, [r2, #0]
 80059a2:	4628      	mov	r0, r5
 80059a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059a8:	f7ff bd5a 	b.w	8005460 <__malloc_unlock>
 80059ac:	42a3      	cmp	r3, r4
 80059ae:	d908      	bls.n	80059c2 <_free_r+0x42>
 80059b0:	6820      	ldr	r0, [r4, #0]
 80059b2:	1821      	adds	r1, r4, r0
 80059b4:	428b      	cmp	r3, r1
 80059b6:	bf01      	itttt	eq
 80059b8:	6819      	ldreq	r1, [r3, #0]
 80059ba:	685b      	ldreq	r3, [r3, #4]
 80059bc:	1809      	addeq	r1, r1, r0
 80059be:	6021      	streq	r1, [r4, #0]
 80059c0:	e7ed      	b.n	800599e <_free_r+0x1e>
 80059c2:	461a      	mov	r2, r3
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	b10b      	cbz	r3, 80059cc <_free_r+0x4c>
 80059c8:	42a3      	cmp	r3, r4
 80059ca:	d9fa      	bls.n	80059c2 <_free_r+0x42>
 80059cc:	6811      	ldr	r1, [r2, #0]
 80059ce:	1850      	adds	r0, r2, r1
 80059d0:	42a0      	cmp	r0, r4
 80059d2:	d10b      	bne.n	80059ec <_free_r+0x6c>
 80059d4:	6820      	ldr	r0, [r4, #0]
 80059d6:	4401      	add	r1, r0
 80059d8:	1850      	adds	r0, r2, r1
 80059da:	4283      	cmp	r3, r0
 80059dc:	6011      	str	r1, [r2, #0]
 80059de:	d1e0      	bne.n	80059a2 <_free_r+0x22>
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	6053      	str	r3, [r2, #4]
 80059e6:	4408      	add	r0, r1
 80059e8:	6010      	str	r0, [r2, #0]
 80059ea:	e7da      	b.n	80059a2 <_free_r+0x22>
 80059ec:	d902      	bls.n	80059f4 <_free_r+0x74>
 80059ee:	230c      	movs	r3, #12
 80059f0:	602b      	str	r3, [r5, #0]
 80059f2:	e7d6      	b.n	80059a2 <_free_r+0x22>
 80059f4:	6820      	ldr	r0, [r4, #0]
 80059f6:	1821      	adds	r1, r4, r0
 80059f8:	428b      	cmp	r3, r1
 80059fa:	bf04      	itt	eq
 80059fc:	6819      	ldreq	r1, [r3, #0]
 80059fe:	685b      	ldreq	r3, [r3, #4]
 8005a00:	6063      	str	r3, [r4, #4]
 8005a02:	bf04      	itt	eq
 8005a04:	1809      	addeq	r1, r1, r0
 8005a06:	6021      	streq	r1, [r4, #0]
 8005a08:	6054      	str	r4, [r2, #4]
 8005a0a:	e7ca      	b.n	80059a2 <_free_r+0x22>
 8005a0c:	bd38      	pop	{r3, r4, r5, pc}
 8005a0e:	bf00      	nop
 8005a10:	20005a9c 	.word	0x20005a9c

08005a14 <__ssputs_r>:
 8005a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a18:	688e      	ldr	r6, [r1, #8]
 8005a1a:	461f      	mov	r7, r3
 8005a1c:	42be      	cmp	r6, r7
 8005a1e:	680b      	ldr	r3, [r1, #0]
 8005a20:	4682      	mov	sl, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	4690      	mov	r8, r2
 8005a26:	d82d      	bhi.n	8005a84 <__ssputs_r+0x70>
 8005a28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a30:	d026      	beq.n	8005a80 <__ssputs_r+0x6c>
 8005a32:	6965      	ldr	r5, [r4, #20]
 8005a34:	6909      	ldr	r1, [r1, #16]
 8005a36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a3a:	eba3 0901 	sub.w	r9, r3, r1
 8005a3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a42:	1c7b      	adds	r3, r7, #1
 8005a44:	444b      	add	r3, r9
 8005a46:	106d      	asrs	r5, r5, #1
 8005a48:	429d      	cmp	r5, r3
 8005a4a:	bf38      	it	cc
 8005a4c:	461d      	movcc	r5, r3
 8005a4e:	0553      	lsls	r3, r2, #21
 8005a50:	d527      	bpl.n	8005aa2 <__ssputs_r+0x8e>
 8005a52:	4629      	mov	r1, r5
 8005a54:	f7ff fc7e 	bl	8005354 <_malloc_r>
 8005a58:	4606      	mov	r6, r0
 8005a5a:	b360      	cbz	r0, 8005ab6 <__ssputs_r+0xa2>
 8005a5c:	6921      	ldr	r1, [r4, #16]
 8005a5e:	464a      	mov	r2, r9
 8005a60:	f7ff ff61 	bl	8005926 <memcpy>
 8005a64:	89a3      	ldrh	r3, [r4, #12]
 8005a66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a6e:	81a3      	strh	r3, [r4, #12]
 8005a70:	6126      	str	r6, [r4, #16]
 8005a72:	6165      	str	r5, [r4, #20]
 8005a74:	444e      	add	r6, r9
 8005a76:	eba5 0509 	sub.w	r5, r5, r9
 8005a7a:	6026      	str	r6, [r4, #0]
 8005a7c:	60a5      	str	r5, [r4, #8]
 8005a7e:	463e      	mov	r6, r7
 8005a80:	42be      	cmp	r6, r7
 8005a82:	d900      	bls.n	8005a86 <__ssputs_r+0x72>
 8005a84:	463e      	mov	r6, r7
 8005a86:	6820      	ldr	r0, [r4, #0]
 8005a88:	4632      	mov	r2, r6
 8005a8a:	4641      	mov	r1, r8
 8005a8c:	f000 fb64 	bl	8006158 <memmove>
 8005a90:	68a3      	ldr	r3, [r4, #8]
 8005a92:	1b9b      	subs	r3, r3, r6
 8005a94:	60a3      	str	r3, [r4, #8]
 8005a96:	6823      	ldr	r3, [r4, #0]
 8005a98:	4433      	add	r3, r6
 8005a9a:	6023      	str	r3, [r4, #0]
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa2:	462a      	mov	r2, r5
 8005aa4:	f000 fb86 	bl	80061b4 <_realloc_r>
 8005aa8:	4606      	mov	r6, r0
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d1e0      	bne.n	8005a70 <__ssputs_r+0x5c>
 8005aae:	6921      	ldr	r1, [r4, #16]
 8005ab0:	4650      	mov	r0, sl
 8005ab2:	f7ff ff65 	bl	8005980 <_free_r>
 8005ab6:	230c      	movs	r3, #12
 8005ab8:	f8ca 3000 	str.w	r3, [sl]
 8005abc:	89a3      	ldrh	r3, [r4, #12]
 8005abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ac2:	81a3      	strh	r3, [r4, #12]
 8005ac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ac8:	e7e9      	b.n	8005a9e <__ssputs_r+0x8a>
	...

08005acc <_svfiprintf_r>:
 8005acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad0:	4698      	mov	r8, r3
 8005ad2:	898b      	ldrh	r3, [r1, #12]
 8005ad4:	061b      	lsls	r3, r3, #24
 8005ad6:	b09d      	sub	sp, #116	@ 0x74
 8005ad8:	4607      	mov	r7, r0
 8005ada:	460d      	mov	r5, r1
 8005adc:	4614      	mov	r4, r2
 8005ade:	d510      	bpl.n	8005b02 <_svfiprintf_r+0x36>
 8005ae0:	690b      	ldr	r3, [r1, #16]
 8005ae2:	b973      	cbnz	r3, 8005b02 <_svfiprintf_r+0x36>
 8005ae4:	2140      	movs	r1, #64	@ 0x40
 8005ae6:	f7ff fc35 	bl	8005354 <_malloc_r>
 8005aea:	6028      	str	r0, [r5, #0]
 8005aec:	6128      	str	r0, [r5, #16]
 8005aee:	b930      	cbnz	r0, 8005afe <_svfiprintf_r+0x32>
 8005af0:	230c      	movs	r3, #12
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005af8:	b01d      	add	sp, #116	@ 0x74
 8005afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005afe:	2340      	movs	r3, #64	@ 0x40
 8005b00:	616b      	str	r3, [r5, #20]
 8005b02:	2300      	movs	r3, #0
 8005b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b06:	2320      	movs	r3, #32
 8005b08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b10:	2330      	movs	r3, #48	@ 0x30
 8005b12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005cb0 <_svfiprintf_r+0x1e4>
 8005b16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b1a:	f04f 0901 	mov.w	r9, #1
 8005b1e:	4623      	mov	r3, r4
 8005b20:	469a      	mov	sl, r3
 8005b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b26:	b10a      	cbz	r2, 8005b2c <_svfiprintf_r+0x60>
 8005b28:	2a25      	cmp	r2, #37	@ 0x25
 8005b2a:	d1f9      	bne.n	8005b20 <_svfiprintf_r+0x54>
 8005b2c:	ebba 0b04 	subs.w	fp, sl, r4
 8005b30:	d00b      	beq.n	8005b4a <_svfiprintf_r+0x7e>
 8005b32:	465b      	mov	r3, fp
 8005b34:	4622      	mov	r2, r4
 8005b36:	4629      	mov	r1, r5
 8005b38:	4638      	mov	r0, r7
 8005b3a:	f7ff ff6b 	bl	8005a14 <__ssputs_r>
 8005b3e:	3001      	adds	r0, #1
 8005b40:	f000 80a7 	beq.w	8005c92 <_svfiprintf_r+0x1c6>
 8005b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b46:	445a      	add	r2, fp
 8005b48:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	f000 809f 	beq.w	8005c92 <_svfiprintf_r+0x1c6>
 8005b54:	2300      	movs	r3, #0
 8005b56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b5e:	f10a 0a01 	add.w	sl, sl, #1
 8005b62:	9304      	str	r3, [sp, #16]
 8005b64:	9307      	str	r3, [sp, #28]
 8005b66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b6c:	4654      	mov	r4, sl
 8005b6e:	2205      	movs	r2, #5
 8005b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b74:	484e      	ldr	r0, [pc, #312]	@ (8005cb0 <_svfiprintf_r+0x1e4>)
 8005b76:	f7fa fb43 	bl	8000200 <memchr>
 8005b7a:	9a04      	ldr	r2, [sp, #16]
 8005b7c:	b9d8      	cbnz	r0, 8005bb6 <_svfiprintf_r+0xea>
 8005b7e:	06d0      	lsls	r0, r2, #27
 8005b80:	bf44      	itt	mi
 8005b82:	2320      	movmi	r3, #32
 8005b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b88:	0711      	lsls	r1, r2, #28
 8005b8a:	bf44      	itt	mi
 8005b8c:	232b      	movmi	r3, #43	@ 0x2b
 8005b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b92:	f89a 3000 	ldrb.w	r3, [sl]
 8005b96:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b98:	d015      	beq.n	8005bc6 <_svfiprintf_r+0xfa>
 8005b9a:	9a07      	ldr	r2, [sp, #28]
 8005b9c:	4654      	mov	r4, sl
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	f04f 0c0a 	mov.w	ip, #10
 8005ba4:	4621      	mov	r1, r4
 8005ba6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005baa:	3b30      	subs	r3, #48	@ 0x30
 8005bac:	2b09      	cmp	r3, #9
 8005bae:	d94b      	bls.n	8005c48 <_svfiprintf_r+0x17c>
 8005bb0:	b1b0      	cbz	r0, 8005be0 <_svfiprintf_r+0x114>
 8005bb2:	9207      	str	r2, [sp, #28]
 8005bb4:	e014      	b.n	8005be0 <_svfiprintf_r+0x114>
 8005bb6:	eba0 0308 	sub.w	r3, r0, r8
 8005bba:	fa09 f303 	lsl.w	r3, r9, r3
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	9304      	str	r3, [sp, #16]
 8005bc2:	46a2      	mov	sl, r4
 8005bc4:	e7d2      	b.n	8005b6c <_svfiprintf_r+0xa0>
 8005bc6:	9b03      	ldr	r3, [sp, #12]
 8005bc8:	1d19      	adds	r1, r3, #4
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	9103      	str	r1, [sp, #12]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	bfbb      	ittet	lt
 8005bd2:	425b      	neglt	r3, r3
 8005bd4:	f042 0202 	orrlt.w	r2, r2, #2
 8005bd8:	9307      	strge	r3, [sp, #28]
 8005bda:	9307      	strlt	r3, [sp, #28]
 8005bdc:	bfb8      	it	lt
 8005bde:	9204      	strlt	r2, [sp, #16]
 8005be0:	7823      	ldrb	r3, [r4, #0]
 8005be2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005be4:	d10a      	bne.n	8005bfc <_svfiprintf_r+0x130>
 8005be6:	7863      	ldrb	r3, [r4, #1]
 8005be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bea:	d132      	bne.n	8005c52 <_svfiprintf_r+0x186>
 8005bec:	9b03      	ldr	r3, [sp, #12]
 8005bee:	1d1a      	adds	r2, r3, #4
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	9203      	str	r2, [sp, #12]
 8005bf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bf8:	3402      	adds	r4, #2
 8005bfa:	9305      	str	r3, [sp, #20]
 8005bfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005cc0 <_svfiprintf_r+0x1f4>
 8005c00:	7821      	ldrb	r1, [r4, #0]
 8005c02:	2203      	movs	r2, #3
 8005c04:	4650      	mov	r0, sl
 8005c06:	f7fa fafb 	bl	8000200 <memchr>
 8005c0a:	b138      	cbz	r0, 8005c1c <_svfiprintf_r+0x150>
 8005c0c:	9b04      	ldr	r3, [sp, #16]
 8005c0e:	eba0 000a 	sub.w	r0, r0, sl
 8005c12:	2240      	movs	r2, #64	@ 0x40
 8005c14:	4082      	lsls	r2, r0
 8005c16:	4313      	orrs	r3, r2
 8005c18:	3401      	adds	r4, #1
 8005c1a:	9304      	str	r3, [sp, #16]
 8005c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c20:	4824      	ldr	r0, [pc, #144]	@ (8005cb4 <_svfiprintf_r+0x1e8>)
 8005c22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c26:	2206      	movs	r2, #6
 8005c28:	f7fa faea 	bl	8000200 <memchr>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d036      	beq.n	8005c9e <_svfiprintf_r+0x1d2>
 8005c30:	4b21      	ldr	r3, [pc, #132]	@ (8005cb8 <_svfiprintf_r+0x1ec>)
 8005c32:	bb1b      	cbnz	r3, 8005c7c <_svfiprintf_r+0x1b0>
 8005c34:	9b03      	ldr	r3, [sp, #12]
 8005c36:	3307      	adds	r3, #7
 8005c38:	f023 0307 	bic.w	r3, r3, #7
 8005c3c:	3308      	adds	r3, #8
 8005c3e:	9303      	str	r3, [sp, #12]
 8005c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c42:	4433      	add	r3, r6
 8005c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c46:	e76a      	b.n	8005b1e <_svfiprintf_r+0x52>
 8005c48:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c4c:	460c      	mov	r4, r1
 8005c4e:	2001      	movs	r0, #1
 8005c50:	e7a8      	b.n	8005ba4 <_svfiprintf_r+0xd8>
 8005c52:	2300      	movs	r3, #0
 8005c54:	3401      	adds	r4, #1
 8005c56:	9305      	str	r3, [sp, #20]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f04f 0c0a 	mov.w	ip, #10
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c64:	3a30      	subs	r2, #48	@ 0x30
 8005c66:	2a09      	cmp	r2, #9
 8005c68:	d903      	bls.n	8005c72 <_svfiprintf_r+0x1a6>
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0c6      	beq.n	8005bfc <_svfiprintf_r+0x130>
 8005c6e:	9105      	str	r1, [sp, #20]
 8005c70:	e7c4      	b.n	8005bfc <_svfiprintf_r+0x130>
 8005c72:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c76:	4604      	mov	r4, r0
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e7f0      	b.n	8005c5e <_svfiprintf_r+0x192>
 8005c7c:	ab03      	add	r3, sp, #12
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	462a      	mov	r2, r5
 8005c82:	4b0e      	ldr	r3, [pc, #56]	@ (8005cbc <_svfiprintf_r+0x1f0>)
 8005c84:	a904      	add	r1, sp, #16
 8005c86:	4638      	mov	r0, r7
 8005c88:	f3af 8000 	nop.w
 8005c8c:	1c42      	adds	r2, r0, #1
 8005c8e:	4606      	mov	r6, r0
 8005c90:	d1d6      	bne.n	8005c40 <_svfiprintf_r+0x174>
 8005c92:	89ab      	ldrh	r3, [r5, #12]
 8005c94:	065b      	lsls	r3, r3, #25
 8005c96:	f53f af2d 	bmi.w	8005af4 <_svfiprintf_r+0x28>
 8005c9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c9c:	e72c      	b.n	8005af8 <_svfiprintf_r+0x2c>
 8005c9e:	ab03      	add	r3, sp, #12
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	462a      	mov	r2, r5
 8005ca4:	4b05      	ldr	r3, [pc, #20]	@ (8005cbc <_svfiprintf_r+0x1f0>)
 8005ca6:	a904      	add	r1, sp, #16
 8005ca8:	4638      	mov	r0, r7
 8005caa:	f000 f879 	bl	8005da0 <_printf_i>
 8005cae:	e7ed      	b.n	8005c8c <_svfiprintf_r+0x1c0>
 8005cb0:	08006c51 	.word	0x08006c51
 8005cb4:	08006c5b 	.word	0x08006c5b
 8005cb8:	00000000 	.word	0x00000000
 8005cbc:	08005a15 	.word	0x08005a15
 8005cc0:	08006c57 	.word	0x08006c57

08005cc4 <_printf_common>:
 8005cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc8:	4616      	mov	r6, r2
 8005cca:	4698      	mov	r8, r3
 8005ccc:	688a      	ldr	r2, [r1, #8]
 8005cce:	690b      	ldr	r3, [r1, #16]
 8005cd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	bfb8      	it	lt
 8005cd8:	4613      	movlt	r3, r2
 8005cda:	6033      	str	r3, [r6, #0]
 8005cdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ce0:	4607      	mov	r7, r0
 8005ce2:	460c      	mov	r4, r1
 8005ce4:	b10a      	cbz	r2, 8005cea <_printf_common+0x26>
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	6033      	str	r3, [r6, #0]
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	0699      	lsls	r1, r3, #26
 8005cee:	bf42      	ittt	mi
 8005cf0:	6833      	ldrmi	r3, [r6, #0]
 8005cf2:	3302      	addmi	r3, #2
 8005cf4:	6033      	strmi	r3, [r6, #0]
 8005cf6:	6825      	ldr	r5, [r4, #0]
 8005cf8:	f015 0506 	ands.w	r5, r5, #6
 8005cfc:	d106      	bne.n	8005d0c <_printf_common+0x48>
 8005cfe:	f104 0a19 	add.w	sl, r4, #25
 8005d02:	68e3      	ldr	r3, [r4, #12]
 8005d04:	6832      	ldr	r2, [r6, #0]
 8005d06:	1a9b      	subs	r3, r3, r2
 8005d08:	42ab      	cmp	r3, r5
 8005d0a:	dc26      	bgt.n	8005d5a <_printf_common+0x96>
 8005d0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d10:	6822      	ldr	r2, [r4, #0]
 8005d12:	3b00      	subs	r3, #0
 8005d14:	bf18      	it	ne
 8005d16:	2301      	movne	r3, #1
 8005d18:	0692      	lsls	r2, r2, #26
 8005d1a:	d42b      	bmi.n	8005d74 <_printf_common+0xb0>
 8005d1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d20:	4641      	mov	r1, r8
 8005d22:	4638      	mov	r0, r7
 8005d24:	47c8      	blx	r9
 8005d26:	3001      	adds	r0, #1
 8005d28:	d01e      	beq.n	8005d68 <_printf_common+0xa4>
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	6922      	ldr	r2, [r4, #16]
 8005d2e:	f003 0306 	and.w	r3, r3, #6
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	bf02      	ittt	eq
 8005d36:	68e5      	ldreq	r5, [r4, #12]
 8005d38:	6833      	ldreq	r3, [r6, #0]
 8005d3a:	1aed      	subeq	r5, r5, r3
 8005d3c:	68a3      	ldr	r3, [r4, #8]
 8005d3e:	bf0c      	ite	eq
 8005d40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d44:	2500      	movne	r5, #0
 8005d46:	4293      	cmp	r3, r2
 8005d48:	bfc4      	itt	gt
 8005d4a:	1a9b      	subgt	r3, r3, r2
 8005d4c:	18ed      	addgt	r5, r5, r3
 8005d4e:	2600      	movs	r6, #0
 8005d50:	341a      	adds	r4, #26
 8005d52:	42b5      	cmp	r5, r6
 8005d54:	d11a      	bne.n	8005d8c <_printf_common+0xc8>
 8005d56:	2000      	movs	r0, #0
 8005d58:	e008      	b.n	8005d6c <_printf_common+0xa8>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4652      	mov	r2, sl
 8005d5e:	4641      	mov	r1, r8
 8005d60:	4638      	mov	r0, r7
 8005d62:	47c8      	blx	r9
 8005d64:	3001      	adds	r0, #1
 8005d66:	d103      	bne.n	8005d70 <_printf_common+0xac>
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d70:	3501      	adds	r5, #1
 8005d72:	e7c6      	b.n	8005d02 <_printf_common+0x3e>
 8005d74:	18e1      	adds	r1, r4, r3
 8005d76:	1c5a      	adds	r2, r3, #1
 8005d78:	2030      	movs	r0, #48	@ 0x30
 8005d7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d7e:	4422      	add	r2, r4
 8005d80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d88:	3302      	adds	r3, #2
 8005d8a:	e7c7      	b.n	8005d1c <_printf_common+0x58>
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	4622      	mov	r2, r4
 8005d90:	4641      	mov	r1, r8
 8005d92:	4638      	mov	r0, r7
 8005d94:	47c8      	blx	r9
 8005d96:	3001      	adds	r0, #1
 8005d98:	d0e6      	beq.n	8005d68 <_printf_common+0xa4>
 8005d9a:	3601      	adds	r6, #1
 8005d9c:	e7d9      	b.n	8005d52 <_printf_common+0x8e>
	...

08005da0 <_printf_i>:
 8005da0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005da4:	7e0f      	ldrb	r7, [r1, #24]
 8005da6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005da8:	2f78      	cmp	r7, #120	@ 0x78
 8005daa:	4691      	mov	r9, r2
 8005dac:	4680      	mov	r8, r0
 8005dae:	460c      	mov	r4, r1
 8005db0:	469a      	mov	sl, r3
 8005db2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005db6:	d807      	bhi.n	8005dc8 <_printf_i+0x28>
 8005db8:	2f62      	cmp	r7, #98	@ 0x62
 8005dba:	d80a      	bhi.n	8005dd2 <_printf_i+0x32>
 8005dbc:	2f00      	cmp	r7, #0
 8005dbe:	f000 80d1 	beq.w	8005f64 <_printf_i+0x1c4>
 8005dc2:	2f58      	cmp	r7, #88	@ 0x58
 8005dc4:	f000 80b8 	beq.w	8005f38 <_printf_i+0x198>
 8005dc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005dcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005dd0:	e03a      	b.n	8005e48 <_printf_i+0xa8>
 8005dd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005dd6:	2b15      	cmp	r3, #21
 8005dd8:	d8f6      	bhi.n	8005dc8 <_printf_i+0x28>
 8005dda:	a101      	add	r1, pc, #4	@ (adr r1, 8005de0 <_printf_i+0x40>)
 8005ddc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005de0:	08005e39 	.word	0x08005e39
 8005de4:	08005e4d 	.word	0x08005e4d
 8005de8:	08005dc9 	.word	0x08005dc9
 8005dec:	08005dc9 	.word	0x08005dc9
 8005df0:	08005dc9 	.word	0x08005dc9
 8005df4:	08005dc9 	.word	0x08005dc9
 8005df8:	08005e4d 	.word	0x08005e4d
 8005dfc:	08005dc9 	.word	0x08005dc9
 8005e00:	08005dc9 	.word	0x08005dc9
 8005e04:	08005dc9 	.word	0x08005dc9
 8005e08:	08005dc9 	.word	0x08005dc9
 8005e0c:	08005f4b 	.word	0x08005f4b
 8005e10:	08005e77 	.word	0x08005e77
 8005e14:	08005f05 	.word	0x08005f05
 8005e18:	08005dc9 	.word	0x08005dc9
 8005e1c:	08005dc9 	.word	0x08005dc9
 8005e20:	08005f6d 	.word	0x08005f6d
 8005e24:	08005dc9 	.word	0x08005dc9
 8005e28:	08005e77 	.word	0x08005e77
 8005e2c:	08005dc9 	.word	0x08005dc9
 8005e30:	08005dc9 	.word	0x08005dc9
 8005e34:	08005f0d 	.word	0x08005f0d
 8005e38:	6833      	ldr	r3, [r6, #0]
 8005e3a:	1d1a      	adds	r2, r3, #4
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	6032      	str	r2, [r6, #0]
 8005e40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e09c      	b.n	8005f86 <_printf_i+0x1e6>
 8005e4c:	6833      	ldr	r3, [r6, #0]
 8005e4e:	6820      	ldr	r0, [r4, #0]
 8005e50:	1d19      	adds	r1, r3, #4
 8005e52:	6031      	str	r1, [r6, #0]
 8005e54:	0606      	lsls	r6, r0, #24
 8005e56:	d501      	bpl.n	8005e5c <_printf_i+0xbc>
 8005e58:	681d      	ldr	r5, [r3, #0]
 8005e5a:	e003      	b.n	8005e64 <_printf_i+0xc4>
 8005e5c:	0645      	lsls	r5, r0, #25
 8005e5e:	d5fb      	bpl.n	8005e58 <_printf_i+0xb8>
 8005e60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e64:	2d00      	cmp	r5, #0
 8005e66:	da03      	bge.n	8005e70 <_printf_i+0xd0>
 8005e68:	232d      	movs	r3, #45	@ 0x2d
 8005e6a:	426d      	negs	r5, r5
 8005e6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e70:	4858      	ldr	r0, [pc, #352]	@ (8005fd4 <_printf_i+0x234>)
 8005e72:	230a      	movs	r3, #10
 8005e74:	e011      	b.n	8005e9a <_printf_i+0xfa>
 8005e76:	6821      	ldr	r1, [r4, #0]
 8005e78:	6833      	ldr	r3, [r6, #0]
 8005e7a:	0608      	lsls	r0, r1, #24
 8005e7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e80:	d402      	bmi.n	8005e88 <_printf_i+0xe8>
 8005e82:	0649      	lsls	r1, r1, #25
 8005e84:	bf48      	it	mi
 8005e86:	b2ad      	uxthmi	r5, r5
 8005e88:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e8a:	4852      	ldr	r0, [pc, #328]	@ (8005fd4 <_printf_i+0x234>)
 8005e8c:	6033      	str	r3, [r6, #0]
 8005e8e:	bf14      	ite	ne
 8005e90:	230a      	movne	r3, #10
 8005e92:	2308      	moveq	r3, #8
 8005e94:	2100      	movs	r1, #0
 8005e96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e9a:	6866      	ldr	r6, [r4, #4]
 8005e9c:	60a6      	str	r6, [r4, #8]
 8005e9e:	2e00      	cmp	r6, #0
 8005ea0:	db05      	blt.n	8005eae <_printf_i+0x10e>
 8005ea2:	6821      	ldr	r1, [r4, #0]
 8005ea4:	432e      	orrs	r6, r5
 8005ea6:	f021 0104 	bic.w	r1, r1, #4
 8005eaa:	6021      	str	r1, [r4, #0]
 8005eac:	d04b      	beq.n	8005f46 <_printf_i+0x1a6>
 8005eae:	4616      	mov	r6, r2
 8005eb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005eb4:	fb03 5711 	mls	r7, r3, r1, r5
 8005eb8:	5dc7      	ldrb	r7, [r0, r7]
 8005eba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ebe:	462f      	mov	r7, r5
 8005ec0:	42bb      	cmp	r3, r7
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	d9f4      	bls.n	8005eb0 <_printf_i+0x110>
 8005ec6:	2b08      	cmp	r3, #8
 8005ec8:	d10b      	bne.n	8005ee2 <_printf_i+0x142>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	07df      	lsls	r7, r3, #31
 8005ece:	d508      	bpl.n	8005ee2 <_printf_i+0x142>
 8005ed0:	6923      	ldr	r3, [r4, #16]
 8005ed2:	6861      	ldr	r1, [r4, #4]
 8005ed4:	4299      	cmp	r1, r3
 8005ed6:	bfde      	ittt	le
 8005ed8:	2330      	movle	r3, #48	@ 0x30
 8005eda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ede:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005ee2:	1b92      	subs	r2, r2, r6
 8005ee4:	6122      	str	r2, [r4, #16]
 8005ee6:	f8cd a000 	str.w	sl, [sp]
 8005eea:	464b      	mov	r3, r9
 8005eec:	aa03      	add	r2, sp, #12
 8005eee:	4621      	mov	r1, r4
 8005ef0:	4640      	mov	r0, r8
 8005ef2:	f7ff fee7 	bl	8005cc4 <_printf_common>
 8005ef6:	3001      	adds	r0, #1
 8005ef8:	d14a      	bne.n	8005f90 <_printf_i+0x1f0>
 8005efa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005efe:	b004      	add	sp, #16
 8005f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	f043 0320 	orr.w	r3, r3, #32
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	4832      	ldr	r0, [pc, #200]	@ (8005fd8 <_printf_i+0x238>)
 8005f0e:	2778      	movs	r7, #120	@ 0x78
 8005f10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	6831      	ldr	r1, [r6, #0]
 8005f18:	061f      	lsls	r7, r3, #24
 8005f1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f1e:	d402      	bmi.n	8005f26 <_printf_i+0x186>
 8005f20:	065f      	lsls	r7, r3, #25
 8005f22:	bf48      	it	mi
 8005f24:	b2ad      	uxthmi	r5, r5
 8005f26:	6031      	str	r1, [r6, #0]
 8005f28:	07d9      	lsls	r1, r3, #31
 8005f2a:	bf44      	itt	mi
 8005f2c:	f043 0320 	orrmi.w	r3, r3, #32
 8005f30:	6023      	strmi	r3, [r4, #0]
 8005f32:	b11d      	cbz	r5, 8005f3c <_printf_i+0x19c>
 8005f34:	2310      	movs	r3, #16
 8005f36:	e7ad      	b.n	8005e94 <_printf_i+0xf4>
 8005f38:	4826      	ldr	r0, [pc, #152]	@ (8005fd4 <_printf_i+0x234>)
 8005f3a:	e7e9      	b.n	8005f10 <_printf_i+0x170>
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	f023 0320 	bic.w	r3, r3, #32
 8005f42:	6023      	str	r3, [r4, #0]
 8005f44:	e7f6      	b.n	8005f34 <_printf_i+0x194>
 8005f46:	4616      	mov	r6, r2
 8005f48:	e7bd      	b.n	8005ec6 <_printf_i+0x126>
 8005f4a:	6833      	ldr	r3, [r6, #0]
 8005f4c:	6825      	ldr	r5, [r4, #0]
 8005f4e:	6961      	ldr	r1, [r4, #20]
 8005f50:	1d18      	adds	r0, r3, #4
 8005f52:	6030      	str	r0, [r6, #0]
 8005f54:	062e      	lsls	r6, r5, #24
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	d501      	bpl.n	8005f5e <_printf_i+0x1be>
 8005f5a:	6019      	str	r1, [r3, #0]
 8005f5c:	e002      	b.n	8005f64 <_printf_i+0x1c4>
 8005f5e:	0668      	lsls	r0, r5, #25
 8005f60:	d5fb      	bpl.n	8005f5a <_printf_i+0x1ba>
 8005f62:	8019      	strh	r1, [r3, #0]
 8005f64:	2300      	movs	r3, #0
 8005f66:	6123      	str	r3, [r4, #16]
 8005f68:	4616      	mov	r6, r2
 8005f6a:	e7bc      	b.n	8005ee6 <_printf_i+0x146>
 8005f6c:	6833      	ldr	r3, [r6, #0]
 8005f6e:	1d1a      	adds	r2, r3, #4
 8005f70:	6032      	str	r2, [r6, #0]
 8005f72:	681e      	ldr	r6, [r3, #0]
 8005f74:	6862      	ldr	r2, [r4, #4]
 8005f76:	2100      	movs	r1, #0
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f7fa f941 	bl	8000200 <memchr>
 8005f7e:	b108      	cbz	r0, 8005f84 <_printf_i+0x1e4>
 8005f80:	1b80      	subs	r0, r0, r6
 8005f82:	6060      	str	r0, [r4, #4]
 8005f84:	6863      	ldr	r3, [r4, #4]
 8005f86:	6123      	str	r3, [r4, #16]
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f8e:	e7aa      	b.n	8005ee6 <_printf_i+0x146>
 8005f90:	6923      	ldr	r3, [r4, #16]
 8005f92:	4632      	mov	r2, r6
 8005f94:	4649      	mov	r1, r9
 8005f96:	4640      	mov	r0, r8
 8005f98:	47d0      	blx	sl
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d0ad      	beq.n	8005efa <_printf_i+0x15a>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	079b      	lsls	r3, r3, #30
 8005fa2:	d413      	bmi.n	8005fcc <_printf_i+0x22c>
 8005fa4:	68e0      	ldr	r0, [r4, #12]
 8005fa6:	9b03      	ldr	r3, [sp, #12]
 8005fa8:	4298      	cmp	r0, r3
 8005faa:	bfb8      	it	lt
 8005fac:	4618      	movlt	r0, r3
 8005fae:	e7a6      	b.n	8005efe <_printf_i+0x15e>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	4632      	mov	r2, r6
 8005fb4:	4649      	mov	r1, r9
 8005fb6:	4640      	mov	r0, r8
 8005fb8:	47d0      	blx	sl
 8005fba:	3001      	adds	r0, #1
 8005fbc:	d09d      	beq.n	8005efa <_printf_i+0x15a>
 8005fbe:	3501      	adds	r5, #1
 8005fc0:	68e3      	ldr	r3, [r4, #12]
 8005fc2:	9903      	ldr	r1, [sp, #12]
 8005fc4:	1a5b      	subs	r3, r3, r1
 8005fc6:	42ab      	cmp	r3, r5
 8005fc8:	dcf2      	bgt.n	8005fb0 <_printf_i+0x210>
 8005fca:	e7eb      	b.n	8005fa4 <_printf_i+0x204>
 8005fcc:	2500      	movs	r5, #0
 8005fce:	f104 0619 	add.w	r6, r4, #25
 8005fd2:	e7f5      	b.n	8005fc0 <_printf_i+0x220>
 8005fd4:	08006c62 	.word	0x08006c62
 8005fd8:	08006c73 	.word	0x08006c73

08005fdc <__sflush_r>:
 8005fdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fe4:	0716      	lsls	r6, r2, #28
 8005fe6:	4605      	mov	r5, r0
 8005fe8:	460c      	mov	r4, r1
 8005fea:	d454      	bmi.n	8006096 <__sflush_r+0xba>
 8005fec:	684b      	ldr	r3, [r1, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	dc02      	bgt.n	8005ff8 <__sflush_r+0x1c>
 8005ff2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	dd48      	ble.n	800608a <__sflush_r+0xae>
 8005ff8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ffa:	2e00      	cmp	r6, #0
 8005ffc:	d045      	beq.n	800608a <__sflush_r+0xae>
 8005ffe:	2300      	movs	r3, #0
 8006000:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006004:	682f      	ldr	r7, [r5, #0]
 8006006:	6a21      	ldr	r1, [r4, #32]
 8006008:	602b      	str	r3, [r5, #0]
 800600a:	d030      	beq.n	800606e <__sflush_r+0x92>
 800600c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	0759      	lsls	r1, r3, #29
 8006012:	d505      	bpl.n	8006020 <__sflush_r+0x44>
 8006014:	6863      	ldr	r3, [r4, #4]
 8006016:	1ad2      	subs	r2, r2, r3
 8006018:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800601a:	b10b      	cbz	r3, 8006020 <__sflush_r+0x44>
 800601c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800601e:	1ad2      	subs	r2, r2, r3
 8006020:	2300      	movs	r3, #0
 8006022:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006024:	6a21      	ldr	r1, [r4, #32]
 8006026:	4628      	mov	r0, r5
 8006028:	47b0      	blx	r6
 800602a:	1c43      	adds	r3, r0, #1
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	d106      	bne.n	800603e <__sflush_r+0x62>
 8006030:	6829      	ldr	r1, [r5, #0]
 8006032:	291d      	cmp	r1, #29
 8006034:	d82b      	bhi.n	800608e <__sflush_r+0xb2>
 8006036:	4a2a      	ldr	r2, [pc, #168]	@ (80060e0 <__sflush_r+0x104>)
 8006038:	40ca      	lsrs	r2, r1
 800603a:	07d6      	lsls	r6, r2, #31
 800603c:	d527      	bpl.n	800608e <__sflush_r+0xb2>
 800603e:	2200      	movs	r2, #0
 8006040:	6062      	str	r2, [r4, #4]
 8006042:	04d9      	lsls	r1, r3, #19
 8006044:	6922      	ldr	r2, [r4, #16]
 8006046:	6022      	str	r2, [r4, #0]
 8006048:	d504      	bpl.n	8006054 <__sflush_r+0x78>
 800604a:	1c42      	adds	r2, r0, #1
 800604c:	d101      	bne.n	8006052 <__sflush_r+0x76>
 800604e:	682b      	ldr	r3, [r5, #0]
 8006050:	b903      	cbnz	r3, 8006054 <__sflush_r+0x78>
 8006052:	6560      	str	r0, [r4, #84]	@ 0x54
 8006054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006056:	602f      	str	r7, [r5, #0]
 8006058:	b1b9      	cbz	r1, 800608a <__sflush_r+0xae>
 800605a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800605e:	4299      	cmp	r1, r3
 8006060:	d002      	beq.n	8006068 <__sflush_r+0x8c>
 8006062:	4628      	mov	r0, r5
 8006064:	f7ff fc8c 	bl	8005980 <_free_r>
 8006068:	2300      	movs	r3, #0
 800606a:	6363      	str	r3, [r4, #52]	@ 0x34
 800606c:	e00d      	b.n	800608a <__sflush_r+0xae>
 800606e:	2301      	movs	r3, #1
 8006070:	4628      	mov	r0, r5
 8006072:	47b0      	blx	r6
 8006074:	4602      	mov	r2, r0
 8006076:	1c50      	adds	r0, r2, #1
 8006078:	d1c9      	bne.n	800600e <__sflush_r+0x32>
 800607a:	682b      	ldr	r3, [r5, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0c6      	beq.n	800600e <__sflush_r+0x32>
 8006080:	2b1d      	cmp	r3, #29
 8006082:	d001      	beq.n	8006088 <__sflush_r+0xac>
 8006084:	2b16      	cmp	r3, #22
 8006086:	d11e      	bne.n	80060c6 <__sflush_r+0xea>
 8006088:	602f      	str	r7, [r5, #0]
 800608a:	2000      	movs	r0, #0
 800608c:	e022      	b.n	80060d4 <__sflush_r+0xf8>
 800608e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006092:	b21b      	sxth	r3, r3
 8006094:	e01b      	b.n	80060ce <__sflush_r+0xf2>
 8006096:	690f      	ldr	r7, [r1, #16]
 8006098:	2f00      	cmp	r7, #0
 800609a:	d0f6      	beq.n	800608a <__sflush_r+0xae>
 800609c:	0793      	lsls	r3, r2, #30
 800609e:	680e      	ldr	r6, [r1, #0]
 80060a0:	bf08      	it	eq
 80060a2:	694b      	ldreq	r3, [r1, #20]
 80060a4:	600f      	str	r7, [r1, #0]
 80060a6:	bf18      	it	ne
 80060a8:	2300      	movne	r3, #0
 80060aa:	eba6 0807 	sub.w	r8, r6, r7
 80060ae:	608b      	str	r3, [r1, #8]
 80060b0:	f1b8 0f00 	cmp.w	r8, #0
 80060b4:	dde9      	ble.n	800608a <__sflush_r+0xae>
 80060b6:	6a21      	ldr	r1, [r4, #32]
 80060b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80060ba:	4643      	mov	r3, r8
 80060bc:	463a      	mov	r2, r7
 80060be:	4628      	mov	r0, r5
 80060c0:	47b0      	blx	r6
 80060c2:	2800      	cmp	r0, #0
 80060c4:	dc08      	bgt.n	80060d8 <__sflush_r+0xfc>
 80060c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060ce:	81a3      	strh	r3, [r4, #12]
 80060d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d8:	4407      	add	r7, r0
 80060da:	eba8 0800 	sub.w	r8, r8, r0
 80060de:	e7e7      	b.n	80060b0 <__sflush_r+0xd4>
 80060e0:	20400001 	.word	0x20400001

080060e4 <_fflush_r>:
 80060e4:	b538      	push	{r3, r4, r5, lr}
 80060e6:	690b      	ldr	r3, [r1, #16]
 80060e8:	4605      	mov	r5, r0
 80060ea:	460c      	mov	r4, r1
 80060ec:	b913      	cbnz	r3, 80060f4 <_fflush_r+0x10>
 80060ee:	2500      	movs	r5, #0
 80060f0:	4628      	mov	r0, r5
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	b118      	cbz	r0, 80060fe <_fflush_r+0x1a>
 80060f6:	6a03      	ldr	r3, [r0, #32]
 80060f8:	b90b      	cbnz	r3, 80060fe <_fflush_r+0x1a>
 80060fa:	f7ff fa43 	bl	8005584 <__sinit>
 80060fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d0f3      	beq.n	80060ee <_fflush_r+0xa>
 8006106:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006108:	07d0      	lsls	r0, r2, #31
 800610a:	d404      	bmi.n	8006116 <_fflush_r+0x32>
 800610c:	0599      	lsls	r1, r3, #22
 800610e:	d402      	bmi.n	8006116 <_fflush_r+0x32>
 8006110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006112:	f7ff fc06 	bl	8005922 <__retarget_lock_acquire_recursive>
 8006116:	4628      	mov	r0, r5
 8006118:	4621      	mov	r1, r4
 800611a:	f7ff ff5f 	bl	8005fdc <__sflush_r>
 800611e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006120:	07da      	lsls	r2, r3, #31
 8006122:	4605      	mov	r5, r0
 8006124:	d4e4      	bmi.n	80060f0 <_fflush_r+0xc>
 8006126:	89a3      	ldrh	r3, [r4, #12]
 8006128:	059b      	lsls	r3, r3, #22
 800612a:	d4e1      	bmi.n	80060f0 <_fflush_r+0xc>
 800612c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800612e:	f7ff fbf9 	bl	8005924 <__retarget_lock_release_recursive>
 8006132:	e7dd      	b.n	80060f0 <_fflush_r+0xc>

08006134 <fiprintf>:
 8006134:	b40e      	push	{r1, r2, r3}
 8006136:	b503      	push	{r0, r1, lr}
 8006138:	4601      	mov	r1, r0
 800613a:	ab03      	add	r3, sp, #12
 800613c:	4805      	ldr	r0, [pc, #20]	@ (8006154 <fiprintf+0x20>)
 800613e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006142:	6800      	ldr	r0, [r0, #0]
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	f000 f88d 	bl	8006264 <_vfiprintf_r>
 800614a:	b002      	add	sp, #8
 800614c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006150:	b003      	add	sp, #12
 8006152:	4770      	bx	lr
 8006154:	20000060 	.word	0x20000060

08006158 <memmove>:
 8006158:	4288      	cmp	r0, r1
 800615a:	b510      	push	{r4, lr}
 800615c:	eb01 0402 	add.w	r4, r1, r2
 8006160:	d902      	bls.n	8006168 <memmove+0x10>
 8006162:	4284      	cmp	r4, r0
 8006164:	4623      	mov	r3, r4
 8006166:	d807      	bhi.n	8006178 <memmove+0x20>
 8006168:	1e43      	subs	r3, r0, #1
 800616a:	42a1      	cmp	r1, r4
 800616c:	d008      	beq.n	8006180 <memmove+0x28>
 800616e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006172:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006176:	e7f8      	b.n	800616a <memmove+0x12>
 8006178:	4402      	add	r2, r0
 800617a:	4601      	mov	r1, r0
 800617c:	428a      	cmp	r2, r1
 800617e:	d100      	bne.n	8006182 <memmove+0x2a>
 8006180:	bd10      	pop	{r4, pc}
 8006182:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006186:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800618a:	e7f7      	b.n	800617c <memmove+0x24>

0800618c <strchr>:
 800618c:	b2c9      	uxtb	r1, r1
 800618e:	4603      	mov	r3, r0
 8006190:	4618      	mov	r0, r3
 8006192:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006196:	b112      	cbz	r2, 800619e <strchr+0x12>
 8006198:	428a      	cmp	r2, r1
 800619a:	d1f9      	bne.n	8006190 <strchr+0x4>
 800619c:	4770      	bx	lr
 800619e:	2900      	cmp	r1, #0
 80061a0:	bf18      	it	ne
 80061a2:	2000      	movne	r0, #0
 80061a4:	4770      	bx	lr

080061a6 <abort>:
 80061a6:	b508      	push	{r3, lr}
 80061a8:	2006      	movs	r0, #6
 80061aa:	f000 fa2f 	bl	800660c <raise>
 80061ae:	2001      	movs	r0, #1
 80061b0:	f7fb fe50 	bl	8001e54 <_exit>

080061b4 <_realloc_r>:
 80061b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061b8:	4607      	mov	r7, r0
 80061ba:	4614      	mov	r4, r2
 80061bc:	460d      	mov	r5, r1
 80061be:	b921      	cbnz	r1, 80061ca <_realloc_r+0x16>
 80061c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061c4:	4611      	mov	r1, r2
 80061c6:	f7ff b8c5 	b.w	8005354 <_malloc_r>
 80061ca:	b92a      	cbnz	r2, 80061d8 <_realloc_r+0x24>
 80061cc:	f7ff fbd8 	bl	8005980 <_free_r>
 80061d0:	4625      	mov	r5, r4
 80061d2:	4628      	mov	r0, r5
 80061d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061d8:	f000 fa34 	bl	8006644 <_malloc_usable_size_r>
 80061dc:	4284      	cmp	r4, r0
 80061de:	4606      	mov	r6, r0
 80061e0:	d802      	bhi.n	80061e8 <_realloc_r+0x34>
 80061e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80061e6:	d8f4      	bhi.n	80061d2 <_realloc_r+0x1e>
 80061e8:	4621      	mov	r1, r4
 80061ea:	4638      	mov	r0, r7
 80061ec:	f7ff f8b2 	bl	8005354 <_malloc_r>
 80061f0:	4680      	mov	r8, r0
 80061f2:	b908      	cbnz	r0, 80061f8 <_realloc_r+0x44>
 80061f4:	4645      	mov	r5, r8
 80061f6:	e7ec      	b.n	80061d2 <_realloc_r+0x1e>
 80061f8:	42b4      	cmp	r4, r6
 80061fa:	4622      	mov	r2, r4
 80061fc:	4629      	mov	r1, r5
 80061fe:	bf28      	it	cs
 8006200:	4632      	movcs	r2, r6
 8006202:	f7ff fb90 	bl	8005926 <memcpy>
 8006206:	4629      	mov	r1, r5
 8006208:	4638      	mov	r0, r7
 800620a:	f7ff fbb9 	bl	8005980 <_free_r>
 800620e:	e7f1      	b.n	80061f4 <_realloc_r+0x40>

08006210 <__sfputc_r>:
 8006210:	6893      	ldr	r3, [r2, #8]
 8006212:	3b01      	subs	r3, #1
 8006214:	2b00      	cmp	r3, #0
 8006216:	b410      	push	{r4}
 8006218:	6093      	str	r3, [r2, #8]
 800621a:	da08      	bge.n	800622e <__sfputc_r+0x1e>
 800621c:	6994      	ldr	r4, [r2, #24]
 800621e:	42a3      	cmp	r3, r4
 8006220:	db01      	blt.n	8006226 <__sfputc_r+0x16>
 8006222:	290a      	cmp	r1, #10
 8006224:	d103      	bne.n	800622e <__sfputc_r+0x1e>
 8006226:	f85d 4b04 	ldr.w	r4, [sp], #4
 800622a:	f000 b933 	b.w	8006494 <__swbuf_r>
 800622e:	6813      	ldr	r3, [r2, #0]
 8006230:	1c58      	adds	r0, r3, #1
 8006232:	6010      	str	r0, [r2, #0]
 8006234:	7019      	strb	r1, [r3, #0]
 8006236:	4608      	mov	r0, r1
 8006238:	f85d 4b04 	ldr.w	r4, [sp], #4
 800623c:	4770      	bx	lr

0800623e <__sfputs_r>:
 800623e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006240:	4606      	mov	r6, r0
 8006242:	460f      	mov	r7, r1
 8006244:	4614      	mov	r4, r2
 8006246:	18d5      	adds	r5, r2, r3
 8006248:	42ac      	cmp	r4, r5
 800624a:	d101      	bne.n	8006250 <__sfputs_r+0x12>
 800624c:	2000      	movs	r0, #0
 800624e:	e007      	b.n	8006260 <__sfputs_r+0x22>
 8006250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006254:	463a      	mov	r2, r7
 8006256:	4630      	mov	r0, r6
 8006258:	f7ff ffda 	bl	8006210 <__sfputc_r>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d1f3      	bne.n	8006248 <__sfputs_r+0xa>
 8006260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006264 <_vfiprintf_r>:
 8006264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006268:	460d      	mov	r5, r1
 800626a:	b09d      	sub	sp, #116	@ 0x74
 800626c:	4614      	mov	r4, r2
 800626e:	4698      	mov	r8, r3
 8006270:	4606      	mov	r6, r0
 8006272:	b118      	cbz	r0, 800627c <_vfiprintf_r+0x18>
 8006274:	6a03      	ldr	r3, [r0, #32]
 8006276:	b90b      	cbnz	r3, 800627c <_vfiprintf_r+0x18>
 8006278:	f7ff f984 	bl	8005584 <__sinit>
 800627c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800627e:	07d9      	lsls	r1, r3, #31
 8006280:	d405      	bmi.n	800628e <_vfiprintf_r+0x2a>
 8006282:	89ab      	ldrh	r3, [r5, #12]
 8006284:	059a      	lsls	r2, r3, #22
 8006286:	d402      	bmi.n	800628e <_vfiprintf_r+0x2a>
 8006288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800628a:	f7ff fb4a 	bl	8005922 <__retarget_lock_acquire_recursive>
 800628e:	89ab      	ldrh	r3, [r5, #12]
 8006290:	071b      	lsls	r3, r3, #28
 8006292:	d501      	bpl.n	8006298 <_vfiprintf_r+0x34>
 8006294:	692b      	ldr	r3, [r5, #16]
 8006296:	b99b      	cbnz	r3, 80062c0 <_vfiprintf_r+0x5c>
 8006298:	4629      	mov	r1, r5
 800629a:	4630      	mov	r0, r6
 800629c:	f000 f938 	bl	8006510 <__swsetup_r>
 80062a0:	b170      	cbz	r0, 80062c0 <_vfiprintf_r+0x5c>
 80062a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062a4:	07dc      	lsls	r4, r3, #31
 80062a6:	d504      	bpl.n	80062b2 <_vfiprintf_r+0x4e>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062ac:	b01d      	add	sp, #116	@ 0x74
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b2:	89ab      	ldrh	r3, [r5, #12]
 80062b4:	0598      	lsls	r0, r3, #22
 80062b6:	d4f7      	bmi.n	80062a8 <_vfiprintf_r+0x44>
 80062b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062ba:	f7ff fb33 	bl	8005924 <__retarget_lock_release_recursive>
 80062be:	e7f3      	b.n	80062a8 <_vfiprintf_r+0x44>
 80062c0:	2300      	movs	r3, #0
 80062c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80062c4:	2320      	movs	r3, #32
 80062c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80062ce:	2330      	movs	r3, #48	@ 0x30
 80062d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006480 <_vfiprintf_r+0x21c>
 80062d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062d8:	f04f 0901 	mov.w	r9, #1
 80062dc:	4623      	mov	r3, r4
 80062de:	469a      	mov	sl, r3
 80062e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062e4:	b10a      	cbz	r2, 80062ea <_vfiprintf_r+0x86>
 80062e6:	2a25      	cmp	r2, #37	@ 0x25
 80062e8:	d1f9      	bne.n	80062de <_vfiprintf_r+0x7a>
 80062ea:	ebba 0b04 	subs.w	fp, sl, r4
 80062ee:	d00b      	beq.n	8006308 <_vfiprintf_r+0xa4>
 80062f0:	465b      	mov	r3, fp
 80062f2:	4622      	mov	r2, r4
 80062f4:	4629      	mov	r1, r5
 80062f6:	4630      	mov	r0, r6
 80062f8:	f7ff ffa1 	bl	800623e <__sfputs_r>
 80062fc:	3001      	adds	r0, #1
 80062fe:	f000 80a7 	beq.w	8006450 <_vfiprintf_r+0x1ec>
 8006302:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006304:	445a      	add	r2, fp
 8006306:	9209      	str	r2, [sp, #36]	@ 0x24
 8006308:	f89a 3000 	ldrb.w	r3, [sl]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 809f 	beq.w	8006450 <_vfiprintf_r+0x1ec>
 8006312:	2300      	movs	r3, #0
 8006314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006318:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800631c:	f10a 0a01 	add.w	sl, sl, #1
 8006320:	9304      	str	r3, [sp, #16]
 8006322:	9307      	str	r3, [sp, #28]
 8006324:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006328:	931a      	str	r3, [sp, #104]	@ 0x68
 800632a:	4654      	mov	r4, sl
 800632c:	2205      	movs	r2, #5
 800632e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006332:	4853      	ldr	r0, [pc, #332]	@ (8006480 <_vfiprintf_r+0x21c>)
 8006334:	f7f9 ff64 	bl	8000200 <memchr>
 8006338:	9a04      	ldr	r2, [sp, #16]
 800633a:	b9d8      	cbnz	r0, 8006374 <_vfiprintf_r+0x110>
 800633c:	06d1      	lsls	r1, r2, #27
 800633e:	bf44      	itt	mi
 8006340:	2320      	movmi	r3, #32
 8006342:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006346:	0713      	lsls	r3, r2, #28
 8006348:	bf44      	itt	mi
 800634a:	232b      	movmi	r3, #43	@ 0x2b
 800634c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006350:	f89a 3000 	ldrb.w	r3, [sl]
 8006354:	2b2a      	cmp	r3, #42	@ 0x2a
 8006356:	d015      	beq.n	8006384 <_vfiprintf_r+0x120>
 8006358:	9a07      	ldr	r2, [sp, #28]
 800635a:	4654      	mov	r4, sl
 800635c:	2000      	movs	r0, #0
 800635e:	f04f 0c0a 	mov.w	ip, #10
 8006362:	4621      	mov	r1, r4
 8006364:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006368:	3b30      	subs	r3, #48	@ 0x30
 800636a:	2b09      	cmp	r3, #9
 800636c:	d94b      	bls.n	8006406 <_vfiprintf_r+0x1a2>
 800636e:	b1b0      	cbz	r0, 800639e <_vfiprintf_r+0x13a>
 8006370:	9207      	str	r2, [sp, #28]
 8006372:	e014      	b.n	800639e <_vfiprintf_r+0x13a>
 8006374:	eba0 0308 	sub.w	r3, r0, r8
 8006378:	fa09 f303 	lsl.w	r3, r9, r3
 800637c:	4313      	orrs	r3, r2
 800637e:	9304      	str	r3, [sp, #16]
 8006380:	46a2      	mov	sl, r4
 8006382:	e7d2      	b.n	800632a <_vfiprintf_r+0xc6>
 8006384:	9b03      	ldr	r3, [sp, #12]
 8006386:	1d19      	adds	r1, r3, #4
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	9103      	str	r1, [sp, #12]
 800638c:	2b00      	cmp	r3, #0
 800638e:	bfbb      	ittet	lt
 8006390:	425b      	neglt	r3, r3
 8006392:	f042 0202 	orrlt.w	r2, r2, #2
 8006396:	9307      	strge	r3, [sp, #28]
 8006398:	9307      	strlt	r3, [sp, #28]
 800639a:	bfb8      	it	lt
 800639c:	9204      	strlt	r2, [sp, #16]
 800639e:	7823      	ldrb	r3, [r4, #0]
 80063a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80063a2:	d10a      	bne.n	80063ba <_vfiprintf_r+0x156>
 80063a4:	7863      	ldrb	r3, [r4, #1]
 80063a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80063a8:	d132      	bne.n	8006410 <_vfiprintf_r+0x1ac>
 80063aa:	9b03      	ldr	r3, [sp, #12]
 80063ac:	1d1a      	adds	r2, r3, #4
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	9203      	str	r2, [sp, #12]
 80063b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063b6:	3402      	adds	r4, #2
 80063b8:	9305      	str	r3, [sp, #20]
 80063ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006490 <_vfiprintf_r+0x22c>
 80063be:	7821      	ldrb	r1, [r4, #0]
 80063c0:	2203      	movs	r2, #3
 80063c2:	4650      	mov	r0, sl
 80063c4:	f7f9 ff1c 	bl	8000200 <memchr>
 80063c8:	b138      	cbz	r0, 80063da <_vfiprintf_r+0x176>
 80063ca:	9b04      	ldr	r3, [sp, #16]
 80063cc:	eba0 000a 	sub.w	r0, r0, sl
 80063d0:	2240      	movs	r2, #64	@ 0x40
 80063d2:	4082      	lsls	r2, r0
 80063d4:	4313      	orrs	r3, r2
 80063d6:	3401      	adds	r4, #1
 80063d8:	9304      	str	r3, [sp, #16]
 80063da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063de:	4829      	ldr	r0, [pc, #164]	@ (8006484 <_vfiprintf_r+0x220>)
 80063e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063e4:	2206      	movs	r2, #6
 80063e6:	f7f9 ff0b 	bl	8000200 <memchr>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	d03f      	beq.n	800646e <_vfiprintf_r+0x20a>
 80063ee:	4b26      	ldr	r3, [pc, #152]	@ (8006488 <_vfiprintf_r+0x224>)
 80063f0:	bb1b      	cbnz	r3, 800643a <_vfiprintf_r+0x1d6>
 80063f2:	9b03      	ldr	r3, [sp, #12]
 80063f4:	3307      	adds	r3, #7
 80063f6:	f023 0307 	bic.w	r3, r3, #7
 80063fa:	3308      	adds	r3, #8
 80063fc:	9303      	str	r3, [sp, #12]
 80063fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006400:	443b      	add	r3, r7
 8006402:	9309      	str	r3, [sp, #36]	@ 0x24
 8006404:	e76a      	b.n	80062dc <_vfiprintf_r+0x78>
 8006406:	fb0c 3202 	mla	r2, ip, r2, r3
 800640a:	460c      	mov	r4, r1
 800640c:	2001      	movs	r0, #1
 800640e:	e7a8      	b.n	8006362 <_vfiprintf_r+0xfe>
 8006410:	2300      	movs	r3, #0
 8006412:	3401      	adds	r4, #1
 8006414:	9305      	str	r3, [sp, #20]
 8006416:	4619      	mov	r1, r3
 8006418:	f04f 0c0a 	mov.w	ip, #10
 800641c:	4620      	mov	r0, r4
 800641e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006422:	3a30      	subs	r2, #48	@ 0x30
 8006424:	2a09      	cmp	r2, #9
 8006426:	d903      	bls.n	8006430 <_vfiprintf_r+0x1cc>
 8006428:	2b00      	cmp	r3, #0
 800642a:	d0c6      	beq.n	80063ba <_vfiprintf_r+0x156>
 800642c:	9105      	str	r1, [sp, #20]
 800642e:	e7c4      	b.n	80063ba <_vfiprintf_r+0x156>
 8006430:	fb0c 2101 	mla	r1, ip, r1, r2
 8006434:	4604      	mov	r4, r0
 8006436:	2301      	movs	r3, #1
 8006438:	e7f0      	b.n	800641c <_vfiprintf_r+0x1b8>
 800643a:	ab03      	add	r3, sp, #12
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	462a      	mov	r2, r5
 8006440:	4b12      	ldr	r3, [pc, #72]	@ (800648c <_vfiprintf_r+0x228>)
 8006442:	a904      	add	r1, sp, #16
 8006444:	4630      	mov	r0, r6
 8006446:	f3af 8000 	nop.w
 800644a:	4607      	mov	r7, r0
 800644c:	1c78      	adds	r0, r7, #1
 800644e:	d1d6      	bne.n	80063fe <_vfiprintf_r+0x19a>
 8006450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006452:	07d9      	lsls	r1, r3, #31
 8006454:	d405      	bmi.n	8006462 <_vfiprintf_r+0x1fe>
 8006456:	89ab      	ldrh	r3, [r5, #12]
 8006458:	059a      	lsls	r2, r3, #22
 800645a:	d402      	bmi.n	8006462 <_vfiprintf_r+0x1fe>
 800645c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800645e:	f7ff fa61 	bl	8005924 <__retarget_lock_release_recursive>
 8006462:	89ab      	ldrh	r3, [r5, #12]
 8006464:	065b      	lsls	r3, r3, #25
 8006466:	f53f af1f 	bmi.w	80062a8 <_vfiprintf_r+0x44>
 800646a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800646c:	e71e      	b.n	80062ac <_vfiprintf_r+0x48>
 800646e:	ab03      	add	r3, sp, #12
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	462a      	mov	r2, r5
 8006474:	4b05      	ldr	r3, [pc, #20]	@ (800648c <_vfiprintf_r+0x228>)
 8006476:	a904      	add	r1, sp, #16
 8006478:	4630      	mov	r0, r6
 800647a:	f7ff fc91 	bl	8005da0 <_printf_i>
 800647e:	e7e4      	b.n	800644a <_vfiprintf_r+0x1e6>
 8006480:	08006c51 	.word	0x08006c51
 8006484:	08006c5b 	.word	0x08006c5b
 8006488:	00000000 	.word	0x00000000
 800648c:	0800623f 	.word	0x0800623f
 8006490:	08006c57 	.word	0x08006c57

08006494 <__swbuf_r>:
 8006494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006496:	460e      	mov	r6, r1
 8006498:	4614      	mov	r4, r2
 800649a:	4605      	mov	r5, r0
 800649c:	b118      	cbz	r0, 80064a6 <__swbuf_r+0x12>
 800649e:	6a03      	ldr	r3, [r0, #32]
 80064a0:	b90b      	cbnz	r3, 80064a6 <__swbuf_r+0x12>
 80064a2:	f7ff f86f 	bl	8005584 <__sinit>
 80064a6:	69a3      	ldr	r3, [r4, #24]
 80064a8:	60a3      	str	r3, [r4, #8]
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	071a      	lsls	r2, r3, #28
 80064ae:	d501      	bpl.n	80064b4 <__swbuf_r+0x20>
 80064b0:	6923      	ldr	r3, [r4, #16]
 80064b2:	b943      	cbnz	r3, 80064c6 <__swbuf_r+0x32>
 80064b4:	4621      	mov	r1, r4
 80064b6:	4628      	mov	r0, r5
 80064b8:	f000 f82a 	bl	8006510 <__swsetup_r>
 80064bc:	b118      	cbz	r0, 80064c6 <__swbuf_r+0x32>
 80064be:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80064c2:	4638      	mov	r0, r7
 80064c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	6922      	ldr	r2, [r4, #16]
 80064ca:	1a98      	subs	r0, r3, r2
 80064cc:	6963      	ldr	r3, [r4, #20]
 80064ce:	b2f6      	uxtb	r6, r6
 80064d0:	4283      	cmp	r3, r0
 80064d2:	4637      	mov	r7, r6
 80064d4:	dc05      	bgt.n	80064e2 <__swbuf_r+0x4e>
 80064d6:	4621      	mov	r1, r4
 80064d8:	4628      	mov	r0, r5
 80064da:	f7ff fe03 	bl	80060e4 <_fflush_r>
 80064de:	2800      	cmp	r0, #0
 80064e0:	d1ed      	bne.n	80064be <__swbuf_r+0x2a>
 80064e2:	68a3      	ldr	r3, [r4, #8]
 80064e4:	3b01      	subs	r3, #1
 80064e6:	60a3      	str	r3, [r4, #8]
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	6022      	str	r2, [r4, #0]
 80064ee:	701e      	strb	r6, [r3, #0]
 80064f0:	6962      	ldr	r2, [r4, #20]
 80064f2:	1c43      	adds	r3, r0, #1
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d004      	beq.n	8006502 <__swbuf_r+0x6e>
 80064f8:	89a3      	ldrh	r3, [r4, #12]
 80064fa:	07db      	lsls	r3, r3, #31
 80064fc:	d5e1      	bpl.n	80064c2 <__swbuf_r+0x2e>
 80064fe:	2e0a      	cmp	r6, #10
 8006500:	d1df      	bne.n	80064c2 <__swbuf_r+0x2e>
 8006502:	4621      	mov	r1, r4
 8006504:	4628      	mov	r0, r5
 8006506:	f7ff fded 	bl	80060e4 <_fflush_r>
 800650a:	2800      	cmp	r0, #0
 800650c:	d0d9      	beq.n	80064c2 <__swbuf_r+0x2e>
 800650e:	e7d6      	b.n	80064be <__swbuf_r+0x2a>

08006510 <__swsetup_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4b29      	ldr	r3, [pc, #164]	@ (80065b8 <__swsetup_r+0xa8>)
 8006514:	4605      	mov	r5, r0
 8006516:	6818      	ldr	r0, [r3, #0]
 8006518:	460c      	mov	r4, r1
 800651a:	b118      	cbz	r0, 8006524 <__swsetup_r+0x14>
 800651c:	6a03      	ldr	r3, [r0, #32]
 800651e:	b90b      	cbnz	r3, 8006524 <__swsetup_r+0x14>
 8006520:	f7ff f830 	bl	8005584 <__sinit>
 8006524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006528:	0719      	lsls	r1, r3, #28
 800652a:	d422      	bmi.n	8006572 <__swsetup_r+0x62>
 800652c:	06da      	lsls	r2, r3, #27
 800652e:	d407      	bmi.n	8006540 <__swsetup_r+0x30>
 8006530:	2209      	movs	r2, #9
 8006532:	602a      	str	r2, [r5, #0]
 8006534:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006538:	81a3      	strh	r3, [r4, #12]
 800653a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800653e:	e033      	b.n	80065a8 <__swsetup_r+0x98>
 8006540:	0758      	lsls	r0, r3, #29
 8006542:	d512      	bpl.n	800656a <__swsetup_r+0x5a>
 8006544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006546:	b141      	cbz	r1, 800655a <__swsetup_r+0x4a>
 8006548:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800654c:	4299      	cmp	r1, r3
 800654e:	d002      	beq.n	8006556 <__swsetup_r+0x46>
 8006550:	4628      	mov	r0, r5
 8006552:	f7ff fa15 	bl	8005980 <_free_r>
 8006556:	2300      	movs	r3, #0
 8006558:	6363      	str	r3, [r4, #52]	@ 0x34
 800655a:	89a3      	ldrh	r3, [r4, #12]
 800655c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006560:	81a3      	strh	r3, [r4, #12]
 8006562:	2300      	movs	r3, #0
 8006564:	6063      	str	r3, [r4, #4]
 8006566:	6923      	ldr	r3, [r4, #16]
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	f043 0308 	orr.w	r3, r3, #8
 8006570:	81a3      	strh	r3, [r4, #12]
 8006572:	6923      	ldr	r3, [r4, #16]
 8006574:	b94b      	cbnz	r3, 800658a <__swsetup_r+0x7a>
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800657c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006580:	d003      	beq.n	800658a <__swsetup_r+0x7a>
 8006582:	4621      	mov	r1, r4
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f88b 	bl	80066a0 <__smakebuf_r>
 800658a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800658e:	f013 0201 	ands.w	r2, r3, #1
 8006592:	d00a      	beq.n	80065aa <__swsetup_r+0x9a>
 8006594:	2200      	movs	r2, #0
 8006596:	60a2      	str	r2, [r4, #8]
 8006598:	6962      	ldr	r2, [r4, #20]
 800659a:	4252      	negs	r2, r2
 800659c:	61a2      	str	r2, [r4, #24]
 800659e:	6922      	ldr	r2, [r4, #16]
 80065a0:	b942      	cbnz	r2, 80065b4 <__swsetup_r+0xa4>
 80065a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80065a6:	d1c5      	bne.n	8006534 <__swsetup_r+0x24>
 80065a8:	bd38      	pop	{r3, r4, r5, pc}
 80065aa:	0799      	lsls	r1, r3, #30
 80065ac:	bf58      	it	pl
 80065ae:	6962      	ldrpl	r2, [r4, #20]
 80065b0:	60a2      	str	r2, [r4, #8]
 80065b2:	e7f4      	b.n	800659e <__swsetup_r+0x8e>
 80065b4:	2000      	movs	r0, #0
 80065b6:	e7f7      	b.n	80065a8 <__swsetup_r+0x98>
 80065b8:	20000060 	.word	0x20000060

080065bc <_raise_r>:
 80065bc:	291f      	cmp	r1, #31
 80065be:	b538      	push	{r3, r4, r5, lr}
 80065c0:	4605      	mov	r5, r0
 80065c2:	460c      	mov	r4, r1
 80065c4:	d904      	bls.n	80065d0 <_raise_r+0x14>
 80065c6:	2316      	movs	r3, #22
 80065c8:	6003      	str	r3, [r0, #0]
 80065ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065ce:	bd38      	pop	{r3, r4, r5, pc}
 80065d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80065d2:	b112      	cbz	r2, 80065da <_raise_r+0x1e>
 80065d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80065d8:	b94b      	cbnz	r3, 80065ee <_raise_r+0x32>
 80065da:	4628      	mov	r0, r5
 80065dc:	f000 f830 	bl	8006640 <_getpid_r>
 80065e0:	4622      	mov	r2, r4
 80065e2:	4601      	mov	r1, r0
 80065e4:	4628      	mov	r0, r5
 80065e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065ea:	f000 b817 	b.w	800661c <_kill_r>
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d00a      	beq.n	8006608 <_raise_r+0x4c>
 80065f2:	1c59      	adds	r1, r3, #1
 80065f4:	d103      	bne.n	80065fe <_raise_r+0x42>
 80065f6:	2316      	movs	r3, #22
 80065f8:	6003      	str	r3, [r0, #0]
 80065fa:	2001      	movs	r0, #1
 80065fc:	e7e7      	b.n	80065ce <_raise_r+0x12>
 80065fe:	2100      	movs	r1, #0
 8006600:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006604:	4620      	mov	r0, r4
 8006606:	4798      	blx	r3
 8006608:	2000      	movs	r0, #0
 800660a:	e7e0      	b.n	80065ce <_raise_r+0x12>

0800660c <raise>:
 800660c:	4b02      	ldr	r3, [pc, #8]	@ (8006618 <raise+0xc>)
 800660e:	4601      	mov	r1, r0
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	f7ff bfd3 	b.w	80065bc <_raise_r>
 8006616:	bf00      	nop
 8006618:	20000060 	.word	0x20000060

0800661c <_kill_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d07      	ldr	r5, [pc, #28]	@ (800663c <_kill_r+0x20>)
 8006620:	2300      	movs	r3, #0
 8006622:	4604      	mov	r4, r0
 8006624:	4608      	mov	r0, r1
 8006626:	4611      	mov	r1, r2
 8006628:	602b      	str	r3, [r5, #0]
 800662a:	f7fb fc03 	bl	8001e34 <_kill>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	d102      	bne.n	8006638 <_kill_r+0x1c>
 8006632:	682b      	ldr	r3, [r5, #0]
 8006634:	b103      	cbz	r3, 8006638 <_kill_r+0x1c>
 8006636:	6023      	str	r3, [r4, #0]
 8006638:	bd38      	pop	{r3, r4, r5, pc}
 800663a:	bf00      	nop
 800663c:	20005bdc 	.word	0x20005bdc

08006640 <_getpid_r>:
 8006640:	f7fb bbf0 	b.w	8001e24 <_getpid>

08006644 <_malloc_usable_size_r>:
 8006644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006648:	1f18      	subs	r0, r3, #4
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfbc      	itt	lt
 800664e:	580b      	ldrlt	r3, [r1, r0]
 8006650:	18c0      	addlt	r0, r0, r3
 8006652:	4770      	bx	lr

08006654 <__swhatbuf_r>:
 8006654:	b570      	push	{r4, r5, r6, lr}
 8006656:	460c      	mov	r4, r1
 8006658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800665c:	2900      	cmp	r1, #0
 800665e:	b096      	sub	sp, #88	@ 0x58
 8006660:	4615      	mov	r5, r2
 8006662:	461e      	mov	r6, r3
 8006664:	da0d      	bge.n	8006682 <__swhatbuf_r+0x2e>
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800666c:	f04f 0100 	mov.w	r1, #0
 8006670:	bf14      	ite	ne
 8006672:	2340      	movne	r3, #64	@ 0x40
 8006674:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006678:	2000      	movs	r0, #0
 800667a:	6031      	str	r1, [r6, #0]
 800667c:	602b      	str	r3, [r5, #0]
 800667e:	b016      	add	sp, #88	@ 0x58
 8006680:	bd70      	pop	{r4, r5, r6, pc}
 8006682:	466a      	mov	r2, sp
 8006684:	f000 f848 	bl	8006718 <_fstat_r>
 8006688:	2800      	cmp	r0, #0
 800668a:	dbec      	blt.n	8006666 <__swhatbuf_r+0x12>
 800668c:	9901      	ldr	r1, [sp, #4]
 800668e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006692:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006696:	4259      	negs	r1, r3
 8006698:	4159      	adcs	r1, r3
 800669a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800669e:	e7eb      	b.n	8006678 <__swhatbuf_r+0x24>

080066a0 <__smakebuf_r>:
 80066a0:	898b      	ldrh	r3, [r1, #12]
 80066a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066a4:	079d      	lsls	r5, r3, #30
 80066a6:	4606      	mov	r6, r0
 80066a8:	460c      	mov	r4, r1
 80066aa:	d507      	bpl.n	80066bc <__smakebuf_r+0x1c>
 80066ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80066b0:	6023      	str	r3, [r4, #0]
 80066b2:	6123      	str	r3, [r4, #16]
 80066b4:	2301      	movs	r3, #1
 80066b6:	6163      	str	r3, [r4, #20]
 80066b8:	b003      	add	sp, #12
 80066ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066bc:	ab01      	add	r3, sp, #4
 80066be:	466a      	mov	r2, sp
 80066c0:	f7ff ffc8 	bl	8006654 <__swhatbuf_r>
 80066c4:	9f00      	ldr	r7, [sp, #0]
 80066c6:	4605      	mov	r5, r0
 80066c8:	4639      	mov	r1, r7
 80066ca:	4630      	mov	r0, r6
 80066cc:	f7fe fe42 	bl	8005354 <_malloc_r>
 80066d0:	b948      	cbnz	r0, 80066e6 <__smakebuf_r+0x46>
 80066d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066d6:	059a      	lsls	r2, r3, #22
 80066d8:	d4ee      	bmi.n	80066b8 <__smakebuf_r+0x18>
 80066da:	f023 0303 	bic.w	r3, r3, #3
 80066de:	f043 0302 	orr.w	r3, r3, #2
 80066e2:	81a3      	strh	r3, [r4, #12]
 80066e4:	e7e2      	b.n	80066ac <__smakebuf_r+0xc>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	6020      	str	r0, [r4, #0]
 80066ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ee:	81a3      	strh	r3, [r4, #12]
 80066f0:	9b01      	ldr	r3, [sp, #4]
 80066f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80066f6:	b15b      	cbz	r3, 8006710 <__smakebuf_r+0x70>
 80066f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066fc:	4630      	mov	r0, r6
 80066fe:	f000 f81d 	bl	800673c <_isatty_r>
 8006702:	b128      	cbz	r0, 8006710 <__smakebuf_r+0x70>
 8006704:	89a3      	ldrh	r3, [r4, #12]
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	f043 0301 	orr.w	r3, r3, #1
 800670e:	81a3      	strh	r3, [r4, #12]
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	431d      	orrs	r5, r3
 8006714:	81a5      	strh	r5, [r4, #12]
 8006716:	e7cf      	b.n	80066b8 <__smakebuf_r+0x18>

08006718 <_fstat_r>:
 8006718:	b538      	push	{r3, r4, r5, lr}
 800671a:	4d07      	ldr	r5, [pc, #28]	@ (8006738 <_fstat_r+0x20>)
 800671c:	2300      	movs	r3, #0
 800671e:	4604      	mov	r4, r0
 8006720:	4608      	mov	r0, r1
 8006722:	4611      	mov	r1, r2
 8006724:	602b      	str	r3, [r5, #0]
 8006726:	f7fb fbe5 	bl	8001ef4 <_fstat>
 800672a:	1c43      	adds	r3, r0, #1
 800672c:	d102      	bne.n	8006734 <_fstat_r+0x1c>
 800672e:	682b      	ldr	r3, [r5, #0]
 8006730:	b103      	cbz	r3, 8006734 <_fstat_r+0x1c>
 8006732:	6023      	str	r3, [r4, #0]
 8006734:	bd38      	pop	{r3, r4, r5, pc}
 8006736:	bf00      	nop
 8006738:	20005bdc 	.word	0x20005bdc

0800673c <_isatty_r>:
 800673c:	b538      	push	{r3, r4, r5, lr}
 800673e:	4d06      	ldr	r5, [pc, #24]	@ (8006758 <_isatty_r+0x1c>)
 8006740:	2300      	movs	r3, #0
 8006742:	4604      	mov	r4, r0
 8006744:	4608      	mov	r0, r1
 8006746:	602b      	str	r3, [r5, #0]
 8006748:	f7fb fbe4 	bl	8001f14 <_isatty>
 800674c:	1c43      	adds	r3, r0, #1
 800674e:	d102      	bne.n	8006756 <_isatty_r+0x1a>
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	b103      	cbz	r3, 8006756 <_isatty_r+0x1a>
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	bd38      	pop	{r3, r4, r5, pc}
 8006758:	20005bdc 	.word	0x20005bdc

0800675c <_init>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	bf00      	nop
 8006760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006762:	bc08      	pop	{r3}
 8006764:	469e      	mov	lr, r3
 8006766:	4770      	bx	lr

08006768 <_fini>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	bf00      	nop
 800676c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800676e:	bc08      	pop	{r3}
 8006770:	469e      	mov	lr, r3
 8006772:	4770      	bx	lr
