<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: PWR CR Register alias address</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PWR CR Register alias address<div class="ingroups"><a class="el" href="group___s_t_m32_l1xx___h_a_l___driver.html">STM32L1xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r.html">PWR</a> &raquo; <a class="el" href="group___p_w_r___exported___constants.html">PWR Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga944590f80b693c566f1aa4e56102e836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga944590f80b693c566f1aa4e56102e836">LPSDSR_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>)</td></tr>
<tr class="separator:ga944590f80b693c566f1aa4e56102e836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f81eb80d4d8bf7caaed4466673fa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga09f81eb80d4d8bf7caaed4466673fa84">CR_LPSDSR_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga944590f80b693c566f1aa4e56102e836">LPSDSR_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:ga09f81eb80d4d8bf7caaed4466673fa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398aef263adbda7c1f1dc9020fde83f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>)</td></tr>
<tr class="separator:ga398aef263adbda7c1f1dc9020fde83f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5601613b8ff1f9cf0dc8d49a14bd6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#gaeb5601613b8ff1f9cf0dc8d49a14bd6f">LPRUN_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>)</td></tr>
<tr class="separator:gaeb5601613b8ff1f9cf0dc8d49a14bd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4aa5b9e635f9af2cc3678a11014fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga5a4aa5b9e635f9af2cc3678a11014fe9">CR_LPRUN_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#gaeb5601613b8ff1f9cf0dc8d49a14bd6f">LPRUN_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:ga5a4aa5b9e635f9af2cc3678a11014fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae731170c1675c5471fc06501228905b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>)</td></tr>
<tr class="separator:gae731170c1675c5471fc06501228905b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f51ef8285a6be76fd204d49a00709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:ga49f51ef8285a6be76fd204d49a00709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b40f7484fbb6ae8366c4504e5d06444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga7b40f7484fbb6ae8366c4504e5d06444">FWU_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>)</td></tr>
<tr class="separator:ga7b40f7484fbb6ae8366c4504e5d06444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb18fcdb192fee47b2545f6abd6de887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#gabb18fcdb192fee47b2545f6abd6de887">CR_FWU_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga7b40f7484fbb6ae8366c4504e5d06444">FWU_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:gabb18fcdb192fee47b2545f6abd6de887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c87a777514ea28b9a6608c774e449dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga9c87a777514ea28b9a6608c774e449dc">ULP_BIT_NUMBER</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>)</td></tr>
<tr class="separator:ga9c87a777514ea28b9a6608c774e449dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700629654927070dde219268a0dfb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___c_r__register__alias.html#ga0700629654927070dde219268a0dfb9d">CR_ULP_BB</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga9c87a777514ea28b9a6608c774e449dc">ULP_BIT_NUMBER</a> * 4)))</td></tr>
<tr class="separator:ga0700629654927070dde219268a0dfb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga799ab60bdbcfc1076cf2d7f206d09b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799ab60bdbcfc1076cf2d7f206d09b0c">&#9670;&nbsp;</a></span>CR_DBP_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DBP_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga398aef263adbda7c1f1dc9020fde83f3">DBP_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb18fcdb192fee47b2545f6abd6de887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb18fcdb192fee47b2545f6abd6de887">&#9670;&nbsp;</a></span>CR_FWU_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FWU_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga7b40f7484fbb6ae8366c4504e5d06444">FWU_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a4aa5b9e635f9af2cc3678a11014fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4aa5b9e635f9af2cc3678a11014fe9">&#9670;&nbsp;</a></span>CR_LPRUN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_LPRUN_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#gaeb5601613b8ff1f9cf0dc8d49a14bd6f">LPRUN_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09f81eb80d4d8bf7caaed4466673fa84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09f81eb80d4d8bf7caaed4466673fa84">&#9670;&nbsp;</a></span>CR_LPSDSR_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_LPSDSR_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga944590f80b693c566f1aa4e56102e836">LPSDSR_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49f51ef8285a6be76fd204d49a00709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f51ef8285a6be76fd204d49a00709c">&#9670;&nbsp;</a></span>CR_PVDE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PVDE_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#gae731170c1675c5471fc06501228905b0">PVDE_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0700629654927070dde219268a0dfb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0700629654927070dde219268a0dfb9d">&#9670;&nbsp;</a></span>CR_ULP_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ULP_BB&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa">PWR_CR_OFFSET_BB</a> * 32) + (<a class="el" href="group___p_w_r___c_r__register__alias.html#ga9c87a777514ea28b9a6608c774e449dc">ULP_BIT_NUMBER</a> * 4)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga398aef263adbda7c1f1dc9020fde83f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398aef263adbda7c1f1dc9020fde83f3">&#9670;&nbsp;</a></span>DBP_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBP_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b40f7484fbb6ae8366c4504e5d06444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b40f7484fbb6ae8366c4504e5d06444">&#9670;&nbsp;</a></span>FWU_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FWU_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb5601613b8ff1f9cf0dc8d49a14bd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5601613b8ff1f9cf0dc8d49a14bd6f">&#9670;&nbsp;</a></span>LPRUN_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPRUN_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga944590f80b693c566f1aa4e56102e836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944590f80b693c566f1aa4e56102e836">&#9670;&nbsp;</a></span>LPSDSR_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSDSR_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae731170c1675c5471fc06501228905b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae731170c1675c5471fc06501228905b0">&#9670;&nbsp;</a></span>PVDE_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PVDE_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c87a777514ea28b9a6608c774e449dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c87a777514ea28b9a6608c774e449dc">&#9670;&nbsp;</a></span>ULP_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ULP_BIT_NUMBER&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
